
Moj_projekat_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000673c  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  080068d4  080068d4  000078d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006cf4  08006cf4  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006cf4  08006cf4  00007cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006cfc  08006cfc  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006cfc  08006cfc  00007cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d00  08006d00  00007d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006d04  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  2000005c  08006d60  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000444  08006d60  00008444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001162a  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cf3  00000000  00000000  000196b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  0001c3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cae  00000000  00000000  0001d3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017862  00000000  00000000  0001e096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016406  00000000  00000000  000358f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000905e6  00000000  00000000  0004bcfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc2e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004890  00000000  00000000  000dc328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000e0bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080068bc 	.word	0x080068bc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	080068bc 	.word	0x080068bc

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2uiz>:
 8000a84:	004a      	lsls	r2, r1, #1
 8000a86:	d211      	bcs.n	8000aac <__aeabi_d2uiz+0x28>
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a8c:	d211      	bcs.n	8000ab2 <__aeabi_d2uiz+0x2e>
 8000a8e:	d50d      	bpl.n	8000aac <__aeabi_d2uiz+0x28>
 8000a90:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d40e      	bmi.n	8000ab8 <__aeabi_d2uiz+0x34>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_d2uiz+0x3a>
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b988 	b.w	8000e8c <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9d08      	ldr	r5, [sp, #32]
 8000b9a:	468e      	mov	lr, r1
 8000b9c:	4604      	mov	r4, r0
 8000b9e:	4688      	mov	r8, r1
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d14a      	bne.n	8000c3a <__udivmoddi4+0xa6>
 8000ba4:	428a      	cmp	r2, r1
 8000ba6:	4617      	mov	r7, r2
 8000ba8:	d962      	bls.n	8000c70 <__udivmoddi4+0xdc>
 8000baa:	fab2 f682 	clz	r6, r2
 8000bae:	b14e      	cbz	r6, 8000bc4 <__udivmoddi4+0x30>
 8000bb0:	f1c6 0320 	rsb	r3, r6, #32
 8000bb4:	fa01 f806 	lsl.w	r8, r1, r6
 8000bb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bbc:	40b7      	lsls	r7, r6
 8000bbe:	ea43 0808 	orr.w	r8, r3, r8
 8000bc2:	40b4      	lsls	r4, r6
 8000bc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc8:	fa1f fc87 	uxth.w	ip, r7
 8000bcc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bd0:	0c23      	lsrs	r3, r4, #16
 8000bd2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bd6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bda:	fb01 f20c 	mul.w	r2, r1, ip
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d909      	bls.n	8000bf6 <__udivmoddi4+0x62>
 8000be2:	18fb      	adds	r3, r7, r3
 8000be4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000be8:	f080 80ea 	bcs.w	8000dc0 <__udivmoddi4+0x22c>
 8000bec:	429a      	cmp	r2, r3
 8000bee:	f240 80e7 	bls.w	8000dc0 <__udivmoddi4+0x22c>
 8000bf2:	3902      	subs	r1, #2
 8000bf4:	443b      	add	r3, r7
 8000bf6:	1a9a      	subs	r2, r3, r2
 8000bf8:	b2a3      	uxth	r3, r4
 8000bfa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bfe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c0a:	459c      	cmp	ip, r3
 8000c0c:	d909      	bls.n	8000c22 <__udivmoddi4+0x8e>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c14:	f080 80d6 	bcs.w	8000dc4 <__udivmoddi4+0x230>
 8000c18:	459c      	cmp	ip, r3
 8000c1a:	f240 80d3 	bls.w	8000dc4 <__udivmoddi4+0x230>
 8000c1e:	443b      	add	r3, r7
 8000c20:	3802      	subs	r0, #2
 8000c22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c26:	eba3 030c 	sub.w	r3, r3, ip
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	b11d      	cbz	r5, 8000c36 <__udivmoddi4+0xa2>
 8000c2e:	40f3      	lsrs	r3, r6
 8000c30:	2200      	movs	r2, #0
 8000c32:	e9c5 3200 	strd	r3, r2, [r5]
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d905      	bls.n	8000c4a <__udivmoddi4+0xb6>
 8000c3e:	b10d      	cbz	r5, 8000c44 <__udivmoddi4+0xb0>
 8000c40:	e9c5 0100 	strd	r0, r1, [r5]
 8000c44:	2100      	movs	r1, #0
 8000c46:	4608      	mov	r0, r1
 8000c48:	e7f5      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000c4a:	fab3 f183 	clz	r1, r3
 8000c4e:	2900      	cmp	r1, #0
 8000c50:	d146      	bne.n	8000ce0 <__udivmoddi4+0x14c>
 8000c52:	4573      	cmp	r3, lr
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xc8>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 8105 	bhi.w	8000e66 <__udivmoddi4+0x2d2>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	4690      	mov	r8, r2
 8000c66:	2d00      	cmp	r5, #0
 8000c68:	d0e5      	beq.n	8000c36 <__udivmoddi4+0xa2>
 8000c6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c6e:	e7e2      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	f000 8090 	beq.w	8000d96 <__udivmoddi4+0x202>
 8000c76:	fab2 f682 	clz	r6, r2
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	f040 80a4 	bne.w	8000dc8 <__udivmoddi4+0x234>
 8000c80:	1a8a      	subs	r2, r1, r2
 8000c82:	0c03      	lsrs	r3, r0, #16
 8000c84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c88:	b280      	uxth	r0, r0
 8000c8a:	b2bc      	uxth	r4, r7
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x11e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ca8:	d202      	bcs.n	8000cb0 <__udivmoddi4+0x11c>
 8000caa:	429a      	cmp	r2, r3
 8000cac:	f200 80e0 	bhi.w	8000e70 <__udivmoddi4+0x2dc>
 8000cb0:	46c4      	mov	ip, r8
 8000cb2:	1a9b      	subs	r3, r3, r2
 8000cb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cbc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cc0:	fb02 f404 	mul.w	r4, r2, r4
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0x144>
 8000cc8:	18fb      	adds	r3, r7, r3
 8000cca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cce:	d202      	bcs.n	8000cd6 <__udivmoddi4+0x142>
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	f200 80ca 	bhi.w	8000e6a <__udivmoddi4+0x2d6>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	1b1b      	subs	r3, r3, r4
 8000cda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cde:	e7a5      	b.n	8000c2c <__udivmoddi4+0x98>
 8000ce0:	f1c1 0620 	rsb	r6, r1, #32
 8000ce4:	408b      	lsls	r3, r1
 8000ce6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cea:	431f      	orrs	r7, r3
 8000cec:	fa0e f401 	lsl.w	r4, lr, r1
 8000cf0:	fa20 f306 	lsr.w	r3, r0, r6
 8000cf4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cf8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cfc:	4323      	orrs	r3, r4
 8000cfe:	fa00 f801 	lsl.w	r8, r0, r1
 8000d02:	fa1f fc87 	uxth.w	ip, r7
 8000d06:	fbbe f0f9 	udiv	r0, lr, r9
 8000d0a:	0c1c      	lsrs	r4, r3, #16
 8000d0c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d10:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d14:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x1a0>
 8000d20:	193c      	adds	r4, r7, r4
 8000d22:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d26:	f080 809c 	bcs.w	8000e62 <__udivmoddi4+0x2ce>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f240 8099 	bls.w	8000e62 <__udivmoddi4+0x2ce>
 8000d30:	3802      	subs	r0, #2
 8000d32:	443c      	add	r4, r7
 8000d34:	eba4 040e 	sub.w	r4, r4, lr
 8000d38:	fa1f fe83 	uxth.w	lr, r3
 8000d3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d40:	fb09 4413 	mls	r4, r9, r3, r4
 8000d44:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d48:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x1ce>
 8000d50:	193c      	adds	r4, r7, r4
 8000d52:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d56:	f080 8082 	bcs.w	8000e5e <__udivmoddi4+0x2ca>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	d97f      	bls.n	8000e5e <__udivmoddi4+0x2ca>
 8000d5e:	3b02      	subs	r3, #2
 8000d60:	443c      	add	r4, r7
 8000d62:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d66:	eba4 040c 	sub.w	r4, r4, ip
 8000d6a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d6e:	4564      	cmp	r4, ip
 8000d70:	4673      	mov	r3, lr
 8000d72:	46e1      	mov	r9, ip
 8000d74:	d362      	bcc.n	8000e3c <__udivmoddi4+0x2a8>
 8000d76:	d05f      	beq.n	8000e38 <__udivmoddi4+0x2a4>
 8000d78:	b15d      	cbz	r5, 8000d92 <__udivmoddi4+0x1fe>
 8000d7a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d7e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d82:	fa04 f606 	lsl.w	r6, r4, r6
 8000d86:	fa22 f301 	lsr.w	r3, r2, r1
 8000d8a:	431e      	orrs	r6, r3
 8000d8c:	40cc      	lsrs	r4, r1
 8000d8e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d92:	2100      	movs	r1, #0
 8000d94:	e74f      	b.n	8000c36 <__udivmoddi4+0xa2>
 8000d96:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d9a:	0c01      	lsrs	r1, r0, #16
 8000d9c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000da0:	b280      	uxth	r0, r0
 8000da2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000da6:	463b      	mov	r3, r7
 8000da8:	4638      	mov	r0, r7
 8000daa:	463c      	mov	r4, r7
 8000dac:	46b8      	mov	r8, r7
 8000dae:	46be      	mov	lr, r7
 8000db0:	2620      	movs	r6, #32
 8000db2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000db6:	eba2 0208 	sub.w	r2, r2, r8
 8000dba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dbe:	e766      	b.n	8000c8e <__udivmoddi4+0xfa>
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	e718      	b.n	8000bf6 <__udivmoddi4+0x62>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	e72c      	b.n	8000c22 <__udivmoddi4+0x8e>
 8000dc8:	f1c6 0220 	rsb	r2, r6, #32
 8000dcc:	fa2e f302 	lsr.w	r3, lr, r2
 8000dd0:	40b7      	lsls	r7, r6
 8000dd2:	40b1      	lsls	r1, r6
 8000dd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	fbb3 f8fe 	udiv	r8, r3, lr
 8000de2:	b2bc      	uxth	r4, r7
 8000de4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000de8:	0c11      	lsrs	r1, r2, #16
 8000dea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dee:	fb08 f904 	mul.w	r9, r8, r4
 8000df2:	40b0      	lsls	r0, r6
 8000df4:	4589      	cmp	r9, r1
 8000df6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dfa:	b280      	uxth	r0, r0
 8000dfc:	d93e      	bls.n	8000e7c <__udivmoddi4+0x2e8>
 8000dfe:	1879      	adds	r1, r7, r1
 8000e00:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e04:	d201      	bcs.n	8000e0a <__udivmoddi4+0x276>
 8000e06:	4589      	cmp	r9, r1
 8000e08:	d81f      	bhi.n	8000e4a <__udivmoddi4+0x2b6>
 8000e0a:	eba1 0109 	sub.w	r1, r1, r9
 8000e0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e12:	fb09 f804 	mul.w	r8, r9, r4
 8000e16:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e1a:	b292      	uxth	r2, r2
 8000e1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e20:	4542      	cmp	r2, r8
 8000e22:	d229      	bcs.n	8000e78 <__udivmoddi4+0x2e4>
 8000e24:	18ba      	adds	r2, r7, r2
 8000e26:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e2a:	d2c4      	bcs.n	8000db6 <__udivmoddi4+0x222>
 8000e2c:	4542      	cmp	r2, r8
 8000e2e:	d2c2      	bcs.n	8000db6 <__udivmoddi4+0x222>
 8000e30:	f1a9 0102 	sub.w	r1, r9, #2
 8000e34:	443a      	add	r2, r7
 8000e36:	e7be      	b.n	8000db6 <__udivmoddi4+0x222>
 8000e38:	45f0      	cmp	r8, lr
 8000e3a:	d29d      	bcs.n	8000d78 <__udivmoddi4+0x1e4>
 8000e3c:	ebbe 0302 	subs.w	r3, lr, r2
 8000e40:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e44:	3801      	subs	r0, #1
 8000e46:	46e1      	mov	r9, ip
 8000e48:	e796      	b.n	8000d78 <__udivmoddi4+0x1e4>
 8000e4a:	eba7 0909 	sub.w	r9, r7, r9
 8000e4e:	4449      	add	r1, r9
 8000e50:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e54:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e58:	fb09 f804 	mul.w	r8, r9, r4
 8000e5c:	e7db      	b.n	8000e16 <__udivmoddi4+0x282>
 8000e5e:	4673      	mov	r3, lr
 8000e60:	e77f      	b.n	8000d62 <__udivmoddi4+0x1ce>
 8000e62:	4650      	mov	r0, sl
 8000e64:	e766      	b.n	8000d34 <__udivmoddi4+0x1a0>
 8000e66:	4608      	mov	r0, r1
 8000e68:	e6fd      	b.n	8000c66 <__udivmoddi4+0xd2>
 8000e6a:	443b      	add	r3, r7
 8000e6c:	3a02      	subs	r2, #2
 8000e6e:	e733      	b.n	8000cd8 <__udivmoddi4+0x144>
 8000e70:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e74:	443b      	add	r3, r7
 8000e76:	e71c      	b.n	8000cb2 <__udivmoddi4+0x11e>
 8000e78:	4649      	mov	r1, r9
 8000e7a:	e79c      	b.n	8000db6 <__udivmoddi4+0x222>
 8000e7c:	eba1 0109 	sub.w	r1, r1, r9
 8000e80:	46c4      	mov	ip, r8
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	e7c4      	b.n	8000e16 <__udivmoddi4+0x282>

08000e8c <__aeabi_idiv0>:
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08a      	sub	sp, #40	@ 0x28
 8000e94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
 8000ea4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	613b      	str	r3, [r7, #16]
 8000eaa:	4b5e      	ldr	r3, [pc, #376]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	4a5d      	ldr	r2, [pc, #372]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000eb0:	f043 0304 	orr.w	r3, r3, #4
 8000eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eb6:	4b5b      	ldr	r3, [pc, #364]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	f003 0304 	and.w	r3, r3, #4
 8000ebe:	613b      	str	r3, [r7, #16]
 8000ec0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60fb      	str	r3, [r7, #12]
 8000ec6:	4b57      	ldr	r3, [pc, #348]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	4a56      	ldr	r2, [pc, #344]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed2:	4b54      	ldr	r3, [pc, #336]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60bb      	str	r3, [r7, #8]
 8000ee2:	4b50      	ldr	r3, [pc, #320]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	4a4f      	ldr	r2, [pc, #316]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eee:	4b4d      	ldr	r3, [pc, #308]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	4b49      	ldr	r3, [pc, #292]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	4a48      	ldr	r2, [pc, #288]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000f04:	f043 0302 	orr.w	r3, r3, #2
 8000f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0a:	4b46      	ldr	r3, [pc, #280]	@ (8001024 <MX_GPIO_Init+0x194>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RESET_Pin|P_Pin|A0_Pin|A2_Pin, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	f241 6104 	movw	r1, #5636	@ 0x1604
 8000f1c:	4842      	ldr	r0, [pc, #264]	@ (8001028 <MX_GPIO_Init+0x198>)
 8000f1e:	f002 fa9d 	bl	800345c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_DIR_Pin|A1_Pin, GPIO_PIN_RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	f44f 6190 	mov.w	r1, #1152	@ 0x480
 8000f28:	4840      	ldr	r0, [pc, #256]	@ (800102c <MX_GPIO_Init+0x19c>)
 8000f2a:	f002 fa97 	bl	800345c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1DIR_Pin|M2DIR_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000f34:	483e      	ldr	r0, [pc, #248]	@ (8001030 <MX_GPIO_Init+0x1a0>)
 8000f36:	f002 fa91 	bl	800345c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f40:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4835      	ldr	r0, [pc, #212]	@ (8001028 <MX_GPIO_Init+0x198>)
 8000f52:	f002 f8ff 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin P_Pin A0_Pin A2_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|P_Pin|A0_Pin|A2_Pin;
 8000f56:	f241 6304 	movw	r3, #5636	@ 0x1604
 8000f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f64:	2300      	movs	r3, #0
 8000f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	482e      	ldr	r0, [pc, #184]	@ (8001028 <MX_GPIO_Init+0x198>)
 8000f70:	f002 f8f0 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_RX_Pin;
 8000f74:	2308      	movs	r3, #8
 8000f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f80:	2300      	movs	r3, #0
 8000f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f84:	2307      	movs	r3, #7
 8000f86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4828      	ldr	r0, [pc, #160]	@ (8001030 <MX_GPIO_Init+0x1a0>)
 8000f90:	f002 f8e0 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pin : SZD_Pin */
  GPIO_InitStruct.Pin = SZD_Pin;
 8000f94:	2310      	movs	r3, #16
 8000f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SZD_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4820      	ldr	r0, [pc, #128]	@ (8001028 <MX_GPIO_Init+0x198>)
 8000fa8:	f002 f8d4 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_DIR_Pin A1_Pin */
  GPIO_InitStruct.Pin = M1_DIR_Pin|A1_Pin;
 8000fac:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8000fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4819      	ldr	r0, [pc, #100]	@ (800102c <MX_GPIO_Init+0x19c>)
 8000fc6:	f002 f8c5 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPD_Pin SPL_Pin SZL_Pin */
  GPIO_InitStruct.Pin = SPD_Pin|SPL_Pin|SZL_Pin;
 8000fca:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4813      	ldr	r0, [pc, #76]	@ (800102c <MX_GPIO_Init+0x19c>)
 8000fe0:	f002 f8b8 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1DIR_Pin M2DIR_Pin */
  GPIO_InitStruct.Pin = M1DIR_Pin|M2DIR_Pin;
 8000fe4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	480c      	ldr	r0, [pc, #48]	@ (8001030 <MX_GPIO_Init+0x1a0>)
 8000ffe:	f002 f8a9 	bl	8003154 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_Pin */
  GPIO_InitStruct.Pin = START_Pin;
 8001002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001008:	2300      	movs	r3, #0
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4806      	ldr	r0, [pc, #24]	@ (8001030 <MX_GPIO_Init+0x1a0>)
 8001018:	f002 f89c 	bl	8003154 <HAL_GPIO_Init>

}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	@ 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40023800 	.word	0x40023800
 8001028:	40020800 	.word	0x40020800
 800102c:	40020400 	.word	0x40020400
 8001030:	40020000 	.word	0x40020000

08001034 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001038:	4b12      	ldr	r3, [pc, #72]	@ (8001084 <MX_I2C1_Init+0x50>)
 800103a:	4a13      	ldr	r2, [pc, #76]	@ (8001088 <MX_I2C1_Init+0x54>)
 800103c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800103e:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001040:	4a12      	ldr	r2, [pc, #72]	@ (800108c <MX_I2C1_Init+0x58>)
 8001042:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800104a:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <MX_I2C1_Init+0x50>)
 800104c:	2200      	movs	r2, #0
 800104e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001050:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001052:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001056:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001058:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <MX_I2C1_Init+0x50>)
 800105a:	2200      	movs	r2, #0
 800105c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001066:	2200      	movs	r2, #0
 8001068:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <MX_I2C1_Init+0x50>)
 800106c:	2200      	movs	r2, #0
 800106e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001070:	4804      	ldr	r0, [pc, #16]	@ (8001084 <MX_I2C1_Init+0x50>)
 8001072:	f002 fa0d 	bl	8003490 <HAL_I2C_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800107c:	f000 f8d4 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000078 	.word	0x20000078
 8001088:	40005400 	.word	0x40005400
 800108c:	000186a0 	.word	0x000186a0

08001090 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	@ 0x28
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a19      	ldr	r2, [pc, #100]	@ (8001114 <HAL_I2C_MspInit+0x84>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d12c      	bne.n	800110c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	4b18      	ldr	r3, [pc, #96]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a17      	ldr	r2, [pc, #92]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010bc:	f043 0302 	orr.w	r3, r3, #2
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b15      	ldr	r3, [pc, #84]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 80010ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010d4:	2312      	movs	r3, #18
 80010d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d8:	2301      	movs	r3, #1
 80010da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010dc:	2303      	movs	r3, #3
 80010de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010e0:	2304      	movs	r3, #4
 80010e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	480c      	ldr	r0, [pc, #48]	@ (800111c <HAL_I2C_MspInit+0x8c>)
 80010ec:	f002 f832 	bl	8003154 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	4a07      	ldr	r2, [pc, #28]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 80010fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001100:	4b05      	ldr	r3, [pc, #20]	@ (8001118 <HAL_I2C_MspInit+0x88>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800110c:	bf00      	nop
 800110e:	3728      	adds	r7, #40	@ 0x28
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40005400 	.word	0x40005400
 8001118:	40023800 	.word	0x40023800
 800111c:	40020400 	.word	0x40020400

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f001 fe6e 	bl	8002e04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 f814 	bl	8001154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112c:	f7ff feb0 	bl	8000e90 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001130:	f000 f944 	bl	80013bc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001134:	f000 f996 	bl	8001464 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001138:	f000 f9ee 	bl	8001518 <MX_TIM4_Init>
  MX_TIM5_Init();
 800113c:	f000 fa46 	bl	80015cc <MX_TIM5_Init>
  MX_I2C1_Init();
 8001140:	f7ff ff78 	bl	8001034 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8001144:	f000 fc20 	bl	8001988 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8001148:	f000 f8e8 	bl	800131c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  user_main();
 800114c:	f000 fc8e 	bl	8001a6c <user_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <main+0x30>

08001154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b094      	sub	sp, #80	@ 0x50
 8001158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115a:	f107 0320 	add.w	r3, r7, #32
 800115e:	2230      	movs	r2, #48	@ 0x30
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f004 fc60 	bl	8005a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	4b28      	ldr	r3, [pc, #160]	@ (8001220 <SystemClock_Config+0xcc>)
 800117e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001180:	4a27      	ldr	r2, [pc, #156]	@ (8001220 <SystemClock_Config+0xcc>)
 8001182:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001186:	6413      	str	r3, [r2, #64]	@ 0x40
 8001188:	4b25      	ldr	r3, [pc, #148]	@ (8001220 <SystemClock_Config+0xcc>)
 800118a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	4b22      	ldr	r3, [pc, #136]	@ (8001224 <SystemClock_Config+0xd0>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011a0:	4a20      	ldr	r2, [pc, #128]	@ (8001224 <SystemClock_Config+0xd0>)
 80011a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011a6:	6013      	str	r3, [r2, #0]
 80011a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001224 <SystemClock_Config+0xd0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011b4:	2301      	movs	r3, #1
 80011b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011be:	2302      	movs	r3, #2
 80011c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011c8:	2304      	movs	r3, #4
 80011ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80011cc:	2354      	movs	r3, #84	@ 0x54
 80011ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011d0:	2302      	movs	r3, #2
 80011d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011d4:	2307      	movs	r3, #7
 80011d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d8:	f107 0320 	add.w	r3, r7, #32
 80011dc:	4618      	mov	r0, r3
 80011de:	f002 fa9b 	bl	8003718 <HAL_RCC_OscConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011e8:	f000 f81e 	bl	8001228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ec:	230f      	movs	r3, #15
 80011ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f0:	2302      	movs	r3, #2
 80011f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001202:	f107 030c 	add.w	r3, r7, #12
 8001206:	2102      	movs	r1, #2
 8001208:	4618      	mov	r0, r3
 800120a:	f002 fcfd 	bl	8003c08 <HAL_RCC_ClockConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001214:	f000 f808 	bl	8001228 <Error_Handler>
  }
}
 8001218:	bf00      	nop
 800121a:	3750      	adds	r7, #80	@ 0x50
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40023800 	.word	0x40023800
 8001224:	40007000 	.word	0x40007000

08001228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122c:	b672      	cpsid	i
}
 800122e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <Error_Handler+0x8>

08001234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <HAL_MspInit+0x4c>)
 8001240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001242:	4a0f      	ldr	r2, [pc, #60]	@ (8001280 <HAL_MspInit+0x4c>)
 8001244:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001248:	6453      	str	r3, [r2, #68]	@ 0x44
 800124a:	4b0d      	ldr	r3, [pc, #52]	@ (8001280 <HAL_MspInit+0x4c>)
 800124c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_MspInit+0x4c>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125e:	4a08      	ldr	r2, [pc, #32]	@ (8001280 <HAL_MspInit+0x4c>)
 8001260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001264:	6413      	str	r3, [r2, #64]	@ 0x40
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <HAL_MspInit+0x4c>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001272:	2007      	movs	r0, #7
 8001274:	f001 ff2c 	bl	80030d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40023800 	.word	0x40023800

08001284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <NMI_Handler+0x4>

0800128c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <HardFault_Handler+0x4>

08001294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <MemManage_Handler+0x4>

0800129c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <BusFault_Handler+0x4>

080012a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <UsageFault_Handler+0x4>

080012ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012da:	f001 fde5 	bl	8002ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012e8:	4802      	ldr	r0, [pc, #8]	@ (80012f4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80012ea:	f003 f993 	bl	8004614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200000cc 	.word	0x200000cc

080012f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <SystemInit+0x20>)
 80012fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001302:	4a05      	ldr	r2, [pc, #20]	@ (8001318 <SystemInit+0x20>)
 8001304:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001308:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001322:	f107 0308 	add.w	r3, r7, #8
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001330:	463b      	mov	r3, r7
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001338:	4b1e      	ldr	r3, [pc, #120]	@ (80013b4 <MX_TIM1_Init+0x98>)
 800133a:	4a1f      	ldr	r2, [pc, #124]	@ (80013b8 <MX_TIM1_Init+0x9c>)
 800133c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 800133e:	4b1d      	ldr	r3, [pc, #116]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001340:	2253      	movs	r2, #83	@ 0x53
 8001342:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001344:	4b1b      	ldr	r3, [pc, #108]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800134a:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <MX_TIM1_Init+0x98>)
 800134c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001350:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001352:	4b18      	ldr	r3, [pc, #96]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001358:	4b16      	ldr	r3, [pc, #88]	@ (80013b4 <MX_TIM1_Init+0x98>)
 800135a:	2200      	movs	r2, #0
 800135c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800135e:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001364:	4813      	ldr	r0, [pc, #76]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001366:	f002 fe6f 	bl	8004048 <HAL_TIM_Base_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001370:	f7ff ff5a 	bl	8001228 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001374:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001378:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800137a:	f107 0308 	add.w	r3, r7, #8
 800137e:	4619      	mov	r1, r3
 8001380:	480c      	ldr	r0, [pc, #48]	@ (80013b4 <MX_TIM1_Init+0x98>)
 8001382:	f003 faf9 	bl	8004978 <HAL_TIM_ConfigClockSource>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800138c:	f7ff ff4c 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001390:	2300      	movs	r3, #0
 8001392:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001398:	463b      	mov	r3, r7
 800139a:	4619      	mov	r1, r3
 800139c:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <MX_TIM1_Init+0x98>)
 800139e:	f003 fead 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80013a8:	f7ff ff3e 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013ac:	bf00      	nop
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	200000cc 	.word	0x200000cc
 80013b8:	40010000 	.word	0x40010000

080013bc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08c      	sub	sp, #48	@ 0x30
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	2224      	movs	r2, #36	@ 0x24
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 fb2c 	bl	8005a28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013d8:	4b21      	ldr	r3, [pc, #132]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013ee:	f04f 32ff 	mov.w	r2, #4294967295
 80013f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fa:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <MX_TIM2_Init+0xa4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001400:	2301      	movs	r3, #1
 8001402:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001404:	2300      	movs	r3, #0
 8001406:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001408:	2301      	movs	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800140c:	2300      	movs	r3, #0
 800140e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001418:	2301      	movs	r3, #1
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001424:	f107 030c 	add.w	r3, r7, #12
 8001428:	4619      	mov	r1, r3
 800142a:	480d      	ldr	r0, [pc, #52]	@ (8001460 <MX_TIM2_Init+0xa4>)
 800142c:	f002 ffbe 	bl	80043ac <HAL_TIM_Encoder_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001436:	f7ff fef7 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	@ (8001460 <MX_TIM2_Init+0xa4>)
 8001448:	f003 fe58 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001452:	f7ff fee9 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	3730      	adds	r7, #48	@ 0x30
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000114 	.word	0x20000114

08001464 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800146a:	f107 0320 	add.w	r3, r7, #32
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
 8001480:	611a      	str	r2, [r3, #16]
 8001482:	615a      	str	r2, [r3, #20]
 8001484:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001486:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <MX_TIM3_Init+0xac>)
 8001488:	4a22      	ldr	r2, [pc, #136]	@ (8001514 <MX_TIM3_Init+0xb0>)
 800148a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800148c:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <MX_TIM3_Init+0xac>)
 800148e:	2200      	movs	r2, #0
 8001490:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001492:	4b1f      	ldr	r3, [pc, #124]	@ (8001510 <MX_TIM3_Init+0xac>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2099;
 8001498:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <MX_TIM3_Init+0xac>)
 800149a:	f640 0233 	movw	r2, #2099	@ 0x833
 800149e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014ac:	4818      	ldr	r0, [pc, #96]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014ae:	f002 fe7d 	bl	80041ac <HAL_TIM_PWM_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80014b8:	f7ff feb6 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014c4:	f107 0320 	add.w	r3, r7, #32
 80014c8:	4619      	mov	r1, r3
 80014ca:	4811      	ldr	r0, [pc, #68]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014cc:	f003 fe16 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80014d6:	f7ff fea7 	bl	8001228 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014da:	2360      	movs	r3, #96	@ 0x60
 80014dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2204      	movs	r2, #4
 80014ee:	4619      	mov	r1, r3
 80014f0:	4807      	ldr	r0, [pc, #28]	@ (8001510 <MX_TIM3_Init+0xac>)
 80014f2:	f003 f97f 	bl	80047f4 <HAL_TIM_PWM_ConfigChannel>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80014fc:	f7ff fe94 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <MX_TIM3_Init+0xac>)
 8001502:	f000 f9b1 	bl	8001868 <HAL_TIM_MspPostInit>

}
 8001506:	bf00      	nop
 8001508:	3728      	adds	r7, #40	@ 0x28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	2000015c 	.word	0x2000015c
 8001514:	40000400 	.word	0x40000400

08001518 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	@ 0x28
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800151e:	f107 0320 	add.w	r3, r7, #32
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]
 8001536:	615a      	str	r2, [r3, #20]
 8001538:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800153a:	4b22      	ldr	r3, [pc, #136]	@ (80015c4 <MX_TIM4_Init+0xac>)
 800153c:	4a22      	ldr	r2, [pc, #136]	@ (80015c8 <MX_TIM4_Init+0xb0>)
 800153e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001540:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001542:	2200      	movs	r2, #0
 8001544:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001546:	4b1f      	ldr	r3, [pc, #124]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001548:	2200      	movs	r2, #0
 800154a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2099;
 800154c:	4b1d      	ldr	r3, [pc, #116]	@ (80015c4 <MX_TIM4_Init+0xac>)
 800154e:	f640 0233 	movw	r2, #2099	@ 0x833
 8001552:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001554:	4b1b      	ldr	r3, [pc, #108]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155a:	4b1a      	ldr	r3, [pc, #104]	@ (80015c4 <MX_TIM4_Init+0xac>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001560:	4818      	ldr	r0, [pc, #96]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001562:	f002 fe23 	bl	80041ac <HAL_TIM_PWM_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800156c:	f7ff fe5c 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001578:	f107 0320 	add.w	r3, r7, #32
 800157c:	4619      	mov	r1, r3
 800157e:	4811      	ldr	r0, [pc, #68]	@ (80015c4 <MX_TIM4_Init+0xac>)
 8001580:	f003 fdbc 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800158a:	f7ff fe4d 	bl	8001228 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800158e:	2360      	movs	r3, #96	@ 0x60
 8001590:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001592:	2300      	movs	r3, #0
 8001594:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800159a:	2300      	movs	r3, #0
 800159c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	2200      	movs	r2, #0
 80015a2:	4619      	mov	r1, r3
 80015a4:	4807      	ldr	r0, [pc, #28]	@ (80015c4 <MX_TIM4_Init+0xac>)
 80015a6:	f003 f925 	bl	80047f4 <HAL_TIM_PWM_ConfigChannel>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80015b0:	f7ff fe3a 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80015b4:	4803      	ldr	r0, [pc, #12]	@ (80015c4 <MX_TIM4_Init+0xac>)
 80015b6:	f000 f957 	bl	8001868 <HAL_TIM_MspPostInit>

}
 80015ba:	bf00      	nop
 80015bc:	3728      	adds	r7, #40	@ 0x28
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200001a4 	.word	0x200001a4
 80015c8:	40000800 	.word	0x40000800

080015cc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08c      	sub	sp, #48	@ 0x30
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015d2:	f107 030c 	add.w	r3, r7, #12
 80015d6:	2224      	movs	r2, #36	@ 0x24
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f004 fa24 	bl	8005a28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015e8:	4b20      	ldr	r3, [pc, #128]	@ (800166c <MX_TIM5_Init+0xa0>)
 80015ea:	4a21      	ldr	r2, [pc, #132]	@ (8001670 <MX_TIM5_Init+0xa4>)
 80015ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015ee:	4b1f      	ldr	r3, [pc, #124]	@ (800166c <MX_TIM5_Init+0xa0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f4:	4b1d      	ldr	r3, [pc, #116]	@ (800166c <MX_TIM5_Init+0xa0>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80015fa:	4b1c      	ldr	r3, [pc, #112]	@ (800166c <MX_TIM5_Init+0xa0>)
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001600:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001602:	4b1a      	ldr	r3, [pc, #104]	@ (800166c <MX_TIM5_Init+0xa0>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001608:	4b18      	ldr	r3, [pc, #96]	@ (800166c <MX_TIM5_Init+0xa0>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800160e:	2301      	movs	r3, #1
 8001610:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001616:	2301      	movs	r3, #1
 8001618:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001622:	2300      	movs	r3, #0
 8001624:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001626:	2301      	movs	r3, #1
 8001628:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	4619      	mov	r1, r3
 8001638:	480c      	ldr	r0, [pc, #48]	@ (800166c <MX_TIM5_Init+0xa0>)
 800163a:	f002 feb7 	bl	80043ac <HAL_TIM_Encoder_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001644:	f7ff fdf0 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4619      	mov	r1, r3
 8001654:	4805      	ldr	r0, [pc, #20]	@ (800166c <MX_TIM5_Init+0xa0>)
 8001656:	f003 fd51 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001660:	f7ff fde2 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	3730      	adds	r7, #48	@ 0x30
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	200001ec 	.word	0x200001ec
 8001670:	40000c00 	.word	0x40000c00

08001674 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a0e      	ldr	r2, [pc, #56]	@ (80016bc <HAL_TIM_Base_MspInit+0x48>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d115      	bne.n	80016b2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <HAL_TIM_Base_MspInit+0x4c>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168e:	4a0c      	ldr	r2, [pc, #48]	@ (80016c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6453      	str	r3, [r2, #68]	@ 0x44
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2100      	movs	r1, #0
 80016a6:	2019      	movs	r0, #25
 80016a8:	f001 fd1d 	bl	80030e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016ac:	2019      	movs	r0, #25
 80016ae:	f001 fd36 	bl	800311e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80016b2:	bf00      	nop
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40010000 	.word	0x40010000
 80016c0:	40023800 	.word	0x40023800

080016c4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08c      	sub	sp, #48	@ 0x30
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016cc:	f107 031c 	add.w	r3, r7, #28
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	609a      	str	r2, [r3, #8]
 80016d8:	60da      	str	r2, [r3, #12]
 80016da:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016e4:	d14a      	bne.n	800177c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	61bb      	str	r3, [r7, #24]
 80016ea:	4b3f      	ldr	r3, [pc, #252]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	4a3e      	ldr	r2, [pc, #248]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f6:	4b3c      	ldr	r3, [pc, #240]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	4b38      	ldr	r3, [pc, #224]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	4a37      	ldr	r2, [pc, #220]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6313      	str	r3, [r2, #48]	@ 0x30
 8001712:	4b35      	ldr	r3, [pc, #212]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	4b31      	ldr	r3, [pc, #196]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	4a30      	ldr	r2, [pc, #192]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001728:	f043 0302 	orr.w	r3, r3, #2
 800172c:	6313      	str	r3, [r2, #48]	@ 0x30
 800172e:	4b2e      	ldr	r3, [pc, #184]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCDA_Pin;
 800173a:	2320      	movs	r3, #32
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001746:	2300      	movs	r3, #0
 8001748:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800174a:	2301      	movs	r3, #1
 800174c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCDA_GPIO_Port, &GPIO_InitStruct);
 800174e:	f107 031c 	add.w	r3, r7, #28
 8001752:	4619      	mov	r1, r3
 8001754:	4825      	ldr	r0, [pc, #148]	@ (80017ec <HAL_TIM_Encoder_MspInit+0x128>)
 8001756:	f001 fcfd 	bl	8003154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCDB_Pin;
 800175a:	2308      	movs	r3, #8
 800175c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800176a:	2301      	movs	r3, #1
 800176c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCDB_GPIO_Port, &GPIO_InitStruct);
 800176e:	f107 031c 	add.w	r3, r7, #28
 8001772:	4619      	mov	r1, r3
 8001774:	481e      	ldr	r0, [pc, #120]	@ (80017f0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001776:	f001 fced 	bl	8003154 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800177a:	e030      	b.n	80017de <HAL_TIM_Encoder_MspInit+0x11a>
  else if(tim_encoderHandle->Instance==TIM5)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a1c      	ldr	r2, [pc, #112]	@ (80017f4 <HAL_TIM_Encoder_MspInit+0x130>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d12b      	bne.n	80017de <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	4b17      	ldr	r3, [pc, #92]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	4a16      	ldr	r2, [pc, #88]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001790:	f043 0308 	orr.w	r3, r3, #8
 8001794:	6413      	str	r3, [r2, #64]	@ 0x40
 8001796:	4b14      	ldr	r3, [pc, #80]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	4b10      	ldr	r3, [pc, #64]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4a0f      	ldr	r2, [pc, #60]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b2:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCLA_Pin|ENCLB_Pin;
 80017be:	2303      	movs	r3, #3
 80017c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ca:	2300      	movs	r3, #0
 80017cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80017ce:	2302      	movs	r3, #2
 80017d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 031c 	add.w	r3, r7, #28
 80017d6:	4619      	mov	r1, r3
 80017d8:	4804      	ldr	r0, [pc, #16]	@ (80017ec <HAL_TIM_Encoder_MspInit+0x128>)
 80017da:	f001 fcbb 	bl	8003154 <HAL_GPIO_Init>
}
 80017de:	bf00      	nop
 80017e0:	3730      	adds	r7, #48	@ 0x30
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40020000 	.word	0x40020000
 80017f0:	40020400 	.word	0x40020400
 80017f4:	40000c00 	.word	0x40000c00

080017f8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a15      	ldr	r2, [pc, #84]	@ (800185c <HAL_TIM_PWM_MspInit+0x64>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d10e      	bne.n	8001828 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	4a13      	ldr	r2, [pc, #76]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	6413      	str	r3, [r2, #64]	@ 0x40
 800181a:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001826:	e012      	b.n	800184e <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM4)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a0d      	ldr	r2, [pc, #52]	@ (8001864 <HAL_TIM_PWM_MspInit+0x6c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d10d      	bne.n	800184e <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183a:	4a09      	ldr	r2, [pc, #36]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 800183c:	f043 0304 	orr.w	r3, r3, #4
 8001840:	6413      	str	r3, [r2, #64]	@ 0x40
 8001842:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <HAL_TIM_PWM_MspInit+0x68>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001846:	f003 0304 	and.w	r3, r3, #4
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40000400 	.word	0x40000400
 8001860:	40023800 	.word	0x40023800
 8001864:	40000800 	.word	0x40000800

08001868 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08a      	sub	sp, #40	@ 0x28
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a24      	ldr	r2, [pc, #144]	@ (8001918 <HAL_TIM_MspPostInit+0xb0>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d11e      	bne.n	80018c8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	4b23      	ldr	r3, [pc, #140]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a22      	ldr	r2, [pc, #136]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 8001894:	f043 0304 	orr.w	r3, r3, #4
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b20      	ldr	r3, [pc, #128]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = M1PWM_Pin;
 80018a6:	2380      	movs	r3, #128	@ 0x80
 80018a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018b6:	2302      	movs	r3, #2
 80018b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M1PWM_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	4817      	ldr	r0, [pc, #92]	@ (8001920 <HAL_TIM_MspPostInit+0xb8>)
 80018c2:	f001 fc47 	bl	8003154 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80018c6:	e022      	b.n	800190e <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM4)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a15      	ldr	r2, [pc, #84]	@ (8001924 <HAL_TIM_MspPostInit+0xbc>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d11d      	bne.n	800190e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	4b11      	ldr	r3, [pc, #68]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	4a10      	ldr	r2, [pc, #64]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 80018dc:	f043 0302 	orr.w	r3, r3, #2
 80018e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e2:	4b0e      	ldr	r3, [pc, #56]	@ (800191c <HAL_TIM_MspPostInit+0xb4>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M2PWM_Pin;
 80018ee:	2340      	movs	r3, #64	@ 0x40
 80018f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f2:	2302      	movs	r3, #2
 80018f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80018fe:	2302      	movs	r3, #2
 8001900:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M2PWM_GPIO_Port, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	4807      	ldr	r0, [pc, #28]	@ (8001928 <HAL_TIM_MspPostInit+0xc0>)
 800190a:	f001 fc23 	bl	8003154 <HAL_GPIO_Init>
}
 800190e:	bf00      	nop
 8001910:	3728      	adds	r7, #40	@ 0x28
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40000400 	.word	0x40000400
 800191c:	40023800 	.word	0x40023800
 8001920:	40020800 	.word	0x40020800
 8001924:	40000800 	.word	0x40000800
 8001928:	40020400 	.word	0x40020400

0800192c <HAL_TIM_PeriodElapsedCallback>:
#include "void_moduli/position.h"

uint32_t sys_ms=0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a11      	ldr	r2, [pc, #68]	@ (8001980 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d11c      	bne.n	8001978 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		sys_ms++;
 800193e:	4b11      	ldr	r3, [pc, #68]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	3301      	adds	r3, #1
 8001944:	4a0f      	ldr	r2, [pc, #60]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001946:	6013      	str	r3, [r2, #0]
		if(sys_ms%ODOM_MS==0)
 8001948:	4b0e      	ldr	r3, [pc, #56]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b00      	cmp	r3, #0
 8001952:	d101      	bne.n	8001958 <HAL_TIM_PeriodElapsedCallback+0x2c>
		{
			odom_loop();
 8001954:	f000 f954 	bl	8001c00 <odom_loop>
		}
		if(sys_ms%ODOM_MS==0)
 8001958:	4b0a      	ldr	r3, [pc, #40]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			bdc_loop();
 8001964:	f000 fffc 	bl	8002960 <bdc_loop>
		}
		if(sys_ms%4==0)
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	2b00      	cmp	r3, #0
 8001972:	d101      	bne.n	8001978 <HAL_TIM_PeriodElapsedCallback+0x4c>
		{
			position_loop();
 8001974:	f000 fce4 	bl	8002340 <position_loop>
		}
	}
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40010000 	.word	0x40010000
 8001984:	20000234 	.word	0x20000234

08001988 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800198c:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 800198e:	4a12      	ldr	r2, [pc, #72]	@ (80019d8 <MX_USART6_UART_Init+0x50>)
 8001990:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001992:	4b10      	ldr	r3, [pc, #64]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 8001994:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001998:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800199a:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80019ac:	4b09      	ldr	r3, [pc, #36]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019ae:	220c      	movs	r2, #12
 80019b0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b2:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b8:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart6) != HAL_OK)
 80019be:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <MX_USART6_UART_Init+0x4c>)
 80019c0:	f003 fc1e 	bl	8005200 <HAL_HalfDuplex_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80019ca:	f7ff fc2d 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000238 	.word	0x20000238
 80019d8:	40011400 	.word	0x40011400

080019dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	@ 0x28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a19      	ldr	r2, [pc, #100]	@ (8001a60 <HAL_UART_MspInit+0x84>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d12b      	bne.n	8001a56 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	4b18      	ldr	r3, [pc, #96]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a06:	4a17      	ldr	r2, [pc, #92]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a08:	f043 0320 	orr.w	r3, r3, #32
 8001a0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a0e:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a12:	f003 0320 	and.w	r3, r3, #32
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	4a10      	ldr	r2, [pc, #64]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a24:	f043 0304 	orr.w	r3, r3, #4
 8001a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <HAL_UART_MspInit+0x88>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	f003 0304 	and.w	r3, r3, #4
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = AX3V3_Pin;
 8001a36:	2340      	movs	r3, #64	@ 0x40
 8001a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a3a:	2312      	movs	r3, #18
 8001a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a42:	2303      	movs	r3, #3
 8001a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a46:	2308      	movs	r3, #8
 8001a48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(AX3V3_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	f107 0314 	add.w	r3, r7, #20
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <HAL_UART_MspInit+0x8c>)
 8001a52:	f001 fb7f 	bl	8003154 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001a56:	bf00      	nop
 8001a58:	3728      	adds	r7, #40	@ 0x28
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40011400 	.word	0x40011400
 8001a64:	40023800 	.word	0x40023800
 8001a68:	40020800 	.word	0x40020800

08001a6c <user_main>:
#include "void_moduli/pwm.h"
#include "void_moduli/position.h"
#include "void_moduli/ax12.h"
#include "void_moduli/servo.h"

void user_main() {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0

	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001a70:	213c      	movs	r1, #60	@ 0x3c
 8001a72:	4815      	ldr	r0, [pc, #84]	@ (8001ac8 <user_main+0x5c>)
 8001a74:	f002 fd40 	bl	80044f8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8001a78:	213c      	movs	r1, #60	@ 0x3c
 8001a7a:	4814      	ldr	r0, [pc, #80]	@ (8001acc <user_main+0x60>)
 8001a7c:	f002 fd3c 	bl	80044f8 <HAL_TIM_Encoder_Start>

	encoders_init();
 8001a80:	f000 f880 	bl	8001b84 <encoders_init>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001a84:	2104      	movs	r1, #4
 8001a86:	4812      	ldr	r0, [pc, #72]	@ (8001ad0 <user_main+0x64>)
 8001a88:	f002 fbe0 	bl	800424c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4811      	ldr	r0, [pc, #68]	@ (8001ad4 <user_main+0x68>)
 8001a90:	f002 fbdc 	bl	800424c <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim1); //Pokreni interrupt tajmer
 8001a94:	4810      	ldr	r0, [pc, #64]	@ (8001ad8 <user_main+0x6c>)
 8001a96:	f002 fb27 	bl	80040e8 <HAL_TIM_Base_Start_IT>

//	set_ref_velocity(-0.2, 0);
    set_ref_position(0.5, 0.5, 0);
 8001a9a:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 8001adc <user_main+0x70>
 8001a9e:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8001aa2:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001aa6:	f000 faab 	bl	8002000 <set_ref_position>



		ax12_rack_down();
 8001aaa:	f000 f859 	bl	8001b60 <ax12_rack_down>
		HAL_Delay(1000);
 8001aae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ab2:	f001 fa19 	bl	8002ee8 <HAL_Delay>
		ax12_rack_up();
 8001ab6:	f000 f85b 	bl	8001b70 <ax12_rack_up>
		HAL_Delay(1000);
 8001aba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001abe:	f001 fa13 	bl	8002ee8 <HAL_Delay>
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000114 	.word	0x20000114
 8001acc:	200001ec 	.word	0x200001ec
 8001ad0:	2000015c 	.word	0x2000015c
 8001ad4:	200001a4 	.word	0x200001a4
 8001ad8:	200000cc 	.word	0x200000cc
 8001adc:	00000000 	.word	0x00000000

08001ae0 <ax12_set_position>:
 */

#include "void_moduli/ax12.h"
#include "usart.h"

void ax12_set_position(uint8_t id, uint16_t position) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	460a      	mov	r2, r1
 8001aea:	71fb      	strb	r3, [r7, #7]
 8001aec:	4613      	mov	r3, r2
 8001aee:	80bb      	strh	r3, [r7, #4]
	uint8_t packet[9];
	uint8_t checksum = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	77fb      	strb	r3, [r7, #31]

	packet[0] = 0xFF;
 8001af4:	23ff      	movs	r3, #255	@ 0xff
 8001af6:	733b      	strb	r3, [r7, #12]
	packet[1] = 0xFF;
 8001af8:	23ff      	movs	r3, #255	@ 0xff
 8001afa:	737b      	strb	r3, [r7, #13]
	packet[2] = id;
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	73bb      	strb	r3, [r7, #14]
	packet[3] = 5;
 8001b00:	2305      	movs	r3, #5
 8001b02:	73fb      	strb	r3, [r7, #15]
	packet[4] = INSTRUCTION_WRITE;
 8001b04:	2303      	movs	r3, #3
 8001b06:	743b      	strb	r3, [r7, #16]
	packet[5] = AX12_GOAL_POSITION;
 8001b08:	231e      	movs	r3, #30
 8001b0a:	747b      	strb	r3, [r7, #17]
	packet[6] = position & 0xFF;
 8001b0c:	88bb      	ldrh	r3, [r7, #4]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	74bb      	strb	r3, [r7, #18]
	packet[7] = (position >> 8) & 0xFF;
 8001b12:	88bb      	ldrh	r3, [r7, #4]
 8001b14:	0a1b      	lsrs	r3, r3, #8
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	74fb      	strb	r3, [r7, #19]

	for (int i = 2; i < 8; i++)
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	61bb      	str	r3, [r7, #24]
 8001b20:	e00a      	b.n	8001b38 <ax12_set_position+0x58>
		checksum += packet[i];
 8001b22:	f107 020c 	add.w	r2, r7, #12
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	4413      	add	r3, r2
 8001b2a:	781a      	ldrb	r2, [r3, #0]
 8001b2c:	7ffb      	ldrb	r3, [r7, #31]
 8001b2e:	4413      	add	r3, r2
 8001b30:	77fb      	strb	r3, [r7, #31]
	for (int i = 2; i < 8; i++)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	3301      	adds	r3, #1
 8001b36:	61bb      	str	r3, [r7, #24]
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	2b07      	cmp	r3, #7
 8001b3c:	ddf1      	ble.n	8001b22 <ax12_set_position+0x42>

	packet[8] = ~checksum;
 8001b3e:	7ffb      	ldrb	r3, [r7, #31]
 8001b40:	43db      	mvns	r3, r3
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	753b      	strb	r3, [r7, #20]

	HAL_UART_Transmit(&huart6, packet, 9, 100);
 8001b46:	f107 010c 	add.w	r1, r7, #12
 8001b4a:	2364      	movs	r3, #100	@ 0x64
 8001b4c:	2209      	movs	r2, #9
 8001b4e:	4803      	ldr	r0, [pc, #12]	@ (8001b5c <ax12_set_position+0x7c>)
 8001b50:	f003 fbae 	bl	80052b0 <HAL_UART_Transmit>
}
 8001b54:	bf00      	nop
 8001b56:	3720      	adds	r7, #32
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000238 	.word	0x20000238

08001b60 <ax12_rack_down>:
void ax12_rack_down(void) {
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
	ax12_set_position(AX12_ID, AX12_RACK_DOWN);
 8001b64:	2164      	movs	r1, #100	@ 0x64
 8001b66:	2006      	movs	r0, #6
 8001b68:	f7ff ffba 	bl	8001ae0 <ax12_set_position>
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <ax12_rack_up>:

void ax12_rack_up(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
	ax12_set_position(AX12_ID, AX12_RACK_UP);
 8001b74:	f240 31b6 	movw	r1, #950	@ 0x3b6
 8001b78:	2006      	movs	r0, #6
 8001b7a:	f7ff ffb1 	bl	8001ae0 <ax12_set_position>
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <encoders_init>:
 */

#include "void_moduli/enc.h"

void encoders_init()
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
	TIM2->CNT = ENC_START_INC;
 8001b88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b8c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM5->CNT = ENC_START_INC;
 8001b92:	4b04      	ldr	r3, [pc, #16]	@ (8001ba4 <encoders_init+0x20>)
 8001b94:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001b98:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001b9a:	bf00      	nop
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	40000c00 	.word	0x40000c00

08001ba8 <enc1_get_delta_inc>:

int32_t enc1_get_delta_inc()
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
	int32_t tmp = (TIM2->CNT - ENC_START_INC);
 8001bae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb4:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 8001bb8:	3b7f      	subs	r3, #127	@ 0x7f
 8001bba:	607b      	str	r3, [r7, #4]
	TIM2->CNT = ENC_START_INC;
 8001bbc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bc0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001bc4:	625a      	str	r2, [r3, #36]	@ 0x24
	return tmp;
 8001bc6:	687b      	ldr	r3, [r7, #4]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <enc2_get_delta_inc>:

int32_t enc2_get_delta_inc()
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
	int32_t tmp = (TIM5->CNT - ENC_START_INC);
 8001bda:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <enc2_get_delta_inc+0x28>)
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bde:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 8001be2:	3b7f      	subs	r3, #127	@ 0x7f
 8001be4:	607b      	str	r3, [r7, #4]
	TIM5->CNT = ENC_START_INC;
 8001be6:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <enc2_get_delta_inc+0x28>)
 8001be8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001bec:	625a      	str	r2, [r3, #36]	@ 0x24
	return tmp;
 8001bee:	687b      	ldr	r3, [r7, #4]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	40000c00 	.word	0x40000c00

08001c00 <odom_loop>:
const float C_INC2RAD = 0.00076699039; 	// [rad/inc]
const float radius_tocka = 0.0775 / 2; 	// [m]
const float rastojanje_tockova = 0.255; // [m]
volatile float x = 0, y = 0, theta = 0, v_l = 0, v_r = 0, w = 0, v = 0;

void odom_loop() {
 8001c00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c04:	af00      	add	r7, sp, #0
	v_r = enc2_get_delta_inc() * C_INC2RAD * radius_tocka / DT;
 8001c06:	f7ff ffe5 	bl	8001bd4 <enc2_get_delta_inc>
 8001c0a:	ee07 0a90 	vmov	s15, r0
 8001c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c12:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8001f30 <odom_loop+0x330>
 8001c16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c1a:	ed9f 7ac6 	vldr	s14, [pc, #792]	@ 8001f34 <odom_loop+0x334>
 8001c1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c22:	ee17 0a90 	vmov	r0, s15
 8001c26:	f7fe fc3b 	bl	80004a0 <__aeabi_f2d>
 8001c2a:	a3bd      	add	r3, pc, #756	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c30:	f7fe fdb8 	bl	80007a4 <__aeabi_ddiv>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f7fe ff42 	bl	8000ac4 <__aeabi_d2f>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4abd      	ldr	r2, [pc, #756]	@ (8001f38 <odom_loop+0x338>)
 8001c44:	6013      	str	r3, [r2, #0]
	v_l = -enc1_get_delta_inc() * C_INC2RAD * radius_tocka / DT;
 8001c46:	f7ff ffaf 	bl	8001ba8 <enc1_get_delta_inc>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	425b      	negs	r3, r3
 8001c4e:	ee07 3a90 	vmov	s15, r3
 8001c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c56:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 8001f30 <odom_loop+0x330>
 8001c5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c5e:	ed9f 7ab5 	vldr	s14, [pc, #724]	@ 8001f34 <odom_loop+0x334>
 8001c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c66:	ee17 0a90 	vmov	r0, s15
 8001c6a:	f7fe fc19 	bl	80004a0 <__aeabi_f2d>
 8001c6e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c74:	f7fe fd96 	bl	80007a4 <__aeabi_ddiv>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	f7fe ff20 	bl	8000ac4 <__aeabi_d2f>
 8001c84:	4603      	mov	r3, r0
 8001c86:	4aad      	ldr	r2, [pc, #692]	@ (8001f3c <odom_loop+0x33c>)
 8001c88:	6013      	str	r3, [r2, #0]
	v = (v_r + v_l) / 2;
 8001c8a:	4bab      	ldr	r3, [pc, #684]	@ (8001f38 <odom_loop+0x338>)
 8001c8c:	ed93 7a00 	vldr	s14, [r3]
 8001c90:	4baa      	ldr	r3, [pc, #680]	@ (8001f3c <odom_loop+0x33c>)
 8001c92:	edd3 7a00 	vldr	s15, [r3]
 8001c96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c9a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001c9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca2:	4ba7      	ldr	r3, [pc, #668]	@ (8001f40 <odom_loop+0x340>)
 8001ca4:	edc3 7a00 	vstr	s15, [r3]
	w = (v_r - v_l) / rastojanje_tockova;
 8001ca8:	4ba3      	ldr	r3, [pc, #652]	@ (8001f38 <odom_loop+0x338>)
 8001caa:	ed93 7a00 	vldr	s14, [r3]
 8001cae:	4ba3      	ldr	r3, [pc, #652]	@ (8001f3c <odom_loop+0x33c>)
 8001cb0:	edd3 7a00 	vldr	s15, [r3]
 8001cb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cb8:	eddf 6aa2 	vldr	s13, [pc, #648]	@ 8001f44 <odom_loop+0x344>
 8001cbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc0:	4ba1      	ldr	r3, [pc, #644]	@ (8001f48 <odom_loop+0x348>)
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
	v_r_measured = v + w * HALF_SEPARATION_WHEEL;
 8001cc6:	4b9e      	ldr	r3, [pc, #632]	@ (8001f40 <odom_loop+0x340>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fbe8 	bl	80004a0 <__aeabi_f2d>
 8001cd0:	4604      	mov	r4, r0
 8001cd2:	460d      	mov	r5, r1
 8001cd4:	4b9c      	ldr	r3, [pc, #624]	@ (8001f48 <odom_loop+0x348>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe fbe1 	bl	80004a0 <__aeabi_f2d>
 8001cde:	a392      	add	r3, pc, #584	@ (adr r3, 8001f28 <odom_loop+0x328>)
 8001ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce4:	f7fe fc34 	bl	8000550 <__aeabi_dmul>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	4620      	mov	r0, r4
 8001cee:	4629      	mov	r1, r5
 8001cf0:	f7fe fa78 	bl	80001e4 <__adddf3>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f7fe fee2 	bl	8000ac4 <__aeabi_d2f>
 8001d00:	4603      	mov	r3, r0
 8001d02:	4a92      	ldr	r2, [pc, #584]	@ (8001f4c <odom_loop+0x34c>)
 8001d04:	6013      	str	r3, [r2, #0]
	v_l_measured = v - w * HALF_SEPARATION_WHEEL;
 8001d06:	4b8e      	ldr	r3, [pc, #568]	@ (8001f40 <odom_loop+0x340>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7fe fbc8 	bl	80004a0 <__aeabi_f2d>
 8001d10:	4604      	mov	r4, r0
 8001d12:	460d      	mov	r5, r1
 8001d14:	4b8c      	ldr	r3, [pc, #560]	@ (8001f48 <odom_loop+0x348>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fbc1 	bl	80004a0 <__aeabi_f2d>
 8001d1e:	a382      	add	r3, pc, #520	@ (adr r3, 8001f28 <odom_loop+0x328>)
 8001d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d24:	f7fe fc14 	bl	8000550 <__aeabi_dmul>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	4629      	mov	r1, r5
 8001d30:	f7fe fa56 	bl	80001e0 <__aeabi_dsub>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4610      	mov	r0, r2
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	f7fe fec2 	bl	8000ac4 <__aeabi_d2f>
 8001d40:	4603      	mov	r3, r0
 8001d42:	4a83      	ldr	r2, [pc, #524]	@ (8001f50 <odom_loop+0x350>)
 8001d44:	6013      	str	r3, [r2, #0]

	x += v * DT * cosf(theta + w * DT / 2.0);
 8001d46:	4b7e      	ldr	r3, [pc, #504]	@ (8001f40 <odom_loop+0x340>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fba8 	bl	80004a0 <__aeabi_f2d>
 8001d50:	a373      	add	r3, pc, #460	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d56:	f7fe fbfb 	bl	8000550 <__aeabi_dmul>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4690      	mov	r8, r2
 8001d60:	4699      	mov	r9, r3
 8001d62:	4b7c      	ldr	r3, [pc, #496]	@ (8001f54 <odom_loop+0x354>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fb9a 	bl	80004a0 <__aeabi_f2d>
 8001d6c:	4604      	mov	r4, r0
 8001d6e:	460d      	mov	r5, r1
 8001d70:	4b75      	ldr	r3, [pc, #468]	@ (8001f48 <odom_loop+0x348>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fb93 	bl	80004a0 <__aeabi_f2d>
 8001d7a:	a369      	add	r3, pc, #420	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d80:	f7fe fbe6 	bl	8000550 <__aeabi_dmul>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f04f 0200 	mov.w	r2, #0
 8001d90:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d94:	f7fe fd06 	bl	80007a4 <__aeabi_ddiv>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4620      	mov	r0, r4
 8001d9e:	4629      	mov	r1, r5
 8001da0:	f7fe fa20 	bl	80001e4 <__adddf3>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7fe fe8a 	bl	8000ac4 <__aeabi_d2f>
 8001db0:	4603      	mov	r3, r0
 8001db2:	ee00 3a10 	vmov	s0, r3
 8001db6:	f003 fe95 	bl	8005ae4 <cosf>
 8001dba:	ee10 3a10 	vmov	r3, s0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7fe fb6e 	bl	80004a0 <__aeabi_f2d>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4640      	mov	r0, r8
 8001dca:	4649      	mov	r1, r9
 8001dcc:	f7fe fbc0 	bl	8000550 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4614      	mov	r4, r2
 8001dd6:	461d      	mov	r5, r3
 8001dd8:	4b5f      	ldr	r3, [pc, #380]	@ (8001f58 <odom_loop+0x358>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fb5f 	bl	80004a0 <__aeabi_f2d>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4620      	mov	r0, r4
 8001de8:	4629      	mov	r1, r5
 8001dea:	f7fe f9fb 	bl	80001e4 <__adddf3>
 8001dee:	4602      	mov	r2, r0
 8001df0:	460b      	mov	r3, r1
 8001df2:	4610      	mov	r0, r2
 8001df4:	4619      	mov	r1, r3
 8001df6:	f7fe fe65 	bl	8000ac4 <__aeabi_d2f>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4a56      	ldr	r2, [pc, #344]	@ (8001f58 <odom_loop+0x358>)
 8001dfe:	6013      	str	r3, [r2, #0]
	y += v * DT * sinf(theta + w * DT / 2.0);
 8001e00:	4b4f      	ldr	r3, [pc, #316]	@ (8001f40 <odom_loop+0x340>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fb4b 	bl	80004a0 <__aeabi_f2d>
 8001e0a:	a345      	add	r3, pc, #276	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e10:	f7fe fb9e 	bl	8000550 <__aeabi_dmul>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4690      	mov	r8, r2
 8001e1a:	4699      	mov	r9, r3
 8001e1c:	4b4d      	ldr	r3, [pc, #308]	@ (8001f54 <odom_loop+0x354>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fb3d 	bl	80004a0 <__aeabi_f2d>
 8001e26:	4604      	mov	r4, r0
 8001e28:	460d      	mov	r5, r1
 8001e2a:	4b47      	ldr	r3, [pc, #284]	@ (8001f48 <odom_loop+0x348>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fb36 	bl	80004a0 <__aeabi_f2d>
 8001e34:	a33a      	add	r3, pc, #232	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3a:	f7fe fb89 	bl	8000550 <__aeabi_dmul>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4610      	mov	r0, r2
 8001e44:	4619      	mov	r1, r3
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e4e:	f7fe fca9 	bl	80007a4 <__aeabi_ddiv>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	4620      	mov	r0, r4
 8001e58:	4629      	mov	r1, r5
 8001e5a:	f7fe f9c3 	bl	80001e4 <__adddf3>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4610      	mov	r0, r2
 8001e64:	4619      	mov	r1, r3
 8001e66:	f7fe fe2d 	bl	8000ac4 <__aeabi_d2f>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	ee00 3a10 	vmov	s0, r3
 8001e70:	f003 fe7c 	bl	8005b6c <sinf>
 8001e74:	ee10 3a10 	vmov	r3, s0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb11 	bl	80004a0 <__aeabi_f2d>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4640      	mov	r0, r8
 8001e84:	4649      	mov	r1, r9
 8001e86:	f7fe fb63 	bl	8000550 <__aeabi_dmul>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	4614      	mov	r4, r2
 8001e90:	461d      	mov	r5, r3
 8001e92:	4b32      	ldr	r3, [pc, #200]	@ (8001f5c <odom_loop+0x35c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7fe fb02 	bl	80004a0 <__aeabi_f2d>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4620      	mov	r0, r4
 8001ea2:	4629      	mov	r1, r5
 8001ea4:	f7fe f99e 	bl	80001e4 <__adddf3>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f7fe fe08 	bl	8000ac4 <__aeabi_d2f>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	4a29      	ldr	r2, [pc, #164]	@ (8001f5c <odom_loop+0x35c>)
 8001eb8:	6013      	str	r3, [r2, #0]
	theta += w * DT;
 8001eba:	4b23      	ldr	r3, [pc, #140]	@ (8001f48 <odom_loop+0x348>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe faee 	bl	80004a0 <__aeabi_f2d>
 8001ec4:	a316      	add	r3, pc, #88	@ (adr r3, 8001f20 <odom_loop+0x320>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	f7fe fb41 	bl	8000550 <__aeabi_dmul>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4614      	mov	r4, r2
 8001ed4:	461d      	mov	r5, r3
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <odom_loop+0x354>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7fe fae0 	bl	80004a0 <__aeabi_f2d>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	4629      	mov	r1, r5
 8001ee8:	f7fe f97c 	bl	80001e4 <__adddf3>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4610      	mov	r0, r2
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	f7fe fde6 	bl	8000ac4 <__aeabi_d2f>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	4a16      	ldr	r2, [pc, #88]	@ (8001f54 <odom_loop+0x354>)
 8001efc:	6013      	str	r3, [r2, #0]
	theta = normalize_rad_angle(theta);
 8001efe:	4b15      	ldr	r3, [pc, #84]	@ (8001f54 <odom_loop+0x354>)
 8001f00:	edd3 7a00 	vldr	s15, [r3]
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	f000 f82a 	bl	8001f60 <normalize_rad_angle>
 8001f0c:	eef0 7a40 	vmov.f32	s15, s0
 8001f10:	4b10      	ldr	r3, [pc, #64]	@ (8001f54 <odom_loop+0x354>)
 8001f12:	edc3 7a00 	vstr	s15, [r3]

}
 8001f16:	bf00      	nop
 8001f18:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001f1c:	f3af 8000 	nop.w
 8001f20:	d2f1a9fc 	.word	0xd2f1a9fc
 8001f24:	3f60624d 	.word	0x3f60624d
 8001f28:	5e353f7d 	.word	0x5e353f7d
 8001f2c:	3fb449ba 	.word	0x3fb449ba
 8001f30:	3a490fdb 	.word	0x3a490fdb
 8001f34:	3d1eb852 	.word	0x3d1eb852
 8001f38:	20000290 	.word	0x20000290
 8001f3c:	2000028c 	.word	0x2000028c
 8001f40:	20000298 	.word	0x20000298
 8001f44:	3e828f5c 	.word	0x3e828f5c
 8001f48:	20000294 	.word	0x20000294
 8001f4c:	200002e4 	.word	0x200002e4
 8001f50:	200002e0 	.word	0x200002e0
 8001f54:	20000288 	.word	0x20000288
 8001f58:	20000280 	.word	0x20000280
 8001f5c:	20000284 	.word	0x20000284

08001f60 <normalize_rad_angle>:

float normalize_rad_angle(float angle) //ovo je samo ogranicenje da se ugao nalzi izmedju minu pi i pi
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	ed87 0a01 	vstr	s0, [r7, #4]
	if (angle > M_PI) {
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7fe fa98 	bl	80004a0 <__aeabi_f2d>
 8001f70:	a31d      	add	r3, pc, #116	@ (adr r3, 8001fe8 <normalize_rad_angle+0x88>)
 8001f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f76:	f7fe fd7b 	bl	8000a70 <__aeabi_dcmpgt>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d00f      	beq.n	8001fa0 <normalize_rad_angle+0x40>
		return angle - 2 * M_PI;
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7fe fa8d 	bl	80004a0 <__aeabi_f2d>
 8001f86:	a31a      	add	r3, pc, #104	@ (adr r3, 8001ff0 <normalize_rad_angle+0x90>)
 8001f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8c:	f7fe f928 	bl	80001e0 <__aeabi_dsub>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	4610      	mov	r0, r2
 8001f96:	4619      	mov	r1, r3
 8001f98:	f7fe fd94 	bl	8000ac4 <__aeabi_d2f>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	e01b      	b.n	8001fd8 <normalize_rad_angle+0x78>
	}
	if (angle < -M_PI) {
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7fe fa7d 	bl	80004a0 <__aeabi_f2d>
 8001fa6:	a314      	add	r3, pc, #80	@ (adr r3, 8001ff8 <normalize_rad_angle+0x98>)
 8001fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fac:	f7fe fd42 	bl	8000a34 <__aeabi_dcmplt>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00f      	beq.n	8001fd6 <normalize_rad_angle+0x76>
		return angle + 2 * M_PI;
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7fe fa72 	bl	80004a0 <__aeabi_f2d>
 8001fbc:	a30c      	add	r3, pc, #48	@ (adr r3, 8001ff0 <normalize_rad_angle+0x90>)
 8001fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc2:	f7fe f90f 	bl	80001e4 <__adddf3>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4610      	mov	r0, r2
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f7fe fd79 	bl	8000ac4 <__aeabi_d2f>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	e000      	b.n	8001fd8 <normalize_rad_angle+0x78>
	}

	return angle;
 8001fd6:	687b      	ldr	r3, [r7, #4]
}
 8001fd8:	ee07 3a90 	vmov	s15, r3
 8001fdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	54442d18 	.word	0x54442d18
 8001fec:	400921fb 	.word	0x400921fb
 8001ff0:	54442d18 	.word	0x54442d18
 8001ff4:	401921fb 	.word	0x401921fb
 8001ff8:	54442d18 	.word	0x54442d18
 8001ffc:	c00921fb 	.word	0xc00921fb

08002000 <set_ref_position>:
static float v_peak;
static float w_peak;

Motion_state_t current_state = IDLE;

void set_ref_position(float x_goal, float y_goal, float theta_goal) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	ed87 0a03 	vstr	s0, [r7, #12]
 800200a:	edc7 0a02 	vstr	s1, [r7, #8]
 800200e:	ed87 1a01 	vstr	s2, [r7, #4]
	if (current_state == IDLE) {
 8002012:	4b4a      	ldr	r3, [pc, #296]	@ (800213c <set_ref_position+0x13c>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	f040 808b 	bne.w	8002132 <set_ref_position+0x132>
		x_ref = x_goal;
 800201c:	4a48      	ldr	r2, [pc, #288]	@ (8002140 <set_ref_position+0x140>)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6013      	str	r3, [r2, #0]
		y_ref = y_goal;
 8002022:	4a48      	ldr	r2, [pc, #288]	@ (8002144 <set_ref_position+0x144>)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	6013      	str	r3, [r2, #0]
		theta_ref = theta_goal;
 8002028:	4a47      	ldr	r2, [pc, #284]	@ (8002148 <set_ref_position+0x148>)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6013      	str	r3, [r2, #0]

		float dx = x_ref - x;
 800202e:	4b44      	ldr	r3, [pc, #272]	@ (8002140 <set_ref_position+0x140>)
 8002030:	ed93 7a00 	vldr	s14, [r3]
 8002034:	4b45      	ldr	r3, [pc, #276]	@ (800214c <set_ref_position+0x14c>)
 8002036:	edd3 7a00 	vldr	s15, [r3]
 800203a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800203e:	edc7 7a05 	vstr	s15, [r7, #20]
		float dy = y_ref - y;
 8002042:	4b40      	ldr	r3, [pc, #256]	@ (8002144 <set_ref_position+0x144>)
 8002044:	ed93 7a00 	vldr	s14, [r3]
 8002048:	4b41      	ldr	r3, [pc, #260]	@ (8002150 <set_ref_position+0x150>)
 800204a:	edd3 7a00 	vldr	s15, [r3]
 800204e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002052:	edc7 7a04 	vstr	s15, [r7, #16]

		s_total = sqrtf(dx * dx + dy * dy);
 8002056:	edd7 7a05 	vldr	s15, [r7, #20]
 800205a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800205e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002062:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800206a:	eeb0 0a67 	vmov.f32	s0, s15
 800206e:	f003 fd1b 	bl	8005aa8 <sqrtf>
 8002072:	eef0 7a40 	vmov.f32	s15, s0
 8002076:	4b37      	ldr	r3, [pc, #220]	@ (8002154 <set_ref_position+0x154>)
 8002078:	edc3 7a00 	vstr	s15, [r3]

		x_p=x;
 800207c:	4b33      	ldr	r3, [pc, #204]	@ (800214c <set_ref_position+0x14c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a35      	ldr	r2, [pc, #212]	@ (8002158 <set_ref_position+0x158>)
 8002082:	6013      	str	r3, [r2, #0]
		y_p=y;
 8002084:	4b32      	ldr	r3, [pc, #200]	@ (8002150 <set_ref_position+0x150>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a34      	ldr	r2, [pc, #208]	@ (800215c <set_ref_position+0x15c>)
 800208a:	6013      	str	r3, [r2, #0]
		theta_p=theta;
 800208c:	4b34      	ldr	r3, [pc, #208]	@ (8002160 <set_ref_position+0x160>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a34      	ldr	r2, [pc, #208]	@ (8002164 <set_ref_position+0x164>)
 8002092:	6013      	str	r3, [r2, #0]

		//Sad izracunamo s1, s2 i s3 na osnovu svega
		//mozemo s1, jer je v0 na pocetku 0
		s1 = (v_max * v_max) / (2 * a_max);
 8002094:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002168 <set_ref_position+0x168>
 8002098:	eddf 7a33 	vldr	s15, [pc, #204]	@ 8002168 <set_ref_position+0x168>
 800209c:	ee67 6a27 	vmul.f32	s13, s14, s15
 80020a0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80020a4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80020a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ac:	4b2f      	ldr	r3, [pc, #188]	@ (800216c <set_ref_position+0x16c>)
 80020ae:	edc3 7a00 	vstr	s15, [r3]
		s3 = s1;
 80020b2:	4b2e      	ldr	r3, [pc, #184]	@ (800216c <set_ref_position+0x16c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a2e      	ldr	r2, [pc, #184]	@ (8002170 <set_ref_position+0x170>)
 80020b8:	6013      	str	r3, [r2, #0]
		s2 = s_total - 2 * s1;
 80020ba:	4b26      	ldr	r3, [pc, #152]	@ (8002154 <set_ref_position+0x154>)
 80020bc:	ed93 7a00 	vldr	s14, [r3]
 80020c0:	4b2a      	ldr	r3, [pc, #168]	@ (800216c <set_ref_position+0x16c>)
 80020c2:	edd3 7a00 	vldr	s15, [r3]
 80020c6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ce:	4b29      	ldr	r3, [pc, #164]	@ (8002174 <set_ref_position+0x174>)
 80020d0:	edc3 7a00 	vstr	s15, [r3]
		//Ako je put bas kratak, trougaoni profil, nikad se ne dostize vmax
		if (s2 < 0) {
 80020d4:	4b27      	ldr	r3, [pc, #156]	@ (8002174 <set_ref_position+0x174>)
 80020d6:	edd3 7a00 	vldr	s15, [r3]
 80020da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e2:	d511      	bpl.n	8002108 <set_ref_position+0x108>
			s1 = s_total / 2;
 80020e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002154 <set_ref_position+0x154>)
 80020e6:	ed93 7a00 	vldr	s14, [r3]
 80020ea:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80020ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020f2:	4b1e      	ldr	r3, [pc, #120]	@ (800216c <set_ref_position+0x16c>)
 80020f4:	edc3 7a00 	vstr	s15, [r3]
			s2 = 0;
 80020f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002174 <set_ref_position+0x174>)
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
			s3 = s1;
 8002100:	4b1a      	ldr	r3, [pc, #104]	@ (800216c <set_ref_position+0x16c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a1a      	ldr	r2, [pc, #104]	@ (8002170 <set_ref_position+0x170>)
 8002106:	6013      	str	r3, [r2, #0]
		}
		v_peak = sqrtf(2.0f * a_max * s1); //odmah izracunamo i znamo onda da li smo dostigli v_max, kad se s1 prepolovi ako imamo trougaoni profil
 8002108:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800210c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002110:	4b16      	ldr	r3, [pc, #88]	@ (800216c <set_ref_position+0x16c>)
 8002112:	edd3 7a00 	vldr	s15, [r3]
 8002116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800211a:	eeb0 0a67 	vmov.f32	s0, s15
 800211e:	f003 fcc3 	bl	8005aa8 <sqrtf>
 8002122:	eef0 7a40 	vmov.f32	s15, s0
 8002126:	4b14      	ldr	r3, [pc, #80]	@ (8002178 <set_ref_position+0x178>)
 8002128:	edc3 7a00 	vstr	s15, [r3]
		current_state = HEADING_POSE;
 800212c:	4b03      	ldr	r3, [pc, #12]	@ (800213c <set_ref_position+0x13c>)
 800212e:	2201      	movs	r2, #1
 8002130:	701a      	strb	r2, [r3, #0]
	}

}
 8002132:	bf00      	nop
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	200002dc 	.word	0x200002dc
 8002140:	2000029c 	.word	0x2000029c
 8002144:	200002a0 	.word	0x200002a0
 8002148:	200002a4 	.word	0x200002a4
 800214c:	20000280 	.word	0x20000280
 8002150:	20000284 	.word	0x20000284
 8002154:	200002b4 	.word	0x200002b4
 8002158:	200002a8 	.word	0x200002a8
 800215c:	200002ac 	.word	0x200002ac
 8002160:	20000288 	.word	0x20000288
 8002164:	200002b0 	.word	0x200002b0
 8002168:	3e99999a 	.word	0x3e99999a
 800216c:	200002b8 	.word	0x200002b8
 8002170:	200002c0 	.word	0x200002c0
 8002174:	200002bc 	.word	0x200002bc
 8002178:	200002d4 	.word	0x200002d4

0800217c <trajectory_v>:

static float trajectory_v(float s)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	ed87 0a01 	vstr	s0, [r7, #4]

    if (s < s1) {
 8002186:	4b30      	ldr	r3, [pc, #192]	@ (8002248 <trajectory_v+0xcc>)
 8002188:	edd3 7a00 	vldr	s15, [r3]
 800218c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002190:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002198:	d50e      	bpl.n	80021b8 <trajectory_v+0x3c>
        return sqrtf(2.0f * a_max * s);
 800219a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800219e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80021a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80021a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021aa:	eeb0 0a67 	vmov.f32	s0, s15
 80021ae:	f003 fc7b 	bl	8005aa8 <sqrtf>
 80021b2:	eef0 7a40 	vmov.f32	s15, s0
 80021b6:	e041      	b.n	800223c <trajectory_v+0xc0>
    }
    else if (s <= (s1 + s2)) {
 80021b8:	4b23      	ldr	r3, [pc, #140]	@ (8002248 <trajectory_v+0xcc>)
 80021ba:	ed93 7a00 	vldr	s14, [r3]
 80021be:	4b23      	ldr	r3, [pc, #140]	@ (800224c <trajectory_v+0xd0>)
 80021c0:	edd3 7a00 	vldr	s15, [r3]
 80021c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80021cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d4:	d803      	bhi.n	80021de <trajectory_v+0x62>
        return v_peak;
 80021d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002250 <trajectory_v+0xd4>)
 80021d8:	edd3 7a00 	vldr	s15, [r3]
 80021dc:	e02e      	b.n	800223c <trajectory_v+0xc0>
    }
    else if (s <= s_total) {
 80021de:	4b1d      	ldr	r3, [pc, #116]	@ (8002254 <trajectory_v+0xd8>)
 80021e0:	edd3 7a00 	vldr	s15, [r3]
 80021e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80021e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f0:	d822      	bhi.n	8002238 <trajectory_v+0xbc>
        return sqrtf(v_peak* v_peak
 80021f2:	4b17      	ldr	r3, [pc, #92]	@ (8002250 <trajectory_v+0xd4>)
 80021f4:	ed93 7a00 	vldr	s14, [r3]
 80021f8:	4b15      	ldr	r3, [pc, #84]	@ (8002250 <trajectory_v+0xd4>)
 80021fa:	edd3 7a00 	vldr	s15, [r3]
 80021fe:	ee27 7a27 	vmul.f32	s14, s14, s15
                     - 2.0f * a_max * (s - s1 - s2));
 8002202:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002206:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800220a:	4b0f      	ldr	r3, [pc, #60]	@ (8002248 <trajectory_v+0xcc>)
 800220c:	edd3 7a00 	vldr	s15, [r3]
 8002210:	ed97 6a01 	vldr	s12, [r7, #4]
 8002214:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002218:	4b0c      	ldr	r3, [pc, #48]	@ (800224c <trajectory_v+0xd0>)
 800221a:	edd3 7a00 	vldr	s15, [r3]
 800221e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002222:	ee66 7aa7 	vmul.f32	s15, s13, s15
        return sqrtf(v_peak* v_peak
 8002226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800222a:	eeb0 0a67 	vmov.f32	s0, s15
 800222e:	f003 fc3b 	bl	8005aa8 <sqrtf>
 8002232:	eef0 7a40 	vmov.f32	s15, s0
 8002236:	e001      	b.n	800223c <trajectory_v+0xc0>
    }
    else
    {
    	return 0.0f;
 8002238:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8002258 <trajectory_v+0xdc>
    }


}
 800223c:	eeb0 0a67 	vmov.f32	s0, s15
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	200002b8 	.word	0x200002b8
 800224c:	200002bc 	.word	0x200002bc
 8002250:	200002d4 	.word	0x200002d4
 8002254:	200002b4 	.word	0x200002b4
 8002258:	00000000 	.word	0x00000000

0800225c <trajectory_w>:

static float trajectory_w(float th)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	ed87 0a01 	vstr	s0, [r7, #4]

    if (th < th1) {
 8002266:	4b30      	ldr	r3, [pc, #192]	@ (8002328 <trajectory_w+0xcc>)
 8002268:	edd3 7a00 	vldr	s15, [r3]
 800226c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002270:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002278:	d50e      	bpl.n	8002298 <trajectory_w+0x3c>
        return sqrtf(2.0f * alpha_max * th);
 800227a:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800227e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002282:	edd7 7a01 	vldr	s15, [r7, #4]
 8002286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800228a:	eeb0 0a67 	vmov.f32	s0, s15
 800228e:	f003 fc0b 	bl	8005aa8 <sqrtf>
 8002292:	eef0 7a40 	vmov.f32	s15, s0
 8002296:	e041      	b.n	800231c <trajectory_w+0xc0>
    }
    else if (th <= (th1 + th2)) {
 8002298:	4b23      	ldr	r3, [pc, #140]	@ (8002328 <trajectory_w+0xcc>)
 800229a:	ed93 7a00 	vldr	s14, [r3]
 800229e:	4b23      	ldr	r3, [pc, #140]	@ (800232c <trajectory_w+0xd0>)
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80022ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b4:	d803      	bhi.n	80022be <trajectory_w+0x62>
        return w_peak;
 80022b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002330 <trajectory_w+0xd4>)
 80022b8:	edd3 7a00 	vldr	s15, [r3]
 80022bc:	e02e      	b.n	800231c <trajectory_w+0xc0>
    }
    else if (th <= th_total) {
 80022be:	4b1d      	ldr	r3, [pc, #116]	@ (8002334 <trajectory_w+0xd8>)
 80022c0:	edd3 7a00 	vldr	s15, [r3]
 80022c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80022c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d0:	d822      	bhi.n	8002318 <trajectory_w+0xbc>
        return sqrtf(w_peak * w_peak
 80022d2:	4b17      	ldr	r3, [pc, #92]	@ (8002330 <trajectory_w+0xd4>)
 80022d4:	ed93 7a00 	vldr	s14, [r3]
 80022d8:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <trajectory_w+0xd4>)
 80022da:	edd3 7a00 	vldr	s15, [r3]
 80022de:	ee27 7a27 	vmul.f32	s14, s14, s15
                     - 2.0f * alpha_max * (th - th1 - th2));
 80022e2:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80022e6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80022ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002328 <trajectory_w+0xcc>)
 80022ec:	edd3 7a00 	vldr	s15, [r3]
 80022f0:	ed97 6a01 	vldr	s12, [r7, #4]
 80022f4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80022f8:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <trajectory_w+0xd0>)
 80022fa:	edd3 7a00 	vldr	s15, [r3]
 80022fe:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002302:	ee66 7aa7 	vmul.f32	s15, s13, s15
        return sqrtf(w_peak * w_peak
 8002306:	ee77 7a67 	vsub.f32	s15, s14, s15
 800230a:	eeb0 0a67 	vmov.f32	s0, s15
 800230e:	f003 fbcb 	bl	8005aa8 <sqrtf>
 8002312:	eef0 7a40 	vmov.f32	s15, s0
 8002316:	e001      	b.n	800231c <trajectory_w+0xc0>
    }
    else {
        return 0.0f;
 8002318:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8002338 <trajectory_w+0xdc>
    }
}
 800231c:	eeb0 0a67 	vmov.f32	s0, s15
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	200002c8 	.word	0x200002c8
 800232c:	200002cc 	.word	0x200002cc
 8002330:	200002d8 	.word	0x200002d8
 8002334:	200002c4 	.word	0x200002c4
	...

08002340 <position_loop>:

void position_loop() {
 8002340:	b580      	push	{r7, lr}
 8002342:	b08a      	sub	sp, #40	@ 0x28
 8002344:	af00      	add	r7, sp, #0
	float v_ref = 0;
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	627b      	str	r3, [r7, #36]	@ 0x24
	float w_ref = 0;
 800234c:	f04f 0300 	mov.w	r3, #0
 8002350:	623b      	str	r3, [r7, #32]
	//uzmi da je s=sqrt((y-yp)na kvadrat +(x-xp)na kvadrat za distancu

	float dx = x_ref - x; //x zeljeno minus trenutno x, dobijemo x koje treba da predjemo
 8002352:	4bba      	ldr	r3, [pc, #744]	@ (800263c <position_loop+0x2fc>)
 8002354:	ed93 7a00 	vldr	s14, [r3]
 8002358:	4bb9      	ldr	r3, [pc, #740]	@ (8002640 <position_loop+0x300>)
 800235a:	edd3 7a00 	vldr	s15, [r3]
 800235e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002362:	edc7 7a07 	vstr	s15, [r7, #28]
	float dy = y_ref - y;
 8002366:	4bb7      	ldr	r3, [pc, #732]	@ (8002644 <position_loop+0x304>)
 8002368:	ed93 7a00 	vldr	s14, [r3]
 800236c:	4bb6      	ldr	r3, [pc, #728]	@ (8002648 <position_loop+0x308>)
 800236e:	edd3 7a00 	vldr	s15, [r3]
 8002372:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002376:	edc7 7a06 	vstr	s15, [r7, #24]

	float heading_angle = atan2f(dy, dx);
 800237a:	edd7 0a07 	vldr	s1, [r7, #28]
 800237e:	ed97 0a06 	vldr	s0, [r7, #24]
 8002382:	f003 fb8e 	bl	8005aa2 <atan2f>
 8002386:	ed87 0a05 	vstr	s0, [r7, #20]

	float distance_error=sqrtf(dx*dx + dy*dy);
 800238a:	edd7 7a07 	vldr	s15, [r7, #28]
 800238e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002392:	edd7 7a06 	vldr	s15, [r7, #24]
 8002396:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800239a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800239e:	eeb0 0a67 	vmov.f32	s0, s15
 80023a2:	f003 fb81 	bl	8005aa8 <sqrtf>
 80023a6:	ed87 0a04 	vstr	s0, [r7, #16]
	float heading_error = normalize_rad_angle(heading_angle - theta); //imamo 3 faze, pa zato imamo i tri greske, prva faza je rotacija ka zeljenom pravcu, druga faza je translaciji, treca faza je rotacija ka cilju
 80023aa:	4ba8      	ldr	r3, [pc, #672]	@ (800264c <position_loop+0x30c>)
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80023b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023b8:	eeb0 0a67 	vmov.f32	s0, s15
 80023bc:	f7ff fdd0 	bl	8001f60 <normalize_rad_angle>
 80023c0:	ed87 0a03 	vstr	s0, [r7, #12]
	float theta_error = normalize_rad_angle(theta_ref - theta);
 80023c4:	4ba2      	ldr	r3, [pc, #648]	@ (8002650 <position_loop+0x310>)
 80023c6:	ed93 7a00 	vldr	s14, [r3]
 80023ca:	4ba0      	ldr	r3, [pc, #640]	@ (800264c <position_loop+0x30c>)
 80023cc:	edd3 7a00 	vldr	s15, [r3]
 80023d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023d4:	eeb0 0a67 	vmov.f32	s0, s15
 80023d8:	f7ff fdc2 	bl	8001f60 <normalize_rad_angle>
 80023dc:	ed87 0a02 	vstr	s0, [r7, #8]

	float th = 0.0;
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	607b      	str	r3, [r7, #4]

	switch (current_state) {
 80023e6:	4b9b      	ldr	r3, [pc, #620]	@ (8002654 <position_loop+0x314>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	2b03      	cmp	r3, #3
 80023ee:	f200 81ee 	bhi.w	80027ce <position_loop+0x48e>
 80023f2:	a201      	add	r2, pc, #4	@ (adr r2, 80023f8 <position_loop+0xb8>)
 80023f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023f8:	08002409 	.word	0x08002409
 80023fc:	08002535 	.word	0x08002535
 8002400:	0800268d 	.word	0x0800268d
 8002404:	080027c1 	.word	0x080027c1
	case HEADING_POSE:
		v_ref = 0;
 8002408:	f04f 0300 	mov.w	r3, #0
 800240c:	627b      	str	r3, [r7, #36]	@ 0x24
		th_total = fabsf(normalize_rad_angle(heading_angle - theta)); //ukupan ugao za koji robot treba da se okrene
 800240e:	4b8f      	ldr	r3, [pc, #572]	@ (800264c <position_loop+0x30c>)
 8002410:	edd3 7a00 	vldr	s15, [r3]
 8002414:	ed97 7a05 	vldr	s14, [r7, #20]
 8002418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800241c:	eeb0 0a67 	vmov.f32	s0, s15
 8002420:	f7ff fd9e 	bl	8001f60 <normalize_rad_angle>
 8002424:	eef0 7a40 	vmov.f32	s15, s0
 8002428:	eef0 7ae7 	vabs.f32	s15, s15
 800242c:	4b8a      	ldr	r3, [pc, #552]	@ (8002658 <position_loop+0x318>)
 800242e:	edc3 7a00 	vstr	s15, [r3]
		th1 = (w_max * w_max) / (2.0f * alpha_max);
 8002432:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002436:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800243a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800243e:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8002442:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800244a:	4b84      	ldr	r3, [pc, #528]	@ (800265c <position_loop+0x31c>)
 800244c:	edc3 7a00 	vstr	s15, [r3]
		th3 = th1;
 8002450:	4b82      	ldr	r3, [pc, #520]	@ (800265c <position_loop+0x31c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a82      	ldr	r2, [pc, #520]	@ (8002660 <position_loop+0x320>)
 8002456:	6013      	str	r3, [r2, #0]
		th2 = th_total - 2.0f * th1;
 8002458:	4b7f      	ldr	r3, [pc, #508]	@ (8002658 <position_loop+0x318>)
 800245a:	ed93 7a00 	vldr	s14, [r3]
 800245e:	4b7f      	ldr	r3, [pc, #508]	@ (800265c <position_loop+0x31c>)
 8002460:	edd3 7a00 	vldr	s15, [r3]
 8002464:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002468:	ee77 7a67 	vsub.f32	s15, s14, s15
 800246c:	4b7d      	ldr	r3, [pc, #500]	@ (8002664 <position_loop+0x324>)
 800246e:	edc3 7a00 	vstr	s15, [r3]

		if (th2 < 0.0f) {
 8002472:	4b7c      	ldr	r3, [pc, #496]	@ (8002664 <position_loop+0x324>)
 8002474:	edd3 7a00 	vldr	s15, [r3]
 8002478:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800247c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002480:	d511      	bpl.n	80024a6 <position_loop+0x166>
			th1 = th_total / 2.0f;
 8002482:	4b75      	ldr	r3, [pc, #468]	@ (8002658 <position_loop+0x318>)
 8002484:	ed93 7a00 	vldr	s14, [r3]
 8002488:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800248c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002490:	4b72      	ldr	r3, [pc, #456]	@ (800265c <position_loop+0x31c>)
 8002492:	edc3 7a00 	vstr	s15, [r3]
			th2 = 0.0f;
 8002496:	4b73      	ldr	r3, [pc, #460]	@ (8002664 <position_loop+0x324>)
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
			th3 = th1;
 800249e:	4b6f      	ldr	r3, [pc, #444]	@ (800265c <position_loop+0x31c>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a6f      	ldr	r2, [pc, #444]	@ (8002660 <position_loop+0x320>)
 80024a4:	6013      	str	r3, [r2, #0]
		}
		// stvarni maksimum brzine profila
		w_peak = sqrtf(2.0f * alpha_max * th1);
 80024a6:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80024aa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80024ae:	4b6b      	ldr	r3, [pc, #428]	@ (800265c <position_loop+0x31c>)
 80024b0:	edd3 7a00 	vldr	s15, [r3]
 80024b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024b8:	eeb0 0a67 	vmov.f32	s0, s15
 80024bc:	f003 faf4 	bl	8005aa8 <sqrtf>
 80024c0:	eef0 7a40 	vmov.f32	s15, s0
 80024c4:	4b68      	ldr	r3, [pc, #416]	@ (8002668 <position_loop+0x328>)
 80024c6:	edc3 7a00 	vstr	s15, [r3]

		th = fabsf(normalize_rad_angle(theta - theta_p));
 80024ca:	4b60      	ldr	r3, [pc, #384]	@ (800264c <position_loop+0x30c>)
 80024cc:	ed93 7a00 	vldr	s14, [r3]
 80024d0:	4b66      	ldr	r3, [pc, #408]	@ (800266c <position_loop+0x32c>)
 80024d2:	edd3 7a00 	vldr	s15, [r3]
 80024d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024da:	eeb0 0a67 	vmov.f32	s0, s15
 80024de:	f7ff fd3f 	bl	8001f60 <normalize_rad_angle>
 80024e2:	eef0 7a40 	vmov.f32	s15, s0
 80024e6:	eef0 7ae7 	vabs.f32	s15, s15
 80024ea:	edc7 7a01 	vstr	s15, [r7, #4]
				w_ref = trajectory_w(th);
 80024ee:	ed97 0a01 	vldr	s0, [r7, #4]
 80024f2:	f7ff feb3 	bl	800225c <trajectory_w>
 80024f6:	ed87 0a08 	vstr	s0, [r7, #32]

		if (fabsf(heading_error) < eps_theta && fabsf(w) < 0.01f) {
 80024fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80024fe:	eef0 7ae7 	vabs.f32	s15, s15
 8002502:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8002670 <position_loop+0x330>
 8002506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800250a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250e:	d400      	bmi.n	8002512 <position_loop+0x1d2>
			current_state = TRANSLATE_TO_GOAL;
		}
		break;
 8002510:	e15d      	b.n	80027ce <position_loop+0x48e>
		if (fabsf(heading_error) < eps_theta && fabsf(w) < 0.01f) {
 8002512:	4b58      	ldr	r3, [pc, #352]	@ (8002674 <position_loop+0x334>)
 8002514:	edd3 7a00 	vldr	s15, [r3]
 8002518:	eef0 7ae7 	vabs.f32	s15, s15
 800251c:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8002678 <position_loop+0x338>
 8002520:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002528:	d400      	bmi.n	800252c <position_loop+0x1ec>
		break;
 800252a:	e150      	b.n	80027ce <position_loop+0x48e>
			current_state = TRANSLATE_TO_GOAL;
 800252c:	4b49      	ldr	r3, [pc, #292]	@ (8002654 <position_loop+0x314>)
 800252e:	2202      	movs	r2, #2
 8002530:	701a      	strb	r2, [r3, #0]
		break;
 8002532:	e14c      	b.n	80027ce <position_loop+0x48e>
	case TRANSLATE_TO_GOAL:
		float s =sqrtf((y-y_p)*(y-y_p) + (x-x_p)* (x- x_p)); //koliko smo presli do sada ka cilju
 8002534:	4b44      	ldr	r3, [pc, #272]	@ (8002648 <position_loop+0x308>)
 8002536:	ed93 7a00 	vldr	s14, [r3]
 800253a:	4b50      	ldr	r3, [pc, #320]	@ (800267c <position_loop+0x33c>)
 800253c:	edd3 7a00 	vldr	s15, [r3]
 8002540:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002544:	4b40      	ldr	r3, [pc, #256]	@ (8002648 <position_loop+0x308>)
 8002546:	edd3 6a00 	vldr	s13, [r3]
 800254a:	4b4c      	ldr	r3, [pc, #304]	@ (800267c <position_loop+0x33c>)
 800254c:	edd3 7a00 	vldr	s15, [r3]
 8002550:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002554:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002558:	4b39      	ldr	r3, [pc, #228]	@ (8002640 <position_loop+0x300>)
 800255a:	edd3 6a00 	vldr	s13, [r3]
 800255e:	4b48      	ldr	r3, [pc, #288]	@ (8002680 <position_loop+0x340>)
 8002560:	edd3 7a00 	vldr	s15, [r3]
 8002564:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002568:	4b35      	ldr	r3, [pc, #212]	@ (8002640 <position_loop+0x300>)
 800256a:	ed93 6a00 	vldr	s12, [r3]
 800256e:	4b44      	ldr	r3, [pc, #272]	@ (8002680 <position_loop+0x340>)
 8002570:	edd3 7a00 	vldr	s15, [r3]
 8002574:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002578:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800257c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002580:	eeb0 0a67 	vmov.f32	s0, s15
 8002584:	f003 fa90 	bl	8005aa8 <sqrtf>
 8002588:	ed87 0a00 	vstr	s0, [r7]

		v_ref = trajectory_v(s);
 800258c:	ed97 0a00 	vldr	s0, [r7]
 8002590:	f7ff fdf4 	bl	800217c <trajectory_v>
 8002594:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

		// P-korekcija pravca (BEZ sinteze)
		w_ref = Kp_w * heading_error;
 8002598:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800259c:	edd7 7a03 	vldr	s15, [r7, #12]
 80025a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025a4:	edc7 7a08 	vstr	s15, [r7, #32]
		if (w_ref >  w_max) w_ref =  w_max; //moramo ograniciti
 80025a8:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80025ac:	edd7 7a08 	vldr	s15, [r7, #32]
 80025b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b8:	dd02      	ble.n	80025c0 <position_loop+0x280>
 80025ba:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80025be:	623b      	str	r3, [r7, #32]
		if (w_ref < -w_max) w_ref = -w_max;
 80025c0:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80025c4:	eef1 7a67 	vneg.f32	s15, s15
 80025c8:	ed97 7a08 	vldr	s14, [r7, #32]
 80025cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d4:	d505      	bpl.n	80025e2 <position_loop+0x2a2>
 80025d6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80025da:	eef1 7a67 	vneg.f32	s15, s15
 80025de:	edc7 7a08 	vstr	s15, [r7, #32]

		if (distance_error < eps_dist && fabsf(v) < 0.01f && fabsf(w) < 0.01f) {
 80025e2:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002684 <position_loop+0x344>
 80025e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80025ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f2:	d400      	bmi.n	80025f6 <position_loop+0x2b6>

			current_state = ROTATE_TO_GOAL;
			theta_p=theta;
		}
		break;
 80025f4:	e0eb      	b.n	80027ce <position_loop+0x48e>
		if (distance_error < eps_dist && fabsf(v) < 0.01f && fabsf(w) < 0.01f) {
 80025f6:	4b24      	ldr	r3, [pc, #144]	@ (8002688 <position_loop+0x348>)
 80025f8:	edd3 7a00 	vldr	s15, [r3]
 80025fc:	eef0 7ae7 	vabs.f32	s15, s15
 8002600:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002678 <position_loop+0x338>
 8002604:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260c:	d400      	bmi.n	8002610 <position_loop+0x2d0>
		break;
 800260e:	e0de      	b.n	80027ce <position_loop+0x48e>
		if (distance_error < eps_dist && fabsf(v) < 0.01f && fabsf(w) < 0.01f) {
 8002610:	4b18      	ldr	r3, [pc, #96]	@ (8002674 <position_loop+0x334>)
 8002612:	edd3 7a00 	vldr	s15, [r3]
 8002616:	eef0 7ae7 	vabs.f32	s15, s15
 800261a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002678 <position_loop+0x338>
 800261e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002626:	d400      	bmi.n	800262a <position_loop+0x2ea>
		break;
 8002628:	e0d1      	b.n	80027ce <position_loop+0x48e>
			current_state = ROTATE_TO_GOAL;
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <position_loop+0x314>)
 800262c:	2203      	movs	r2, #3
 800262e:	701a      	strb	r2, [r3, #0]
			theta_p=theta;
 8002630:	4b06      	ldr	r3, [pc, #24]	@ (800264c <position_loop+0x30c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a0d      	ldr	r2, [pc, #52]	@ (800266c <position_loop+0x32c>)
 8002636:	6013      	str	r3, [r2, #0]
		break;
 8002638:	e0c9      	b.n	80027ce <position_loop+0x48e>
 800263a:	bf00      	nop
 800263c:	2000029c 	.word	0x2000029c
 8002640:	20000280 	.word	0x20000280
 8002644:	200002a0 	.word	0x200002a0
 8002648:	20000284 	.word	0x20000284
 800264c:	20000288 	.word	0x20000288
 8002650:	200002a4 	.word	0x200002a4
 8002654:	200002dc 	.word	0x200002dc
 8002658:	200002c4 	.word	0x200002c4
 800265c:	200002c8 	.word	0x200002c8
 8002660:	200002d0 	.word	0x200002d0
 8002664:	200002cc 	.word	0x200002cc
 8002668:	200002d8 	.word	0x200002d8
 800266c:	200002b0 	.word	0x200002b0
 8002670:	3c8ef34d 	.word	0x3c8ef34d
 8002674:	20000294 	.word	0x20000294
 8002678:	3c23d70a 	.word	0x3c23d70a
 800267c:	200002ac 	.word	0x200002ac
 8002680:	200002a8 	.word	0x200002a8
 8002684:	3d4ccccd 	.word	0x3d4ccccd
 8002688:	20000298 	.word	0x20000298

	case ROTATE_TO_GOAL:
		v_ref = 0;
 800268c:	f04f 0300 	mov.w	r3, #0
 8002690:	627b      	str	r3, [r7, #36]	@ 0x24
		// sinteza rotacije prema KONACNOM UGLU
		th_total = fabsf(normalize_rad_angle(theta_error));
 8002692:	ed97 0a02 	vldr	s0, [r7, #8]
 8002696:	f7ff fc63 	bl	8001f60 <normalize_rad_angle>
 800269a:	eef0 7a40 	vmov.f32	s15, s0
 800269e:	eef0 7ae7 	vabs.f32	s15, s15
 80026a2:	4b53      	ldr	r3, [pc, #332]	@ (80027f0 <position_loop+0x4b0>)
 80026a4:	edc3 7a00 	vstr	s15, [r3]

		th1 = (w_max * w_max) / (2.0f * alpha_max);
 80026a8:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80026ac:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80026b0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80026b4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80026b8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80026bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026c0:	4b4c      	ldr	r3, [pc, #304]	@ (80027f4 <position_loop+0x4b4>)
 80026c2:	edc3 7a00 	vstr	s15, [r3]
		th3 = th1;
 80026c6:	4b4b      	ldr	r3, [pc, #300]	@ (80027f4 <position_loop+0x4b4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a4b      	ldr	r2, [pc, #300]	@ (80027f8 <position_loop+0x4b8>)
 80026cc:	6013      	str	r3, [r2, #0]
		th2 = th_total - 2.0f * th1;
 80026ce:	4b48      	ldr	r3, [pc, #288]	@ (80027f0 <position_loop+0x4b0>)
 80026d0:	ed93 7a00 	vldr	s14, [r3]
 80026d4:	4b47      	ldr	r3, [pc, #284]	@ (80027f4 <position_loop+0x4b4>)
 80026d6:	edd3 7a00 	vldr	s15, [r3]
 80026da:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80026de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026e2:	4b46      	ldr	r3, [pc, #280]	@ (80027fc <position_loop+0x4bc>)
 80026e4:	edc3 7a00 	vstr	s15, [r3]

		if (th2 < 0) {
 80026e8:	4b44      	ldr	r3, [pc, #272]	@ (80027fc <position_loop+0x4bc>)
 80026ea:	edd3 7a00 	vldr	s15, [r3]
 80026ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f6:	d511      	bpl.n	800271c <position_loop+0x3dc>
			th1 = th_total / 2.0f;
 80026f8:	4b3d      	ldr	r3, [pc, #244]	@ (80027f0 <position_loop+0x4b0>)
 80026fa:	ed93 7a00 	vldr	s14, [r3]
 80026fe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002702:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002706:	4b3b      	ldr	r3, [pc, #236]	@ (80027f4 <position_loop+0x4b4>)
 8002708:	edc3 7a00 	vstr	s15, [r3]
			th2 = 0.0f;
 800270c:	4b3b      	ldr	r3, [pc, #236]	@ (80027fc <position_loop+0x4bc>)
 800270e:	f04f 0200 	mov.w	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
			th3 = th1;
 8002714:	4b37      	ldr	r3, [pc, #220]	@ (80027f4 <position_loop+0x4b4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a37      	ldr	r2, [pc, #220]	@ (80027f8 <position_loop+0x4b8>)
 800271a:	6013      	str	r3, [r2, #0]
		}
		// stvarni maksimum brzine profila
		w_peak = sqrtf(2.0f * alpha_max * th1);
 800271c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8002720:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002724:	4b33      	ldr	r3, [pc, #204]	@ (80027f4 <position_loop+0x4b4>)
 8002726:	edd3 7a00 	vldr	s15, [r3]
 800272a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800272e:	eeb0 0a67 	vmov.f32	s0, s15
 8002732:	f003 f9b9 	bl	8005aa8 <sqrtf>
 8002736:	eef0 7a40 	vmov.f32	s15, s0
 800273a:	4b31      	ldr	r3, [pc, #196]	@ (8002800 <position_loop+0x4c0>)
 800273c:	edc3 7a00 	vstr	s15, [r3]
		th = fabsf(normalize_rad_angle(theta - theta_p));
 8002740:	4b30      	ldr	r3, [pc, #192]	@ (8002804 <position_loop+0x4c4>)
 8002742:	ed93 7a00 	vldr	s14, [r3]
 8002746:	4b30      	ldr	r3, [pc, #192]	@ (8002808 <position_loop+0x4c8>)
 8002748:	edd3 7a00 	vldr	s15, [r3]
 800274c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002750:	eeb0 0a67 	vmov.f32	s0, s15
 8002754:	f7ff fc04 	bl	8001f60 <normalize_rad_angle>
 8002758:	eef0 7a40 	vmov.f32	s15, s0
 800275c:	eef0 7ae7 	vabs.f32	s15, s15
 8002760:	edc7 7a01 	vstr	s15, [r7, #4]
		w_ref = trajectory_w(th);
 8002764:	ed97 0a01 	vldr	s0, [r7, #4]
 8002768:	f7ff fd78 	bl	800225c <trajectory_w>
 800276c:	ed87 0a08 	vstr	s0, [r7, #32]

		if (fabsf(theta_error) < eps_theta && fabsf(w) <= 0.01) {
 8002770:	edd7 7a02 	vldr	s15, [r7, #8]
 8002774:	eef0 7ae7 	vabs.f32	s15, s15
 8002778:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800280c <position_loop+0x4cc>
 800277c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002784:	d400      	bmi.n	8002788 <position_loop+0x448>
			current_state = GOAL_POSITION;
			w_ref = 0.0;
			v_ref = 0.0;
		}
		break;
 8002786:	e022      	b.n	80027ce <position_loop+0x48e>
		if (fabsf(theta_error) < eps_theta && fabsf(w) <= 0.01) {
 8002788:	4b21      	ldr	r3, [pc, #132]	@ (8002810 <position_loop+0x4d0>)
 800278a:	edd3 7a00 	vldr	s15, [r3]
 800278e:	eef0 7ae7 	vabs.f32	s15, s15
 8002792:	ee17 0a90 	vmov	r0, s15
 8002796:	f7fd fe83 	bl	80004a0 <__aeabi_f2d>
 800279a:	a313      	add	r3, pc, #76	@ (adr r3, 80027e8 <position_loop+0x4a8>)
 800279c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a0:	f7fe f952 	bl	8000a48 <__aeabi_dcmple>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d100      	bne.n	80027ac <position_loop+0x46c>
		break;
 80027aa:	e010      	b.n	80027ce <position_loop+0x48e>
			current_state = GOAL_POSITION;
 80027ac:	4b19      	ldr	r3, [pc, #100]	@ (8002814 <position_loop+0x4d4>)
 80027ae:	2204      	movs	r2, #4
 80027b0:	701a      	strb	r2, [r3, #0]
			w_ref = 0.0;
 80027b2:	f04f 0300 	mov.w	r3, #0
 80027b6:	623b      	str	r3, [r7, #32]
			v_ref = 0.0;
 80027b8:	f04f 0300 	mov.w	r3, #0
 80027bc:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 80027be:	e006      	b.n	80027ce <position_loop+0x48e>

	case GOAL_POSITION:
		v_ref = 0.0;
 80027c0:	f04f 0300 	mov.w	r3, #0
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
		w_ref = 0.0;
 80027c6:	f04f 0300 	mov.w	r3, #0
 80027ca:	623b      	str	r3, [r7, #32]
		break;
 80027cc:	bf00      	nop
	}
	set_ref_velocity(v_ref, w_ref);
 80027ce:	edd7 0a08 	vldr	s1, [r7, #32]
 80027d2:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80027d6:	f000 f84b 	bl	8002870 <set_ref_velocity>
}
 80027da:	bf00      	nop
 80027dc:	3728      	adds	r7, #40	@ 0x28
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	f3af 8000 	nop.w
 80027e8:	47ae147b 	.word	0x47ae147b
 80027ec:	3f847ae1 	.word	0x3f847ae1
 80027f0:	200002c4 	.word	0x200002c4
 80027f4:	200002c8 	.word	0x200002c8
 80027f8:	200002d0 	.word	0x200002d0
 80027fc:	200002cc 	.word	0x200002cc
 8002800:	200002d8 	.word	0x200002d8
 8002804:	20000288 	.word	0x20000288
 8002808:	200002b0 	.word	0x200002b0
 800280c:	3c8ef34d 	.word	0x3c8ef34d
 8002810:	20000294 	.word	0x20000294
 8002814:	200002dc 	.word	0x200002dc

08002818 <saturate>:
const float Ki_l = 5, Ki_r = 5;
volatile float prev_error_l = 0; //prethodna greska
volatile float prev_error_r = 0;

static inline float saturate(float x, float max, float min) //Funkcija koju pravim za ogranicenje napona, smanjen kod
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002822:	edc7 0a02 	vstr	s1, [r7, #8]
 8002826:	ed87 1a01 	vstr	s2, [r7, #4]
	if (x > max)
 800282a:	ed97 7a03 	vldr	s14, [r7, #12]
 800282e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002832:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800283a:	dd01      	ble.n	8002840 <saturate+0x28>
		return max;
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	e00b      	b.n	8002858 <saturate+0x40>
	if (x < min)
 8002840:	ed97 7a03 	vldr	s14, [r7, #12]
 8002844:	edd7 7a01 	vldr	s15, [r7, #4]
 8002848:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800284c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002850:	d501      	bpl.n	8002856 <saturate+0x3e>
		return min;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	e000      	b.n	8002858 <saturate+0x40>
	return x;
 8002856:	68fb      	ldr	r3, [r7, #12]
}
 8002858:	ee07 3a90 	vmov	s15, r3
 800285c:	eeb0 0a67 	vmov.f32	s0, s15
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	0000      	movs	r0, r0
 800286c:	0000      	movs	r0, r0
	...

08002870 <set_ref_velocity>:

void set_ref_velocity(const float v, const float w) {
 8002870:	b5b0      	push	{r4, r5, r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	ed87 0a01 	vstr	s0, [r7, #4]
 800287a:	edc7 0a00 	vstr	s1, [r7]
	v_r_ref = v + w * HALF_SEPARATION_WHEEL;
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7fd fe0e 	bl	80004a0 <__aeabi_f2d>
 8002884:	4604      	mov	r4, r0
 8002886:	460d      	mov	r5, r1
 8002888:	6838      	ldr	r0, [r7, #0]
 800288a:	f7fd fe09 	bl	80004a0 <__aeabi_f2d>
 800288e:	a330      	add	r3, pc, #192	@ (adr r3, 8002950 <set_ref_velocity+0xe0>)
 8002890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002894:	f7fd fe5c 	bl	8000550 <__aeabi_dmul>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4620      	mov	r0, r4
 800289e:	4629      	mov	r1, r5
 80028a0:	f7fd fca0 	bl	80001e4 <__adddf3>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	f7fe f90a 	bl	8000ac4 <__aeabi_d2f>
 80028b0:	4603      	mov	r3, r0
 80028b2:	4a29      	ldr	r2, [pc, #164]	@ (8002958 <set_ref_velocity+0xe8>)
 80028b4:	6013      	str	r3, [r2, #0]
	v_l_ref = v - w * HALF_SEPARATION_WHEEL;
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7fd fdf2 	bl	80004a0 <__aeabi_f2d>
 80028bc:	4604      	mov	r4, r0
 80028be:	460d      	mov	r5, r1
 80028c0:	6838      	ldr	r0, [r7, #0]
 80028c2:	f7fd fded 	bl	80004a0 <__aeabi_f2d>
 80028c6:	a322      	add	r3, pc, #136	@ (adr r3, 8002950 <set_ref_velocity+0xe0>)
 80028c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028cc:	f7fd fe40 	bl	8000550 <__aeabi_dmul>
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	4620      	mov	r0, r4
 80028d6:	4629      	mov	r1, r5
 80028d8:	f7fd fc82 	bl	80001e0 <__aeabi_dsub>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4610      	mov	r0, r2
 80028e2:	4619      	mov	r1, r3
 80028e4:	f7fe f8ee 	bl	8000ac4 <__aeabi_d2f>
 80028e8:	4603      	mov	r3, r0
 80028ea:	4a1c      	ldr	r2, [pc, #112]	@ (800295c <set_ref_velocity+0xec>)
 80028ec:	6013      	str	r3, [r2, #0]

	v_l_ref = saturate(v_l_ref, v_l_max, -v_l_max);
 80028ee:	4b1b      	ldr	r3, [pc, #108]	@ (800295c <set_ref_velocity+0xec>)
 80028f0:	edd3 7a00 	vldr	s15, [r3]
 80028f4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80028f8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80028fc:	eeb1 7a47 	vneg.f32	s14, s14
 8002900:	eeb0 1a47 	vmov.f32	s2, s14
 8002904:	eef0 0a66 	vmov.f32	s1, s13
 8002908:	eeb0 0a67 	vmov.f32	s0, s15
 800290c:	f7ff ff84 	bl	8002818 <saturate>
 8002910:	eef0 7a40 	vmov.f32	s15, s0
 8002914:	4b11      	ldr	r3, [pc, #68]	@ (800295c <set_ref_velocity+0xec>)
 8002916:	edc3 7a00 	vstr	s15, [r3]
	v_r_ref = saturate(v_r_ref, v_r_max, -v_r_max);
 800291a:	4b0f      	ldr	r3, [pc, #60]	@ (8002958 <set_ref_velocity+0xe8>)
 800291c:	edd3 7a00 	vldr	s15, [r3]
 8002920:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002924:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002928:	eeb1 7a47 	vneg.f32	s14, s14
 800292c:	eeb0 1a47 	vmov.f32	s2, s14
 8002930:	eef0 0a66 	vmov.f32	s1, s13
 8002934:	eeb0 0a67 	vmov.f32	s0, s15
 8002938:	f7ff ff6e 	bl	8002818 <saturate>
 800293c:	eef0 7a40 	vmov.f32	s15, s0
 8002940:	4b05      	ldr	r3, [pc, #20]	@ (8002958 <set_ref_velocity+0xe8>)
 8002942:	edc3 7a00 	vstr	s15, [r3]

}
 8002946:	bf00      	nop
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bdb0      	pop	{r4, r5, r7, pc}
 800294e:	bf00      	nop
 8002950:	5e353f7d 	.word	0x5e353f7d
 8002954:	3fb449ba 	.word	0x3fb449ba
 8002958:	200002e8 	.word	0x200002e8
 800295c:	200002ec 	.word	0x200002ec

08002960 <bdc_loop>:

void bdc_loop() {
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
	float step = acc_max * DT; //ovo je zapravo promjena brzine(maksimalna odjednom)
 8002966:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 800296a:	4618      	mov	r0, r3
 800296c:	f7fd fd98 	bl	80004a0 <__aeabi_f2d>
 8002970:	a37c      	add	r3, pc, #496	@ (adr r3, 8002b64 <bdc_loop+0x204>)
 8002972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002976:	f7fd fdeb 	bl	8000550 <__aeabi_dmul>
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	4610      	mov	r0, r2
 8002980:	4619      	mov	r1, r3
 8002982:	f7fe f89f 	bl	8000ac4 <__aeabi_d2f>
 8002986:	4603      	mov	r3, r0
 8002988:	617b      	str	r3, [r7, #20]
	float diff_l = v_l_ref - v_l_trapez; //koliko jos treba da dostignem brzinu //ako je diff negativno, brzina je velika, treba usporiti
 800298a:	4b6b      	ldr	r3, [pc, #428]	@ (8002b38 <bdc_loop+0x1d8>)
 800298c:	ed93 7a00 	vldr	s14, [r3]
 8002990:	4b6a      	ldr	r3, [pc, #424]	@ (8002b3c <bdc_loop+0x1dc>)
 8002992:	edd3 7a00 	vldr	s15, [r3]
 8002996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800299a:	edc7 7a04 	vstr	s15, [r7, #16]
	if (fabsf(diff_l) > step) //znaci ako je veca razlika od toga koliko smijem promijeniti brzinu odjednom
 800299e:	edd7 7a04 	vldr	s15, [r7, #16]
 80029a2:	eef0 7ae7 	vabs.f32	s15, s15
 80029a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80029aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b2:	d510      	bpl.n	80029d6 <bdc_loop+0x76>
			{
		v_l_trapez += copysignf(step, diff_l); //ova funkcija kaze, uzmi vrednost step, ali znak od diff_r
 80029b4:	edd7 0a04 	vldr	s1, [r7, #16]
 80029b8:	ed97 0a05 	vldr	s0, [r7, #20]
 80029bc:	f003 f866 	bl	8005a8c <copysignf>
 80029c0:	eeb0 7a40 	vmov.f32	s14, s0
 80029c4:	4b5d      	ldr	r3, [pc, #372]	@ (8002b3c <bdc_loop+0x1dc>)
 80029c6:	edd3 7a00 	vldr	s15, [r3]
 80029ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ce:	4b5b      	ldr	r3, [pc, #364]	@ (8002b3c <bdc_loop+0x1dc>)
 80029d0:	edc3 7a00 	vstr	s15, [r3]
 80029d4:	e003      	b.n	80029de <bdc_loop+0x7e>
	} else //ako sam bas blizu od ciljane brzine
	{
		v_l_trapez = v_l_ref;
 80029d6:	4b58      	ldr	r3, [pc, #352]	@ (8002b38 <bdc_loop+0x1d8>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a58      	ldr	r2, [pc, #352]	@ (8002b3c <bdc_loop+0x1dc>)
 80029dc:	6013      	str	r3, [r2, #0]
	}
	//ovo je zapravo promjena brzine(maksimalna odjednom)
	float diff_r = v_r_ref - v_r_trapez; //koliko jos treba da dostignem brzinu
 80029de:	4b58      	ldr	r3, [pc, #352]	@ (8002b40 <bdc_loop+0x1e0>)
 80029e0:	ed93 7a00 	vldr	s14, [r3]
 80029e4:	4b57      	ldr	r3, [pc, #348]	@ (8002b44 <bdc_loop+0x1e4>)
 80029e6:	edd3 7a00 	vldr	s15, [r3]
 80029ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029ee:	edc7 7a03 	vstr	s15, [r7, #12]
	if (fabsf(diff_r) > step) //znaci ako je veca razlika od toga koliko smijem promijeniti brzinu odjednom
 80029f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80029f6:	eef0 7ae7 	vabs.f32	s15, s15
 80029fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80029fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a06:	d510      	bpl.n	8002a2a <bdc_loop+0xca>
			{
		v_r_trapez += copysignf(step, diff_r); //ova funkcija kaze, uzmi vrednost step, ali znak od diff_r
 8002a08:	edd7 0a03 	vldr	s1, [r7, #12]
 8002a0c:	ed97 0a05 	vldr	s0, [r7, #20]
 8002a10:	f003 f83c 	bl	8005a8c <copysignf>
 8002a14:	eeb0 7a40 	vmov.f32	s14, s0
 8002a18:	4b4a      	ldr	r3, [pc, #296]	@ (8002b44 <bdc_loop+0x1e4>)
 8002a1a:	edd3 7a00 	vldr	s15, [r3]
 8002a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a22:	4b48      	ldr	r3, [pc, #288]	@ (8002b44 <bdc_loop+0x1e4>)
 8002a24:	edc3 7a00 	vstr	s15, [r3]
 8002a28:	e003      	b.n	8002a32 <bdc_loop+0xd2>
	} else  //ako sam bas blizu od ciljane brzine
	{
		v_r_trapez = v_r_ref;
 8002a2a:	4b45      	ldr	r3, [pc, #276]	@ (8002b40 <bdc_loop+0x1e0>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a45      	ldr	r2, [pc, #276]	@ (8002b44 <bdc_loop+0x1e4>)
 8002a30:	6013      	str	r3, [r2, #0]
	}

	//PI REGULACIJA

	float error_r = v_r_trapez - v_r_measured; //brzina koja nam treba minus mjerena, trapezna brzina je izracunata brzina koja nam treba
 8002a32:	4b44      	ldr	r3, [pc, #272]	@ (8002b44 <bdc_loop+0x1e4>)
 8002a34:	ed93 7a00 	vldr	s14, [r3]
 8002a38:	4b43      	ldr	r3, [pc, #268]	@ (8002b48 <bdc_loop+0x1e8>)
 8002a3a:	edd3 7a00 	vldr	s15, [r3]
 8002a3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a42:	edc7 7a02 	vstr	s15, [r7, #8]
	float error_l = v_l_trapez - v_l_measured;
 8002a46:	4b3d      	ldr	r3, [pc, #244]	@ (8002b3c <bdc_loop+0x1dc>)
 8002a48:	ed93 7a00 	vldr	s14, [r3]
 8002a4c:	4b3f      	ldr	r3, [pc, #252]	@ (8002b4c <bdc_loop+0x1ec>)
 8002a4e:	edd3 7a00 	vldr	s15, [r3]
 8002a52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a56:	edc7 7a01 	vstr	s15, [r7, #4]

	motor_output_r += Kp_r * (error_r - prev_error_r) + Ki_r * error_r;
 8002a5a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b50 <bdc_loop+0x1f0>)
 8002a5c:	edd3 7a00 	vldr	s15, [r3]
 8002a60:	ed97 7a02 	vldr	s14, [r7, #8]
 8002a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a68:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8002b54 <bdc_loop+0x1f4>
 8002a6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a70:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8002a74:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a80:	4b35      	ldr	r3, [pc, #212]	@ (8002b58 <bdc_loop+0x1f8>)
 8002a82:	edd3 7a00 	vldr	s15, [r3]
 8002a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a8a:	4b33      	ldr	r3, [pc, #204]	@ (8002b58 <bdc_loop+0x1f8>)
 8002a8c:	edc3 7a00 	vstr	s15, [r3]
	motor_output_l += Kp_l * (error_l - prev_error_l) + Ki_l * error_l;
 8002a90:	4b32      	ldr	r3, [pc, #200]	@ (8002b5c <bdc_loop+0x1fc>)
 8002a92:	edd3 7a00 	vldr	s15, [r3]
 8002a96:	ed97 7a01 	vldr	s14, [r7, #4]
 8002a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a9e:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8002b54 <bdc_loop+0x1f4>
 8002aa2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002aa6:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8002aaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8002aae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8002b60 <bdc_loop+0x200>)
 8002ab8:	edd3 7a00 	vldr	s15, [r3]
 8002abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac0:	4b27      	ldr	r3, [pc, #156]	@ (8002b60 <bdc_loop+0x200>)
 8002ac2:	edc3 7a00 	vstr	s15, [r3]

	prev_error_r = error_r;
 8002ac6:	4a22      	ldr	r2, [pc, #136]	@ (8002b50 <bdc_loop+0x1f0>)
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	6013      	str	r3, [r2, #0]
	prev_error_l = error_l;
 8002acc:	4a23      	ldr	r2, [pc, #140]	@ (8002b5c <bdc_loop+0x1fc>)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6013      	str	r3, [r2, #0]

	motor_output_r = saturate(motor_output_r, MAX_VOLTAGE, -MAX_VOLTAGE);
 8002ad2:	4b21      	ldr	r3, [pc, #132]	@ (8002b58 <bdc_loop+0x1f8>)
 8002ad4:	edd3 7a00 	vldr	s15, [r3]
 8002ad8:	eeba 1a08 	vmov.f32	s2, #168	@ 0xc1400000 -12.0
 8002adc:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 8002ae0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ae4:	f7ff fe98 	bl	8002818 <saturate>
 8002ae8:	eef0 7a40 	vmov.f32	s15, s0
 8002aec:	4b1a      	ldr	r3, [pc, #104]	@ (8002b58 <bdc_loop+0x1f8>)
 8002aee:	edc3 7a00 	vstr	s15, [r3]
	motor_output_l = saturate(motor_output_l, MAX_VOLTAGE, -MAX_VOLTAGE); //opet da ogranicimo ako je izlazni napon iz regulatora veci ili manji od maksimalnog napona koji mozemo dovesti na motor
 8002af2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <bdc_loop+0x200>)
 8002af4:	edd3 7a00 	vldr	s15, [r3]
 8002af8:	eeba 1a08 	vmov.f32	s2, #168	@ 0xc1400000 -12.0
 8002afc:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 8002b00:	eeb0 0a67 	vmov.f32	s0, s15
 8002b04:	f7ff fe88 	bl	8002818 <saturate>
 8002b08:	eef0 7a40 	vmov.f32	s15, s0
 8002b0c:	4b14      	ldr	r3, [pc, #80]	@ (8002b60 <bdc_loop+0x200>)
 8002b0e:	edc3 7a00 	vstr	s15, [r3]
//Medjutim, takav napon ne mozemo dovesti na drajver, treba nam smjer i pwm signal
	set_m_left_voltage(motor_output_l);
 8002b12:	4b13      	ldr	r3, [pc, #76]	@ (8002b60 <bdc_loop+0x200>)
 8002b14:	edd3 7a00 	vldr	s15, [r3]
 8002b18:	eeb0 0a67 	vmov.f32	s0, s15
 8002b1c:	f000 f898 	bl	8002c50 <set_m_left_voltage>
	set_m_right_voltage(motor_output_r); //znaci odredili smo i smjer i ccr registar
 8002b20:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <bdc_loop+0x1f8>)
 8002b22:	edd3 7a00 	vldr	s15, [r3]
 8002b26:	eeb0 0a67 	vmov.f32	s0, s15
 8002b2a:	f000 f821 	bl	8002b70 <set_m_right_voltage>

}
 8002b2e:	bf00      	nop
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	200002ec 	.word	0x200002ec
 8002b3c:	200002f4 	.word	0x200002f4
 8002b40:	200002e8 	.word	0x200002e8
 8002b44:	200002f0 	.word	0x200002f0
 8002b48:	200002e4 	.word	0x200002e4
 8002b4c:	200002e0 	.word	0x200002e0
 8002b50:	20000304 	.word	0x20000304
 8002b54:	42c80000 	.word	0x42c80000
 8002b58:	200002fc 	.word	0x200002fc
 8002b5c:	20000300 	.word	0x20000300
 8002b60:	200002f8 	.word	0x200002f8
 8002b64:	d2f1a9fc 	.word	0xd2f1a9fc
 8002b68:	3f60624d 	.word	0x3f60624d
 8002b6c:	00000000 	.word	0x00000000

08002b70 <set_m_right_voltage>:

void set_m_right_voltage(float voltage) //voltage je zapravo izlaz pi regulatora
{
 8002b70:	b590      	push	{r4, r7, lr}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	ed87 0a01 	vstr	s0, [r7, #4]
	voltage = saturate(voltage, MAX_VOLTAGE, -MAX_VOLTAGE);
 8002b7a:	eeba 1a08 	vmov.f32	s2, #168	@ 0xc1400000 -12.0
 8002b7e:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 8002b82:	ed97 0a01 	vldr	s0, [r7, #4]
 8002b86:	f7ff fe47 	bl	8002818 <saturate>
 8002b8a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage > 0) {
 8002b8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9a:	dd1d      	ble.n	8002bd8 <set_m_right_voltage+0x68>
		set_dir_m_right(FORWARD); //smer
 8002b9c:	2000      	movs	r0, #0
 8002b9e:	f000 f8c7 	bl	8002d30 <set_dir_m_right>
		TIM3->CCR2 = (uint32_t) ((voltage / MAX_VOLTAGE) * ARR_MAX); //koliki je pwm signal
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7fd fc7c 	bl	80004a0 <__aeabi_f2d>
 8002ba8:	f04f 0200 	mov.w	r2, #0
 8002bac:	4b26      	ldr	r3, [pc, #152]	@ (8002c48 <set_m_right_voltage+0xd8>)
 8002bae:	f7fd fdf9 	bl	80007a4 <__aeabi_ddiv>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	4610      	mov	r0, r2
 8002bb8:	4619      	mov	r1, r3
 8002bba:	a321      	add	r3, pc, #132	@ (adr r3, 8002c40 <set_m_right_voltage+0xd0>)
 8002bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc0:	f7fd fcc6 	bl	8000550 <__aeabi_dmul>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	4c20      	ldr	r4, [pc, #128]	@ (8002c4c <set_m_right_voltage+0xdc>)
 8002bca:	4610      	mov	r0, r2
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f7fd ff59 	bl	8000a84 <__aeabi_d2uiz>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	63a3      	str	r3, [r4, #56]	@ 0x38
		TIM3->CCR2 = (uint32_t) ((-voltage / MAX_VOLTAGE) * ARR_MAX);
	} else {
		TIM3->CCR2 = 0;
	}

}
 8002bd6:	e02d      	b.n	8002c34 <set_m_right_voltage+0xc4>
	} else if (voltage < 0) {
 8002bd8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bdc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be4:	d523      	bpl.n	8002c2e <set_m_right_voltage+0xbe>
		set_dir_m_right(BACKWARD);
 8002be6:	2001      	movs	r0, #1
 8002be8:	f000 f8a2 	bl	8002d30 <set_dir_m_right>
		TIM3->CCR2 = (uint32_t) ((-voltage / MAX_VOLTAGE) * ARR_MAX);
 8002bec:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bf0:	eef1 7a67 	vneg.f32	s15, s15
 8002bf4:	ee17 3a90 	vmov	r3, s15
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7fd fc51 	bl	80004a0 <__aeabi_f2d>
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	4b11      	ldr	r3, [pc, #68]	@ (8002c48 <set_m_right_voltage+0xd8>)
 8002c04:	f7fd fdce 	bl	80007a4 <__aeabi_ddiv>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	4610      	mov	r0, r2
 8002c0e:	4619      	mov	r1, r3
 8002c10:	a30b      	add	r3, pc, #44	@ (adr r3, 8002c40 <set_m_right_voltage+0xd0>)
 8002c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c16:	f7fd fc9b 	bl	8000550 <__aeabi_dmul>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	4c0b      	ldr	r4, [pc, #44]	@ (8002c4c <set_m_right_voltage+0xdc>)
 8002c20:	4610      	mov	r0, r2
 8002c22:	4619      	mov	r1, r3
 8002c24:	f7fd ff2e 	bl	8000a84 <__aeabi_d2uiz>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8002c2c:	e002      	b.n	8002c34 <set_m_right_voltage+0xc4>
		TIM3->CCR2 = 0;
 8002c2e:	4b07      	ldr	r3, [pc, #28]	@ (8002c4c <set_m_right_voltage+0xdc>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd90      	pop	{r4, r7, pc}
 8002c3c:	f3af 8000 	nop.w
 8002c40:	00000000 	.word	0x00000000
 8002c44:	40a06600 	.word	0x40a06600
 8002c48:	40280000 	.word	0x40280000
 8002c4c:	40000400 	.word	0x40000400

08002c50 <set_m_left_voltage>:

void set_m_left_voltage(float voltage) //voltage je zapravo izlaz pi regulatora
{
 8002c50:	b590      	push	{r4, r7, lr}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	ed87 0a01 	vstr	s0, [r7, #4]
	voltage = saturate(voltage, MAX_VOLTAGE, -MAX_VOLTAGE);
 8002c5a:	eeba 1a08 	vmov.f32	s2, #168	@ 0xc1400000 -12.0
 8002c5e:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 8002c62:	ed97 0a01 	vldr	s0, [r7, #4]
 8002c66:	f7ff fdd7 	bl	8002818 <saturate>
 8002c6a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage > 0) {
 8002c6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c7a:	dd1d      	ble.n	8002cb8 <set_m_left_voltage+0x68>
		set_dir_m_left(FORWARD); //smer
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f000 f877 	bl	8002d70 <set_dir_m_left>
		TIM4->CCR1 = (uint32_t) ((voltage / MAX_VOLTAGE) * ARR_MAX); //koliki je pwm signal
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7fd fc0c 	bl	80004a0 <__aeabi_f2d>
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	4b26      	ldr	r3, [pc, #152]	@ (8002d28 <set_m_left_voltage+0xd8>)
 8002c8e:	f7fd fd89 	bl	80007a4 <__aeabi_ddiv>
 8002c92:	4602      	mov	r2, r0
 8002c94:	460b      	mov	r3, r1
 8002c96:	4610      	mov	r0, r2
 8002c98:	4619      	mov	r1, r3
 8002c9a:	a321      	add	r3, pc, #132	@ (adr r3, 8002d20 <set_m_left_voltage+0xd0>)
 8002c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca0:	f7fd fc56 	bl	8000550 <__aeabi_dmul>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	4c20      	ldr	r4, [pc, #128]	@ (8002d2c <set_m_left_voltage+0xdc>)
 8002caa:	4610      	mov	r0, r2
 8002cac:	4619      	mov	r1, r3
 8002cae:	f7fd fee9 	bl	8000a84 <__aeabi_d2uiz>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	6363      	str	r3, [r4, #52]	@ 0x34
		TIM4->CCR1 = (uint32_t) ((-voltage / MAX_VOLTAGE) * ARR_MAX);
	} else {
		TIM4->CCR1 = 0;
	}

}
 8002cb6:	e02d      	b.n	8002d14 <set_m_left_voltage+0xc4>
	} else if (voltage < 0) {
 8002cb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002cbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc4:	d523      	bpl.n	8002d0e <set_m_left_voltage+0xbe>
		set_dir_m_left(BACKWARD);
 8002cc6:	2001      	movs	r0, #1
 8002cc8:	f000 f852 	bl	8002d70 <set_dir_m_left>
		TIM4->CCR1 = (uint32_t) ((-voltage / MAX_VOLTAGE) * ARR_MAX);
 8002ccc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002cd0:	eef1 7a67 	vneg.f32	s15, s15
 8002cd4:	ee17 3a90 	vmov	r3, s15
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fd fbe1 	bl	80004a0 <__aeabi_f2d>
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	4b11      	ldr	r3, [pc, #68]	@ (8002d28 <set_m_left_voltage+0xd8>)
 8002ce4:	f7fd fd5e 	bl	80007a4 <__aeabi_ddiv>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	460b      	mov	r3, r1
 8002cec:	4610      	mov	r0, r2
 8002cee:	4619      	mov	r1, r3
 8002cf0:	a30b      	add	r3, pc, #44	@ (adr r3, 8002d20 <set_m_left_voltage+0xd0>)
 8002cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf6:	f7fd fc2b 	bl	8000550 <__aeabi_dmul>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	4c0b      	ldr	r4, [pc, #44]	@ (8002d2c <set_m_left_voltage+0xdc>)
 8002d00:	4610      	mov	r0, r2
 8002d02:	4619      	mov	r1, r3
 8002d04:	f7fd febe 	bl	8000a84 <__aeabi_d2uiz>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8002d0c:	e002      	b.n	8002d14 <set_m_left_voltage+0xc4>
		TIM4->CCR1 = 0;
 8002d0e:	4b07      	ldr	r3, [pc, #28]	@ (8002d2c <set_m_left_voltage+0xdc>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd90      	pop	{r4, r7, pc}
 8002d1c:	f3af 8000 	nop.w
 8002d20:	00000000 	.word	0x00000000
 8002d24:	40a06600 	.word	0x40a06600
 8002d28:	40280000 	.word	0x40280000
 8002d2c:	40000800 	.word	0x40000800

08002d30 <set_dir_m_right>:

void set_dir_m_right(Dir_t dir) {
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	71fb      	strb	r3, [r7, #7]
	switch (dir) {
 8002d3a:	79fb      	ldrb	r3, [r7, #7]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d002      	beq.n	8002d46 <set_dir_m_right+0x16>
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d008      	beq.n	8002d56 <set_dir_m_right+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //na nuli kad ide napred
		break;
	case BACKWARD:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
	}
}
 8002d44:	e00d      	b.n	8002d62 <set_dir_m_right+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //na nuli kad ide napred
 8002d46:	2200      	movs	r2, #0
 8002d48:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d4c:	4807      	ldr	r0, [pc, #28]	@ (8002d6c <set_dir_m_right+0x3c>)
 8002d4e:	f000 fb85 	bl	800345c <HAL_GPIO_WritePin>
		break;
 8002d52:	bf00      	nop
}
 8002d54:	e005      	b.n	8002d62 <set_dir_m_right+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002d56:	2201      	movs	r2, #1
 8002d58:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d5c:	4803      	ldr	r0, [pc, #12]	@ (8002d6c <set_dir_m_right+0x3c>)
 8002d5e:	f000 fb7d 	bl	800345c <HAL_GPIO_WritePin>
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	40020000 	.word	0x40020000

08002d70 <set_dir_m_left>:

void set_dir_m_left(Dir_t dir) {
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	71fb      	strb	r3, [r7, #7]
	switch (dir) {
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d002      	beq.n	8002d86 <set_dir_m_left+0x16>
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d007      	beq.n	8002d94 <set_dir_m_left+0x24>
		break;
	case BACKWARD:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
		break;
	}
}
 8002d84:	e00d      	b.n	8002da2 <set_dir_m_left+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //na nuli kad ide napred
 8002d86:	2200      	movs	r2, #0
 8002d88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002d8c:	4807      	ldr	r0, [pc, #28]	@ (8002dac <set_dir_m_left+0x3c>)
 8002d8e:	f000 fb65 	bl	800345c <HAL_GPIO_WritePin>
		break;
 8002d92:	e006      	b.n	8002da2 <set_dir_m_left+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002d94:	2201      	movs	r2, #1
 8002d96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002d9a:	4804      	ldr	r0, [pc, #16]	@ (8002dac <set_dir_m_left+0x3c>)
 8002d9c:	f000 fb5e 	bl	800345c <HAL_GPIO_WritePin>
		break;
 8002da0:	bf00      	nop
}
 8002da2:	bf00      	nop
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40020000 	.word	0x40020000

08002db0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002db0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002de8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002db4:	f7fe faa0 	bl	80012f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002db8:	480c      	ldr	r0, [pc, #48]	@ (8002dec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002dba:	490d      	ldr	r1, [pc, #52]	@ (8002df0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002df4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dc0:	e002      	b.n	8002dc8 <LoopCopyDataInit>

08002dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dc6:	3304      	adds	r3, #4

08002dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dcc:	d3f9      	bcc.n	8002dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dce:	4a0a      	ldr	r2, [pc, #40]	@ (8002df8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002dd0:	4c0a      	ldr	r4, [pc, #40]	@ (8002dfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dd4:	e001      	b.n	8002dda <LoopFillZerobss>

08002dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dd8:	3204      	adds	r2, #4

08002dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ddc:	d3fb      	bcc.n	8002dd6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002dde:	f002 fe31 	bl	8005a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002de2:	f7fe f99d 	bl	8001120 <main>
  bx  lr    
 8002de6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002de8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002dec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002df0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002df4:	08006d04 	.word	0x08006d04
  ldr r2, =_sbss
 8002df8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002dfc:	20000444 	.word	0x20000444

08002e00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e00:	e7fe      	b.n	8002e00 <ADC_IRQHandler>
	...

08002e04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e08:	4b0e      	ldr	r3, [pc, #56]	@ (8002e44 <HAL_Init+0x40>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e44 <HAL_Init+0x40>)
 8002e0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e14:	4b0b      	ldr	r3, [pc, #44]	@ (8002e44 <HAL_Init+0x40>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a0a      	ldr	r2, [pc, #40]	@ (8002e44 <HAL_Init+0x40>)
 8002e1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e20:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <HAL_Init+0x40>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a07      	ldr	r2, [pc, #28]	@ (8002e44 <HAL_Init+0x40>)
 8002e26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e2c:	2003      	movs	r0, #3
 8002e2e:	f000 f94f 	bl	80030d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e32:	2000      	movs	r0, #0
 8002e34:	f000 f808 	bl	8002e48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e38:	f7fe f9fc 	bl	8001234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40023c00 	.word	0x40023c00

08002e48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e50:	4b12      	ldr	r3, [pc, #72]	@ (8002e9c <HAL_InitTick+0x54>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4b12      	ldr	r3, [pc, #72]	@ (8002ea0 <HAL_InitTick+0x58>)
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	4619      	mov	r1, r3
 8002e5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f967 	bl	800313a <HAL_SYSTICK_Config>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e00e      	b.n	8002e94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b0f      	cmp	r3, #15
 8002e7a:	d80a      	bhi.n	8002e92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	f04f 30ff 	mov.w	r0, #4294967295
 8002e84:	f000 f92f 	bl	80030e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e88:	4a06      	ldr	r2, [pc, #24]	@ (8002ea4 <HAL_InitTick+0x5c>)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	e000      	b.n	8002e94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	20000000 	.word	0x20000000
 8002ea0:	20000008 	.word	0x20000008
 8002ea4:	20000004 	.word	0x20000004

08002ea8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002eac:	4b06      	ldr	r3, [pc, #24]	@ (8002ec8 <HAL_IncTick+0x20>)
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <HAL_IncTick+0x24>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4413      	add	r3, r2
 8002eb8:	4a04      	ldr	r2, [pc, #16]	@ (8002ecc <HAL_IncTick+0x24>)
 8002eba:	6013      	str	r3, [r2, #0]
}
 8002ebc:	bf00      	nop
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	20000008 	.word	0x20000008
 8002ecc:	20000308 	.word	0x20000308

08002ed0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ed4:	4b03      	ldr	r3, [pc, #12]	@ (8002ee4 <HAL_GetTick+0x14>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	20000308 	.word	0x20000308

08002ee8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ef0:	f7ff ffee 	bl	8002ed0 <HAL_GetTick>
 8002ef4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f00:	d005      	beq.n	8002f0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f02:	4b0a      	ldr	r3, [pc, #40]	@ (8002f2c <HAL_Delay+0x44>)
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	461a      	mov	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f0e:	bf00      	nop
 8002f10:	f7ff ffde 	bl	8002ed0 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d8f7      	bhi.n	8002f10 <HAL_Delay+0x28>
  {
  }
}
 8002f20:	bf00      	nop
 8002f22:	bf00      	nop
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20000008 	.word	0x20000008

08002f30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f40:	4b0c      	ldr	r3, [pc, #48]	@ (8002f74 <__NVIC_SetPriorityGrouping+0x44>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f62:	4a04      	ldr	r2, [pc, #16]	@ (8002f74 <__NVIC_SetPriorityGrouping+0x44>)
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	60d3      	str	r3, [r2, #12]
}
 8002f68:	bf00      	nop
 8002f6a:	3714      	adds	r7, #20
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	e000ed00 	.word	0xe000ed00

08002f78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f7c:	4b04      	ldr	r3, [pc, #16]	@ (8002f90 <__NVIC_GetPriorityGrouping+0x18>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	0a1b      	lsrs	r3, r3, #8
 8002f82:	f003 0307 	and.w	r3, r3, #7
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	e000ed00 	.word	0xe000ed00

08002f94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	db0b      	blt.n	8002fbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fa6:	79fb      	ldrb	r3, [r7, #7]
 8002fa8:	f003 021f 	and.w	r2, r3, #31
 8002fac:	4907      	ldr	r1, [pc, #28]	@ (8002fcc <__NVIC_EnableIRQ+0x38>)
 8002fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb2:	095b      	lsrs	r3, r3, #5
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	e000e100 	.word	0xe000e100

08002fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	6039      	str	r1, [r7, #0]
 8002fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	db0a      	blt.n	8002ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	490c      	ldr	r1, [pc, #48]	@ (800301c <__NVIC_SetPriority+0x4c>)
 8002fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fee:	0112      	lsls	r2, r2, #4
 8002ff0:	b2d2      	uxtb	r2, r2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ff8:	e00a      	b.n	8003010 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	b2da      	uxtb	r2, r3
 8002ffe:	4908      	ldr	r1, [pc, #32]	@ (8003020 <__NVIC_SetPriority+0x50>)
 8003000:	79fb      	ldrb	r3, [r7, #7]
 8003002:	f003 030f 	and.w	r3, r3, #15
 8003006:	3b04      	subs	r3, #4
 8003008:	0112      	lsls	r2, r2, #4
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	440b      	add	r3, r1
 800300e:	761a      	strb	r2, [r3, #24]
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000e100 	.word	0xe000e100
 8003020:	e000ed00 	.word	0xe000ed00

08003024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003024:	b480      	push	{r7}
 8003026:	b089      	sub	sp, #36	@ 0x24
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	f1c3 0307 	rsb	r3, r3, #7
 800303e:	2b04      	cmp	r3, #4
 8003040:	bf28      	it	cs
 8003042:	2304      	movcs	r3, #4
 8003044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	3304      	adds	r3, #4
 800304a:	2b06      	cmp	r3, #6
 800304c:	d902      	bls.n	8003054 <NVIC_EncodePriority+0x30>
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	3b03      	subs	r3, #3
 8003052:	e000      	b.n	8003056 <NVIC_EncodePriority+0x32>
 8003054:	2300      	movs	r3, #0
 8003056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003058:	f04f 32ff 	mov.w	r2, #4294967295
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	43da      	mvns	r2, r3
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	401a      	ands	r2, r3
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800306c:	f04f 31ff 	mov.w	r1, #4294967295
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	fa01 f303 	lsl.w	r3, r1, r3
 8003076:	43d9      	mvns	r1, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800307c:	4313      	orrs	r3, r2
         );
}
 800307e:	4618      	mov	r0, r3
 8003080:	3724      	adds	r7, #36	@ 0x24
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
	...

0800308c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	3b01      	subs	r3, #1
 8003098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800309c:	d301      	bcc.n	80030a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800309e:	2301      	movs	r3, #1
 80030a0:	e00f      	b.n	80030c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030a2:	4a0a      	ldr	r2, [pc, #40]	@ (80030cc <SysTick_Config+0x40>)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030aa:	210f      	movs	r1, #15
 80030ac:	f04f 30ff 	mov.w	r0, #4294967295
 80030b0:	f7ff ff8e 	bl	8002fd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030b4:	4b05      	ldr	r3, [pc, #20]	@ (80030cc <SysTick_Config+0x40>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ba:	4b04      	ldr	r3, [pc, #16]	@ (80030cc <SysTick_Config+0x40>)
 80030bc:	2207      	movs	r2, #7
 80030be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	e000e010 	.word	0xe000e010

080030d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f7ff ff29 	bl	8002f30 <__NVIC_SetPriorityGrouping>
}
 80030de:	bf00      	nop
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b086      	sub	sp, #24
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	4603      	mov	r3, r0
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
 80030f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030f4:	2300      	movs	r3, #0
 80030f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030f8:	f7ff ff3e 	bl	8002f78 <__NVIC_GetPriorityGrouping>
 80030fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	68b9      	ldr	r1, [r7, #8]
 8003102:	6978      	ldr	r0, [r7, #20]
 8003104:	f7ff ff8e 	bl	8003024 <NVIC_EncodePriority>
 8003108:	4602      	mov	r2, r0
 800310a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800310e:	4611      	mov	r1, r2
 8003110:	4618      	mov	r0, r3
 8003112:	f7ff ff5d 	bl	8002fd0 <__NVIC_SetPriority>
}
 8003116:	bf00      	nop
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	4603      	mov	r3, r0
 8003126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff ff31 	bl	8002f94 <__NVIC_EnableIRQ>
}
 8003132:	bf00      	nop
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f7ff ffa2 	bl	800308c <SysTick_Config>
 8003148:	4603      	mov	r3, r0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
	...

08003154 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003154:	b480      	push	{r7}
 8003156:	b089      	sub	sp, #36	@ 0x24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800315e:	2300      	movs	r3, #0
 8003160:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
 800316e:	e159      	b.n	8003424 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003170:	2201      	movs	r2, #1
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	4013      	ands	r3, r2
 8003182:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	429a      	cmp	r2, r3
 800318a:	f040 8148 	bne.w	800341e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	2b01      	cmp	r3, #1
 8003198:	d005      	beq.n	80031a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d130      	bne.n	8003208 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	2203      	movs	r2, #3
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43db      	mvns	r3, r3
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4013      	ands	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031dc:	2201      	movs	r2, #1
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	091b      	lsrs	r3, r3, #4
 80031f2:	f003 0201 	and.w	r2, r3, #1
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	4313      	orrs	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	2b03      	cmp	r3, #3
 8003212:	d017      	beq.n	8003244 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	005b      	lsls	r3, r3, #1
 800321e:	2203      	movs	r2, #3
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43db      	mvns	r3, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4013      	ands	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	4313      	orrs	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f003 0303 	and.w	r3, r3, #3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d123      	bne.n	8003298 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	08da      	lsrs	r2, r3, #3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	3208      	adds	r2, #8
 8003258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800325c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	220f      	movs	r2, #15
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	43db      	mvns	r3, r3
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	4013      	ands	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	691a      	ldr	r2, [r3, #16]
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	4313      	orrs	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	08da      	lsrs	r2, r3, #3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3208      	adds	r2, #8
 8003292:	69b9      	ldr	r1, [r7, #24]
 8003294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	2203      	movs	r2, #3
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
 80032a8:	43db      	mvns	r3, r3
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	4013      	ands	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 0203 	and.w	r2, r3, #3
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 80a2 	beq.w	800341e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	4b57      	ldr	r3, [pc, #348]	@ (800343c <HAL_GPIO_Init+0x2e8>)
 80032e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e2:	4a56      	ldr	r2, [pc, #344]	@ (800343c <HAL_GPIO_Init+0x2e8>)
 80032e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80032ea:	4b54      	ldr	r3, [pc, #336]	@ (800343c <HAL_GPIO_Init+0x2e8>)
 80032ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032f2:	60fb      	str	r3, [r7, #12]
 80032f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032f6:	4a52      	ldr	r2, [pc, #328]	@ (8003440 <HAL_GPIO_Init+0x2ec>)
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	089b      	lsrs	r3, r3, #2
 80032fc:	3302      	adds	r3, #2
 80032fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003302:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	220f      	movs	r2, #15
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43db      	mvns	r3, r3
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	4013      	ands	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a49      	ldr	r2, [pc, #292]	@ (8003444 <HAL_GPIO_Init+0x2f0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d019      	beq.n	8003356 <HAL_GPIO_Init+0x202>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a48      	ldr	r2, [pc, #288]	@ (8003448 <HAL_GPIO_Init+0x2f4>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d013      	beq.n	8003352 <HAL_GPIO_Init+0x1fe>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a47      	ldr	r2, [pc, #284]	@ (800344c <HAL_GPIO_Init+0x2f8>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d00d      	beq.n	800334e <HAL_GPIO_Init+0x1fa>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a46      	ldr	r2, [pc, #280]	@ (8003450 <HAL_GPIO_Init+0x2fc>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d007      	beq.n	800334a <HAL_GPIO_Init+0x1f6>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a45      	ldr	r2, [pc, #276]	@ (8003454 <HAL_GPIO_Init+0x300>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d101      	bne.n	8003346 <HAL_GPIO_Init+0x1f2>
 8003342:	2304      	movs	r3, #4
 8003344:	e008      	b.n	8003358 <HAL_GPIO_Init+0x204>
 8003346:	2307      	movs	r3, #7
 8003348:	e006      	b.n	8003358 <HAL_GPIO_Init+0x204>
 800334a:	2303      	movs	r3, #3
 800334c:	e004      	b.n	8003358 <HAL_GPIO_Init+0x204>
 800334e:	2302      	movs	r3, #2
 8003350:	e002      	b.n	8003358 <HAL_GPIO_Init+0x204>
 8003352:	2301      	movs	r3, #1
 8003354:	e000      	b.n	8003358 <HAL_GPIO_Init+0x204>
 8003356:	2300      	movs	r3, #0
 8003358:	69fa      	ldr	r2, [r7, #28]
 800335a:	f002 0203 	and.w	r2, r2, #3
 800335e:	0092      	lsls	r2, r2, #2
 8003360:	4093      	lsls	r3, r2
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	4313      	orrs	r3, r2
 8003366:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003368:	4935      	ldr	r1, [pc, #212]	@ (8003440 <HAL_GPIO_Init+0x2ec>)
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	089b      	lsrs	r3, r3, #2
 800336e:	3302      	adds	r3, #2
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003376:	4b38      	ldr	r3, [pc, #224]	@ (8003458 <HAL_GPIO_Init+0x304>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	43db      	mvns	r3, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4313      	orrs	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800339a:	4a2f      	ldr	r2, [pc, #188]	@ (8003458 <HAL_GPIO_Init+0x304>)
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003458 <HAL_GPIO_Init+0x304>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	43db      	mvns	r3, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4013      	ands	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d003      	beq.n	80033c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033c4:	4a24      	ldr	r2, [pc, #144]	@ (8003458 <HAL_GPIO_Init+0x304>)
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033ca:	4b23      	ldr	r3, [pc, #140]	@ (8003458 <HAL_GPIO_Init+0x304>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	43db      	mvns	r3, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4013      	ands	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033ee:	4a1a      	ldr	r2, [pc, #104]	@ (8003458 <HAL_GPIO_Init+0x304>)
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033f4:	4b18      	ldr	r3, [pc, #96]	@ (8003458 <HAL_GPIO_Init+0x304>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	4313      	orrs	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003418:	4a0f      	ldr	r2, [pc, #60]	@ (8003458 <HAL_GPIO_Init+0x304>)
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	3301      	adds	r3, #1
 8003422:	61fb      	str	r3, [r7, #28]
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	2b0f      	cmp	r3, #15
 8003428:	f67f aea2 	bls.w	8003170 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800342c:	bf00      	nop
 800342e:	bf00      	nop
 8003430:	3724      	adds	r7, #36	@ 0x24
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40023800 	.word	0x40023800
 8003440:	40013800 	.word	0x40013800
 8003444:	40020000 	.word	0x40020000
 8003448:	40020400 	.word	0x40020400
 800344c:	40020800 	.word	0x40020800
 8003450:	40020c00 	.word	0x40020c00
 8003454:	40021000 	.word	0x40021000
 8003458:	40013c00 	.word	0x40013c00

0800345c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	460b      	mov	r3, r1
 8003466:	807b      	strh	r3, [r7, #2]
 8003468:	4613      	mov	r3, r2
 800346a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800346c:	787b      	ldrb	r3, [r7, #1]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003472:	887a      	ldrh	r2, [r7, #2]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003478:	e003      	b.n	8003482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800347a:	887b      	ldrh	r3, [r7, #2]
 800347c:	041a      	lsls	r2, r3, #16
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	619a      	str	r2, [r3, #24]
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
	...

08003490 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e12b      	b.n	80036fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d106      	bne.n	80034bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fd fdea 	bl	8001090 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2224      	movs	r2, #36	@ 0x24
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0201 	bic.w	r2, r2, #1
 80034d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034f4:	f000 fd80 	bl	8003ff8 <HAL_RCC_GetPCLK1Freq>
 80034f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	4a81      	ldr	r2, [pc, #516]	@ (8003704 <HAL_I2C_Init+0x274>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d807      	bhi.n	8003514 <HAL_I2C_Init+0x84>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	4a80      	ldr	r2, [pc, #512]	@ (8003708 <HAL_I2C_Init+0x278>)
 8003508:	4293      	cmp	r3, r2
 800350a:	bf94      	ite	ls
 800350c:	2301      	movls	r3, #1
 800350e:	2300      	movhi	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	e006      	b.n	8003522 <HAL_I2C_Init+0x92>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4a7d      	ldr	r2, [pc, #500]	@ (800370c <HAL_I2C_Init+0x27c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	bf94      	ite	ls
 800351c:	2301      	movls	r3, #1
 800351e:	2300      	movhi	r3, #0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e0e7      	b.n	80036fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4a78      	ldr	r2, [pc, #480]	@ (8003710 <HAL_I2C_Init+0x280>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	0c9b      	lsrs	r3, r3, #18
 8003534:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68ba      	ldr	r2, [r7, #8]
 8003546:	430a      	orrs	r2, r1
 8003548:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	4a6a      	ldr	r2, [pc, #424]	@ (8003704 <HAL_I2C_Init+0x274>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d802      	bhi.n	8003564 <HAL_I2C_Init+0xd4>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	3301      	adds	r3, #1
 8003562:	e009      	b.n	8003578 <HAL_I2C_Init+0xe8>
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800356a:	fb02 f303 	mul.w	r3, r2, r3
 800356e:	4a69      	ldr	r2, [pc, #420]	@ (8003714 <HAL_I2C_Init+0x284>)
 8003570:	fba2 2303 	umull	r2, r3, r2, r3
 8003574:	099b      	lsrs	r3, r3, #6
 8003576:	3301      	adds	r3, #1
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6812      	ldr	r2, [r2, #0]
 800357c:	430b      	orrs	r3, r1
 800357e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800358a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	495c      	ldr	r1, [pc, #368]	@ (8003704 <HAL_I2C_Init+0x274>)
 8003594:	428b      	cmp	r3, r1
 8003596:	d819      	bhi.n	80035cc <HAL_I2C_Init+0x13c>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1e59      	subs	r1, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80035a6:	1c59      	adds	r1, r3, #1
 80035a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035ac:	400b      	ands	r3, r1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_I2C_Init+0x138>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1e59      	subs	r1, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80035c0:	3301      	adds	r3, #1
 80035c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c6:	e051      	b.n	800366c <HAL_I2C_Init+0x1dc>
 80035c8:	2304      	movs	r3, #4
 80035ca:	e04f      	b.n	800366c <HAL_I2C_Init+0x1dc>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d111      	bne.n	80035f8 <HAL_I2C_Init+0x168>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1e58      	subs	r0, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6859      	ldr	r1, [r3, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	440b      	add	r3, r1
 80035e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e6:	3301      	adds	r3, #1
 80035e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	e012      	b.n	800361e <HAL_I2C_Init+0x18e>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	1e58      	subs	r0, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6859      	ldr	r1, [r3, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	0099      	lsls	r1, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	fbb0 f3f3 	udiv	r3, r0, r3
 800360e:	3301      	adds	r3, #1
 8003610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003614:	2b00      	cmp	r3, #0
 8003616:	bf0c      	ite	eq
 8003618:	2301      	moveq	r3, #1
 800361a:	2300      	movne	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_I2C_Init+0x196>
 8003622:	2301      	movs	r3, #1
 8003624:	e022      	b.n	800366c <HAL_I2C_Init+0x1dc>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10e      	bne.n	800364c <HAL_I2C_Init+0x1bc>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	1e58      	subs	r0, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6859      	ldr	r1, [r3, #4]
 8003636:	460b      	mov	r3, r1
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	440b      	add	r3, r1
 800363c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003640:	3301      	adds	r3, #1
 8003642:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003646:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800364a:	e00f      	b.n	800366c <HAL_I2C_Init+0x1dc>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	1e58      	subs	r0, r3, #1
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6859      	ldr	r1, [r3, #4]
 8003654:	460b      	mov	r3, r1
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	0099      	lsls	r1, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003662:	3301      	adds	r3, #1
 8003664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003668:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	6809      	ldr	r1, [r1, #0]
 8003670:	4313      	orrs	r3, r2
 8003672:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	69da      	ldr	r2, [r3, #28]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	431a      	orrs	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800369a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6911      	ldr	r1, [r2, #16]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	68d2      	ldr	r2, [r2, #12]
 80036a6:	4311      	orrs	r1, r2
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	430b      	orrs	r3, r1
 80036ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695a      	ldr	r2, [r3, #20]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0201 	orr.w	r2, r2, #1
 80036da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2220      	movs	r2, #32
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	000186a0 	.word	0x000186a0
 8003708:	001e847f 	.word	0x001e847f
 800370c:	003d08ff 	.word	0x003d08ff
 8003710:	431bde83 	.word	0x431bde83
 8003714:	10624dd3 	.word	0x10624dd3

08003718 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e267      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d075      	beq.n	8003822 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003736:	4b88      	ldr	r3, [pc, #544]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f003 030c 	and.w	r3, r3, #12
 800373e:	2b04      	cmp	r3, #4
 8003740:	d00c      	beq.n	800375c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003742:	4b85      	ldr	r3, [pc, #532]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800374a:	2b08      	cmp	r3, #8
 800374c:	d112      	bne.n	8003774 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800374e:	4b82      	ldr	r3, [pc, #520]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003756:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800375a:	d10b      	bne.n	8003774 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800375c:	4b7e      	ldr	r3, [pc, #504]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d05b      	beq.n	8003820 <HAL_RCC_OscConfig+0x108>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d157      	bne.n	8003820 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e242      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800377c:	d106      	bne.n	800378c <HAL_RCC_OscConfig+0x74>
 800377e:	4b76      	ldr	r3, [pc, #472]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a75      	ldr	r2, [pc, #468]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003788:	6013      	str	r3, [r2, #0]
 800378a:	e01d      	b.n	80037c8 <HAL_RCC_OscConfig+0xb0>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003794:	d10c      	bne.n	80037b0 <HAL_RCC_OscConfig+0x98>
 8003796:	4b70      	ldr	r3, [pc, #448]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a6f      	ldr	r2, [pc, #444]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 800379c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037a0:	6013      	str	r3, [r2, #0]
 80037a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a6c      	ldr	r2, [pc, #432]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80037a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ac:	6013      	str	r3, [r2, #0]
 80037ae:	e00b      	b.n	80037c8 <HAL_RCC_OscConfig+0xb0>
 80037b0:	4b69      	ldr	r3, [pc, #420]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a68      	ldr	r2, [pc, #416]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80037b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	4b66      	ldr	r3, [pc, #408]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a65      	ldr	r2, [pc, #404]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80037c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d013      	beq.n	80037f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d0:	f7ff fb7e 	bl	8002ed0 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d8:	f7ff fb7a 	bl	8002ed0 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b64      	cmp	r3, #100	@ 0x64
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e207      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ea:	4b5b      	ldr	r3, [pc, #364]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d0f0      	beq.n	80037d8 <HAL_RCC_OscConfig+0xc0>
 80037f6:	e014      	b.n	8003822 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f8:	f7ff fb6a 	bl	8002ed0 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003800:	f7ff fb66 	bl	8002ed0 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b64      	cmp	r3, #100	@ 0x64
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e1f3      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003812:	4b51      	ldr	r3, [pc, #324]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1f0      	bne.n	8003800 <HAL_RCC_OscConfig+0xe8>
 800381e:	e000      	b.n	8003822 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d063      	beq.n	80038f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800382e:	4b4a      	ldr	r3, [pc, #296]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f003 030c 	and.w	r3, r3, #12
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00b      	beq.n	8003852 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800383a:	4b47      	ldr	r3, [pc, #284]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003842:	2b08      	cmp	r3, #8
 8003844:	d11c      	bne.n	8003880 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003846:	4b44      	ldr	r3, [pc, #272]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d116      	bne.n	8003880 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003852:	4b41      	ldr	r3, [pc, #260]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d005      	beq.n	800386a <HAL_RCC_OscConfig+0x152>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d001      	beq.n	800386a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e1c7      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800386a:	4b3b      	ldr	r3, [pc, #236]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	4937      	ldr	r1, [pc, #220]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 800387a:	4313      	orrs	r3, r2
 800387c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800387e:	e03a      	b.n	80038f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d020      	beq.n	80038ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003888:	4b34      	ldr	r3, [pc, #208]	@ (800395c <HAL_RCC_OscConfig+0x244>)
 800388a:	2201      	movs	r2, #1
 800388c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388e:	f7ff fb1f 	bl	8002ed0 <HAL_GetTick>
 8003892:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003894:	e008      	b.n	80038a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003896:	f7ff fb1b 	bl	8002ed0 <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e1a8      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d0f0      	beq.n	8003896 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038b4:	4b28      	ldr	r3, [pc, #160]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	00db      	lsls	r3, r3, #3
 80038c2:	4925      	ldr	r1, [pc, #148]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	600b      	str	r3, [r1, #0]
 80038c8:	e015      	b.n	80038f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038ca:	4b24      	ldr	r3, [pc, #144]	@ (800395c <HAL_RCC_OscConfig+0x244>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d0:	f7ff fafe 	bl	8002ed0 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d8:	f7ff fafa 	bl	8002ed0 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e187      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1f0      	bne.n	80038d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0308 	and.w	r3, r3, #8
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d036      	beq.n	8003970 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d016      	beq.n	8003938 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800390a:	4b15      	ldr	r3, [pc, #84]	@ (8003960 <HAL_RCC_OscConfig+0x248>)
 800390c:	2201      	movs	r2, #1
 800390e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003910:	f7ff fade 	bl	8002ed0 <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003918:	f7ff fada 	bl	8002ed0 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e167      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800392a:	4b0b      	ldr	r3, [pc, #44]	@ (8003958 <HAL_RCC_OscConfig+0x240>)
 800392c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d0f0      	beq.n	8003918 <HAL_RCC_OscConfig+0x200>
 8003936:	e01b      	b.n	8003970 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003938:	4b09      	ldr	r3, [pc, #36]	@ (8003960 <HAL_RCC_OscConfig+0x248>)
 800393a:	2200      	movs	r2, #0
 800393c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800393e:	f7ff fac7 	bl	8002ed0 <HAL_GetTick>
 8003942:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003944:	e00e      	b.n	8003964 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003946:	f7ff fac3 	bl	8002ed0 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d907      	bls.n	8003964 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e150      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
 8003958:	40023800 	.word	0x40023800
 800395c:	42470000 	.word	0x42470000
 8003960:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003964:	4b88      	ldr	r3, [pc, #544]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003966:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1ea      	bne.n	8003946 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 8097 	beq.w	8003aac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800397e:	2300      	movs	r3, #0
 8003980:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003982:	4b81      	ldr	r3, [pc, #516]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10f      	bne.n	80039ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800398e:	2300      	movs	r3, #0
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	4b7d      	ldr	r3, [pc, #500]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003996:	4a7c      	ldr	r2, [pc, #496]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800399c:	6413      	str	r3, [r2, #64]	@ 0x40
 800399e:	4b7a      	ldr	r3, [pc, #488]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	60bb      	str	r3, [r7, #8]
 80039a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039aa:	2301      	movs	r3, #1
 80039ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ae:	4b77      	ldr	r3, [pc, #476]	@ (8003b8c <HAL_RCC_OscConfig+0x474>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d118      	bne.n	80039ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039ba:	4b74      	ldr	r3, [pc, #464]	@ (8003b8c <HAL_RCC_OscConfig+0x474>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a73      	ldr	r2, [pc, #460]	@ (8003b8c <HAL_RCC_OscConfig+0x474>)
 80039c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c6:	f7ff fa83 	bl	8002ed0 <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ce:	f7ff fa7f 	bl	8002ed0 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e10c      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e0:	4b6a      	ldr	r3, [pc, #424]	@ (8003b8c <HAL_RCC_OscConfig+0x474>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f0      	beq.n	80039ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d106      	bne.n	8003a02 <HAL_RCC_OscConfig+0x2ea>
 80039f4:	4b64      	ldr	r3, [pc, #400]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 80039f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f8:	4a63      	ldr	r2, [pc, #396]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a00:	e01c      	b.n	8003a3c <HAL_RCC_OscConfig+0x324>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b05      	cmp	r3, #5
 8003a08:	d10c      	bne.n	8003a24 <HAL_RCC_OscConfig+0x30c>
 8003a0a:	4b5f      	ldr	r3, [pc, #380]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a0e:	4a5e      	ldr	r2, [pc, #376]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a10:	f043 0304 	orr.w	r3, r3, #4
 8003a14:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a16:	4b5c      	ldr	r3, [pc, #368]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a1a:	4a5b      	ldr	r2, [pc, #364]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a1c:	f043 0301 	orr.w	r3, r3, #1
 8003a20:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a22:	e00b      	b.n	8003a3c <HAL_RCC_OscConfig+0x324>
 8003a24:	4b58      	ldr	r3, [pc, #352]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a28:	4a57      	ldr	r2, [pc, #348]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a2a:	f023 0301 	bic.w	r3, r3, #1
 8003a2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a30:	4b55      	ldr	r3, [pc, #340]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a34:	4a54      	ldr	r2, [pc, #336]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a36:	f023 0304 	bic.w	r3, r3, #4
 8003a3a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d015      	beq.n	8003a70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a44:	f7ff fa44 	bl	8002ed0 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4a:	e00a      	b.n	8003a62 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4c:	f7ff fa40 	bl	8002ed0 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e0cb      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a62:	4b49      	ldr	r3, [pc, #292]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0ee      	beq.n	8003a4c <HAL_RCC_OscConfig+0x334>
 8003a6e:	e014      	b.n	8003a9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a70:	f7ff fa2e 	bl	8002ed0 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a76:	e00a      	b.n	8003a8e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a78:	f7ff fa2a 	bl	8002ed0 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e0b5      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a8e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1ee      	bne.n	8003a78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a9a:	7dfb      	ldrb	r3, [r7, #23]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d105      	bne.n	8003aac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa0:	4b39      	ldr	r3, [pc, #228]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa4:	4a38      	ldr	r2, [pc, #224]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003aa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aaa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 80a1 	beq.w	8003bf8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ab6:	4b34      	ldr	r3, [pc, #208]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b08      	cmp	r3, #8
 8003ac0:	d05c      	beq.n	8003b7c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d141      	bne.n	8003b4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aca:	4b31      	ldr	r3, [pc, #196]	@ (8003b90 <HAL_RCC_OscConfig+0x478>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad0:	f7ff f9fe 	bl	8002ed0 <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad8:	f7ff f9fa 	bl	8002ed0 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e087      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aea:	4b27      	ldr	r3, [pc, #156]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f0      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69da      	ldr	r2, [r3, #28]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	431a      	orrs	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b04:	019b      	lsls	r3, r3, #6
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0c:	085b      	lsrs	r3, r3, #1
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	041b      	lsls	r3, r3, #16
 8003b12:	431a      	orrs	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b18:	061b      	lsls	r3, r3, #24
 8003b1a:	491b      	ldr	r1, [pc, #108]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b20:	4b1b      	ldr	r3, [pc, #108]	@ (8003b90 <HAL_RCC_OscConfig+0x478>)
 8003b22:	2201      	movs	r2, #1
 8003b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b26:	f7ff f9d3 	bl	8002ed0 <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b2c:	e008      	b.n	8003b40 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2e:	f7ff f9cf 	bl	8002ed0 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e05c      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b40:	4b11      	ldr	r3, [pc, #68]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0f0      	beq.n	8003b2e <HAL_RCC_OscConfig+0x416>
 8003b4c:	e054      	b.n	8003bf8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4e:	4b10      	ldr	r3, [pc, #64]	@ (8003b90 <HAL_RCC_OscConfig+0x478>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b54:	f7ff f9bc 	bl	8002ed0 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5c:	f7ff f9b8 	bl	8002ed0 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e045      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6e:	4b06      	ldr	r3, [pc, #24]	@ (8003b88 <HAL_RCC_OscConfig+0x470>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1f0      	bne.n	8003b5c <HAL_RCC_OscConfig+0x444>
 8003b7a:	e03d      	b.n	8003bf8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d107      	bne.n	8003b94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e038      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
 8003b88:	40023800 	.word	0x40023800
 8003b8c:	40007000 	.word	0x40007000
 8003b90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b94:	4b1b      	ldr	r3, [pc, #108]	@ (8003c04 <HAL_RCC_OscConfig+0x4ec>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d028      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d121      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d11a      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d111      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bda:	085b      	lsrs	r3, r3, #1
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d107      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d001      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e000      	b.n	8003bfa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800

08003c08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e0cc      	b.n	8003db6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c1c:	4b68      	ldr	r3, [pc, #416]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d90c      	bls.n	8003c44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c2a:	4b65      	ldr	r3, [pc, #404]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c32:	4b63      	ldr	r3, [pc, #396]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0307 	and.w	r3, r3, #7
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0b8      	b.n	8003db6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d020      	beq.n	8003c92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d005      	beq.n	8003c68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c5c:	4b59      	ldr	r3, [pc, #356]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	4a58      	ldr	r2, [pc, #352]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0308 	and.w	r3, r3, #8
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d005      	beq.n	8003c80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c74:	4b53      	ldr	r3, [pc, #332]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	4a52      	ldr	r2, [pc, #328]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c80:	4b50      	ldr	r3, [pc, #320]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	494d      	ldr	r1, [pc, #308]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d044      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d107      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca6:	4b47      	ldr	r3, [pc, #284]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d119      	bne.n	8003ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e07f      	b.n	8003db6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d003      	beq.n	8003cc6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cc2:	2b03      	cmp	r3, #3
 8003cc4:	d107      	bne.n	8003cd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc6:	4b3f      	ldr	r3, [pc, #252]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d109      	bne.n	8003ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e06f      	b.n	8003db6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd6:	4b3b      	ldr	r3, [pc, #236]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e067      	b.n	8003db6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ce6:	4b37      	ldr	r3, [pc, #220]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f023 0203 	bic.w	r2, r3, #3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	4934      	ldr	r1, [pc, #208]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cf8:	f7ff f8ea 	bl	8002ed0 <HAL_GetTick>
 8003cfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfe:	e00a      	b.n	8003d16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d00:	f7ff f8e6 	bl	8002ed0 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e04f      	b.n	8003db6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d16:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 020c 	and.w	r2, r3, #12
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d1eb      	bne.n	8003d00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d28:	4b25      	ldr	r3, [pc, #148]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0307 	and.w	r3, r3, #7
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d20c      	bcs.n	8003d50 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d36:	4b22      	ldr	r3, [pc, #136]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	b2d2      	uxtb	r2, r2
 8003d3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3e:	4b20      	ldr	r3, [pc, #128]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0307 	and.w	r3, r3, #7
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d001      	beq.n	8003d50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e032      	b.n	8003db6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d008      	beq.n	8003d6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d5c:	4b19      	ldr	r3, [pc, #100]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	4916      	ldr	r1, [pc, #88]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0308 	and.w	r3, r3, #8
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d009      	beq.n	8003d8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d7a:	4b12      	ldr	r3, [pc, #72]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	00db      	lsls	r3, r3, #3
 8003d88:	490e      	ldr	r1, [pc, #56]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d8e:	f000 f821 	bl	8003dd4 <HAL_RCC_GetSysClockFreq>
 8003d92:	4602      	mov	r2, r0
 8003d94:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	091b      	lsrs	r3, r3, #4
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	490a      	ldr	r1, [pc, #40]	@ (8003dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003da0:	5ccb      	ldrb	r3, [r1, r3]
 8003da2:	fa22 f303 	lsr.w	r3, r2, r3
 8003da6:	4a09      	ldr	r2, [pc, #36]	@ (8003dcc <HAL_RCC_ClockConfig+0x1c4>)
 8003da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003daa:	4b09      	ldr	r3, [pc, #36]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1c8>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7ff f84a 	bl	8002e48 <HAL_InitTick>

  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	40023c00 	.word	0x40023c00
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	080068d4 	.word	0x080068d4
 8003dcc:	20000000 	.word	0x20000000
 8003dd0:	20000004 	.word	0x20000004

08003dd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dd8:	b094      	sub	sp, #80	@ 0x50
 8003dda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003de8:	2300      	movs	r3, #0
 8003dea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dec:	4b79      	ldr	r3, [pc, #484]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f003 030c 	and.w	r3, r3, #12
 8003df4:	2b08      	cmp	r3, #8
 8003df6:	d00d      	beq.n	8003e14 <HAL_RCC_GetSysClockFreq+0x40>
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	f200 80e1 	bhi.w	8003fc0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d002      	beq.n	8003e08 <HAL_RCC_GetSysClockFreq+0x34>
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d003      	beq.n	8003e0e <HAL_RCC_GetSysClockFreq+0x3a>
 8003e06:	e0db      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e08:	4b73      	ldr	r3, [pc, #460]	@ (8003fd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e0c:	e0db      	b.n	8003fc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e0e:	4b73      	ldr	r3, [pc, #460]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x208>)
 8003e10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e12:	e0d8      	b.n	8003fc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e14:	4b6f      	ldr	r3, [pc, #444]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e1c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e1e:	4b6d      	ldr	r3, [pc, #436]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d063      	beq.n	8003ef2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	099b      	lsrs	r3, r3, #6
 8003e30:	2200      	movs	r2, #0
 8003e32:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e34:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e3e:	2300      	movs	r3, #0
 8003e40:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e42:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e46:	4622      	mov	r2, r4
 8003e48:	462b      	mov	r3, r5
 8003e4a:	f04f 0000 	mov.w	r0, #0
 8003e4e:	f04f 0100 	mov.w	r1, #0
 8003e52:	0159      	lsls	r1, r3, #5
 8003e54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e58:	0150      	lsls	r0, r2, #5
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	4621      	mov	r1, r4
 8003e60:	1a51      	subs	r1, r2, r1
 8003e62:	6139      	str	r1, [r7, #16]
 8003e64:	4629      	mov	r1, r5
 8003e66:	eb63 0301 	sbc.w	r3, r3, r1
 8003e6a:	617b      	str	r3, [r7, #20]
 8003e6c:	f04f 0200 	mov.w	r2, #0
 8003e70:	f04f 0300 	mov.w	r3, #0
 8003e74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e78:	4659      	mov	r1, fp
 8003e7a:	018b      	lsls	r3, r1, #6
 8003e7c:	4651      	mov	r1, sl
 8003e7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e82:	4651      	mov	r1, sl
 8003e84:	018a      	lsls	r2, r1, #6
 8003e86:	4651      	mov	r1, sl
 8003e88:	ebb2 0801 	subs.w	r8, r2, r1
 8003e8c:	4659      	mov	r1, fp
 8003e8e:	eb63 0901 	sbc.w	r9, r3, r1
 8003e92:	f04f 0200 	mov.w	r2, #0
 8003e96:	f04f 0300 	mov.w	r3, #0
 8003e9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ea2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ea6:	4690      	mov	r8, r2
 8003ea8:	4699      	mov	r9, r3
 8003eaa:	4623      	mov	r3, r4
 8003eac:	eb18 0303 	adds.w	r3, r8, r3
 8003eb0:	60bb      	str	r3, [r7, #8]
 8003eb2:	462b      	mov	r3, r5
 8003eb4:	eb49 0303 	adc.w	r3, r9, r3
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	f04f 0200 	mov.w	r2, #0
 8003ebe:	f04f 0300 	mov.w	r3, #0
 8003ec2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ec6:	4629      	mov	r1, r5
 8003ec8:	024b      	lsls	r3, r1, #9
 8003eca:	4621      	mov	r1, r4
 8003ecc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ed0:	4621      	mov	r1, r4
 8003ed2:	024a      	lsls	r2, r1, #9
 8003ed4:	4610      	mov	r0, r2
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003eda:	2200      	movs	r2, #0
 8003edc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ede:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ee0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ee4:	f7fc fe3e 	bl	8000b64 <__aeabi_uldivmod>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	460b      	mov	r3, r1
 8003eec:	4613      	mov	r3, r2
 8003eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ef0:	e058      	b.n	8003fa4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ef2:	4b38      	ldr	r3, [pc, #224]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	099b      	lsrs	r3, r3, #6
 8003ef8:	2200      	movs	r2, #0
 8003efa:	4618      	mov	r0, r3
 8003efc:	4611      	mov	r1, r2
 8003efe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f02:	623b      	str	r3, [r7, #32]
 8003f04:	2300      	movs	r3, #0
 8003f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f08:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f0c:	4642      	mov	r2, r8
 8003f0e:	464b      	mov	r3, r9
 8003f10:	f04f 0000 	mov.w	r0, #0
 8003f14:	f04f 0100 	mov.w	r1, #0
 8003f18:	0159      	lsls	r1, r3, #5
 8003f1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f1e:	0150      	lsls	r0, r2, #5
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4641      	mov	r1, r8
 8003f26:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f2a:	4649      	mov	r1, r9
 8003f2c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f30:	f04f 0200 	mov.w	r2, #0
 8003f34:	f04f 0300 	mov.w	r3, #0
 8003f38:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f3c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f40:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f44:	ebb2 040a 	subs.w	r4, r2, sl
 8003f48:	eb63 050b 	sbc.w	r5, r3, fp
 8003f4c:	f04f 0200 	mov.w	r2, #0
 8003f50:	f04f 0300 	mov.w	r3, #0
 8003f54:	00eb      	lsls	r3, r5, #3
 8003f56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f5a:	00e2      	lsls	r2, r4, #3
 8003f5c:	4614      	mov	r4, r2
 8003f5e:	461d      	mov	r5, r3
 8003f60:	4643      	mov	r3, r8
 8003f62:	18e3      	adds	r3, r4, r3
 8003f64:	603b      	str	r3, [r7, #0]
 8003f66:	464b      	mov	r3, r9
 8003f68:	eb45 0303 	adc.w	r3, r5, r3
 8003f6c:	607b      	str	r3, [r7, #4]
 8003f6e:	f04f 0200 	mov.w	r2, #0
 8003f72:	f04f 0300 	mov.w	r3, #0
 8003f76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f7a:	4629      	mov	r1, r5
 8003f7c:	028b      	lsls	r3, r1, #10
 8003f7e:	4621      	mov	r1, r4
 8003f80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f84:	4621      	mov	r1, r4
 8003f86:	028a      	lsls	r2, r1, #10
 8003f88:	4610      	mov	r0, r2
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f8e:	2200      	movs	r2, #0
 8003f90:	61bb      	str	r3, [r7, #24]
 8003f92:	61fa      	str	r2, [r7, #28]
 8003f94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f98:	f7fc fde4 	bl	8000b64 <__aeabi_uldivmod>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	0c1b      	lsrs	r3, r3, #16
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	3301      	adds	r3, #1
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003fb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fbe:	e002      	b.n	8003fc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fc0:	4b05      	ldr	r3, [pc, #20]	@ (8003fd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fc2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3750      	adds	r7, #80	@ 0x50
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fd2:	bf00      	nop
 8003fd4:	40023800 	.word	0x40023800
 8003fd8:	00f42400 	.word	0x00f42400
 8003fdc:	007a1200 	.word	0x007a1200

08003fe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fe4:	4b03      	ldr	r3, [pc, #12]	@ (8003ff4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	20000000 	.word	0x20000000

08003ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ffc:	f7ff fff0 	bl	8003fe0 <HAL_RCC_GetHCLKFreq>
 8004000:	4602      	mov	r2, r0
 8004002:	4b05      	ldr	r3, [pc, #20]	@ (8004018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	0a9b      	lsrs	r3, r3, #10
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	4903      	ldr	r1, [pc, #12]	@ (800401c <HAL_RCC_GetPCLK1Freq+0x24>)
 800400e:	5ccb      	ldrb	r3, [r1, r3]
 8004010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004014:	4618      	mov	r0, r3
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40023800 	.word	0x40023800
 800401c:	080068e4 	.word	0x080068e4

08004020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004024:	f7ff ffdc 	bl	8003fe0 <HAL_RCC_GetHCLKFreq>
 8004028:	4602      	mov	r2, r0
 800402a:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	0b5b      	lsrs	r3, r3, #13
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	4903      	ldr	r1, [pc, #12]	@ (8004044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004036:	5ccb      	ldrb	r3, [r1, r3]
 8004038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800403c:	4618      	mov	r0, r3
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40023800 	.word	0x40023800
 8004044:	080068e4 	.word	0x080068e4

08004048 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e041      	b.n	80040de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fd fb00 	bl	8001674 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	3304      	adds	r3, #4
 8004084:	4619      	mov	r1, r3
 8004086:	4610      	mov	r0, r2
 8004088:	f000 fd66 	bl	8004b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d001      	beq.n	8004100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e044      	b.n	800418a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68da      	ldr	r2, [r3, #12]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a1e      	ldr	r2, [pc, #120]	@ (8004198 <HAL_TIM_Base_Start_IT+0xb0>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d018      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800412a:	d013      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a1a      	ldr	r2, [pc, #104]	@ (800419c <HAL_TIM_Base_Start_IT+0xb4>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00e      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a19      	ldr	r2, [pc, #100]	@ (80041a0 <HAL_TIM_Base_Start_IT+0xb8>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d009      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a17      	ldr	r2, [pc, #92]	@ (80041a4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d004      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a16      	ldr	r2, [pc, #88]	@ (80041a8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d111      	bne.n	8004178 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b06      	cmp	r3, #6
 8004164:	d010      	beq.n	8004188 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f042 0201 	orr.w	r2, r2, #1
 8004174:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004176:	e007      	b.n	8004188 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 0201 	orr.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	40010000 	.word	0x40010000
 800419c:	40000400 	.word	0x40000400
 80041a0:	40000800 	.word	0x40000800
 80041a4:	40000c00 	.word	0x40000c00
 80041a8:	40014000 	.word	0x40014000

080041ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e041      	b.n	8004242 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7fd fb10 	bl	80017f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3304      	adds	r3, #4
 80041e8:	4619      	mov	r1, r3
 80041ea:	4610      	mov	r0, r2
 80041ec:	f000 fcb4 	bl	8004b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
	...

0800424c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d109      	bne.n	8004270 <HAL_TIM_PWM_Start+0x24>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b01      	cmp	r3, #1
 8004266:	bf14      	ite	ne
 8004268:	2301      	movne	r3, #1
 800426a:	2300      	moveq	r3, #0
 800426c:	b2db      	uxtb	r3, r3
 800426e:	e022      	b.n	80042b6 <HAL_TIM_PWM_Start+0x6a>
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	2b04      	cmp	r3, #4
 8004274:	d109      	bne.n	800428a <HAL_TIM_PWM_Start+0x3e>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b01      	cmp	r3, #1
 8004280:	bf14      	ite	ne
 8004282:	2301      	movne	r3, #1
 8004284:	2300      	moveq	r3, #0
 8004286:	b2db      	uxtb	r3, r3
 8004288:	e015      	b.n	80042b6 <HAL_TIM_PWM_Start+0x6a>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	2b08      	cmp	r3, #8
 800428e:	d109      	bne.n	80042a4 <HAL_TIM_PWM_Start+0x58>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b01      	cmp	r3, #1
 800429a:	bf14      	ite	ne
 800429c:	2301      	movne	r3, #1
 800429e:	2300      	moveq	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	e008      	b.n	80042b6 <HAL_TIM_PWM_Start+0x6a>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	bf14      	ite	ne
 80042b0:	2301      	movne	r3, #1
 80042b2:	2300      	moveq	r3, #0
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e068      	b.n	8004390 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d104      	bne.n	80042ce <HAL_TIM_PWM_Start+0x82>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2202      	movs	r2, #2
 80042c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042cc:	e013      	b.n	80042f6 <HAL_TIM_PWM_Start+0xaa>
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b04      	cmp	r3, #4
 80042d2:	d104      	bne.n	80042de <HAL_TIM_PWM_Start+0x92>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042dc:	e00b      	b.n	80042f6 <HAL_TIM_PWM_Start+0xaa>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b08      	cmp	r3, #8
 80042e2:	d104      	bne.n	80042ee <HAL_TIM_PWM_Start+0xa2>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042ec:	e003      	b.n	80042f6 <HAL_TIM_PWM_Start+0xaa>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2202      	movs	r2, #2
 80042f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2201      	movs	r2, #1
 80042fc:	6839      	ldr	r1, [r7, #0]
 80042fe:	4618      	mov	r0, r3
 8004300:	f000 fed6 	bl	80050b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a23      	ldr	r2, [pc, #140]	@ (8004398 <HAL_TIM_PWM_Start+0x14c>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d107      	bne.n	800431e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800431c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a1d      	ldr	r2, [pc, #116]	@ (8004398 <HAL_TIM_PWM_Start+0x14c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d018      	beq.n	800435a <HAL_TIM_PWM_Start+0x10e>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004330:	d013      	beq.n	800435a <HAL_TIM_PWM_Start+0x10e>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a19      	ldr	r2, [pc, #100]	@ (800439c <HAL_TIM_PWM_Start+0x150>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d00e      	beq.n	800435a <HAL_TIM_PWM_Start+0x10e>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a17      	ldr	r2, [pc, #92]	@ (80043a0 <HAL_TIM_PWM_Start+0x154>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d009      	beq.n	800435a <HAL_TIM_PWM_Start+0x10e>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a16      	ldr	r2, [pc, #88]	@ (80043a4 <HAL_TIM_PWM_Start+0x158>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d004      	beq.n	800435a <HAL_TIM_PWM_Start+0x10e>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a14      	ldr	r2, [pc, #80]	@ (80043a8 <HAL_TIM_PWM_Start+0x15c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d111      	bne.n	800437e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f003 0307 	and.w	r3, r3, #7
 8004364:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2b06      	cmp	r3, #6
 800436a:	d010      	beq.n	800438e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 0201 	orr.w	r2, r2, #1
 800437a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800437c:	e007      	b.n	800438e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f042 0201 	orr.w	r2, r2, #1
 800438c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3710      	adds	r7, #16
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40010000 	.word	0x40010000
 800439c:	40000400 	.word	0x40000400
 80043a0:	40000800 	.word	0x40000800
 80043a4:	40000c00 	.word	0x40000c00
 80043a8:	40014000 	.word	0x40014000

080043ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b086      	sub	sp, #24
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e097      	b.n	80044f0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d106      	bne.n	80043da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7fd f975 	bl	80016c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2202      	movs	r2, #2
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	6812      	ldr	r2, [r2, #0]
 80043ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043f0:	f023 0307 	bic.w	r3, r3, #7
 80043f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	3304      	adds	r3, #4
 80043fe:	4619      	mov	r1, r3
 8004400:	4610      	mov	r0, r2
 8004402:	f000 fba9 	bl	8004b58 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	4313      	orrs	r3, r2
 8004426:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800442e:	f023 0303 	bic.w	r3, r3, #3
 8004432:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	021b      	lsls	r3, r3, #8
 800443e:	4313      	orrs	r3, r2
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	4313      	orrs	r3, r2
 8004444:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800444c:	f023 030c 	bic.w	r3, r3, #12
 8004450:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004458:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800445c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	68da      	ldr	r2, [r3, #12]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	021b      	lsls	r3, r3, #8
 8004468:	4313      	orrs	r3, r2
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	4313      	orrs	r3, r2
 800446e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	011a      	lsls	r2, r3, #4
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	031b      	lsls	r3, r3, #12
 800447c:	4313      	orrs	r3, r2
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	4313      	orrs	r3, r2
 8004482:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800448a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004492:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	011b      	lsls	r3, r3, #4
 800449e:	4313      	orrs	r3, r2
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2201      	movs	r2, #1
 80044d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2201      	movs	r2, #1
 80044da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3718      	adds	r7, #24
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004508:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004510:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004518:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004520:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d110      	bne.n	800454a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d102      	bne.n	8004534 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800452e:	7b7b      	ldrb	r3, [r7, #13]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d001      	beq.n	8004538 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e069      	b.n	800460c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004548:	e031      	b.n	80045ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b04      	cmp	r3, #4
 800454e:	d110      	bne.n	8004572 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004550:	7bbb      	ldrb	r3, [r7, #14]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d102      	bne.n	800455c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004556:	7b3b      	ldrb	r3, [r7, #12]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d001      	beq.n	8004560 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e055      	b.n	800460c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2202      	movs	r2, #2
 8004564:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2202      	movs	r2, #2
 800456c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004570:	e01d      	b.n	80045ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004572:	7bfb      	ldrb	r3, [r7, #15]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d108      	bne.n	800458a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004578:	7bbb      	ldrb	r3, [r7, #14]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d105      	bne.n	800458a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800457e:	7b7b      	ldrb	r3, [r7, #13]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d102      	bne.n	800458a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004584:	7b3b      	ldrb	r3, [r7, #12]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d001      	beq.n	800458e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e03e      	b.n	800460c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2202      	movs	r2, #2
 8004592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2202      	movs	r2, #2
 800459a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2202      	movs	r2, #2
 80045a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2202      	movs	r2, #2
 80045aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d003      	beq.n	80045bc <HAL_TIM_Encoder_Start+0xc4>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	2b04      	cmp	r3, #4
 80045b8:	d008      	beq.n	80045cc <HAL_TIM_Encoder_Start+0xd4>
 80045ba:	e00f      	b.n	80045dc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2201      	movs	r2, #1
 80045c2:	2100      	movs	r1, #0
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 fd73 	bl	80050b0 <TIM_CCxChannelCmd>
      break;
 80045ca:	e016      	b.n	80045fa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2201      	movs	r2, #1
 80045d2:	2104      	movs	r1, #4
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 fd6b 	bl	80050b0 <TIM_CCxChannelCmd>
      break;
 80045da:	e00e      	b.n	80045fa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2201      	movs	r2, #1
 80045e2:	2100      	movs	r1, #0
 80045e4:	4618      	mov	r0, r3
 80045e6:	f000 fd63 	bl	80050b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2201      	movs	r2, #1
 80045f0:	2104      	movs	r1, #4
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 fd5c 	bl	80050b0 <TIM_CCxChannelCmd>
      break;
 80045f8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f042 0201 	orr.w	r2, r2, #1
 8004608:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d020      	beq.n	8004678 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01b      	beq.n	8004678 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f06f 0202 	mvn.w	r2, #2
 8004648:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	f003 0303 	and.w	r3, r3, #3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d003      	beq.n	8004666 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fa5b 	bl	8004b1a <HAL_TIM_IC_CaptureCallback>
 8004664:	e005      	b.n	8004672 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 fa4d 	bl	8004b06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 fa5e 	bl	8004b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	2b00      	cmp	r3, #0
 8004680:	d020      	beq.n	80046c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f003 0304 	and.w	r3, r3, #4
 8004688:	2b00      	cmp	r3, #0
 800468a:	d01b      	beq.n	80046c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0204 	mvn.w	r2, #4
 8004694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2202      	movs	r2, #2
 800469a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 fa35 	bl	8004b1a <HAL_TIM_IC_CaptureCallback>
 80046b0:	e005      	b.n	80046be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 fa27 	bl	8004b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 fa38 	bl	8004b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d020      	beq.n	8004710 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d01b      	beq.n	8004710 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f06f 0208 	mvn.w	r2, #8
 80046e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2204      	movs	r2, #4
 80046e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	f003 0303 	and.w	r3, r3, #3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 fa0f 	bl	8004b1a <HAL_TIM_IC_CaptureCallback>
 80046fc:	e005      	b.n	800470a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 fa01 	bl	8004b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 fa12 	bl	8004b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	f003 0310 	and.w	r3, r3, #16
 8004716:	2b00      	cmp	r3, #0
 8004718:	d020      	beq.n	800475c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01b      	beq.n	800475c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f06f 0210 	mvn.w	r2, #16
 800472c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2208      	movs	r2, #8
 8004732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f9e9 	bl	8004b1a <HAL_TIM_IC_CaptureCallback>
 8004748:	e005      	b.n	8004756 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 f9db 	bl	8004b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 f9ec 	bl	8004b2e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00c      	beq.n	8004780 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d007      	beq.n	8004780 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f06f 0201 	mvn.w	r2, #1
 8004778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7fd f8d6 	bl	800192c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00c      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800479c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 fd24 	bl	80051ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00c      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d007      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f9bd 	bl	8004b42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f003 0320 	and.w	r3, r3, #32
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00c      	beq.n	80047ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d007      	beq.n	80047ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f06f 0220 	mvn.w	r2, #32
 80047e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fcf6 	bl	80051d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047ec:	bf00      	nop
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004800:	2300      	movs	r3, #0
 8004802:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800480a:	2b01      	cmp	r3, #1
 800480c:	d101      	bne.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800480e:	2302      	movs	r3, #2
 8004810:	e0ae      	b.n	8004970 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b0c      	cmp	r3, #12
 800481e:	f200 809f 	bhi.w	8004960 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004822:	a201      	add	r2, pc, #4	@ (adr r2, 8004828 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004828:	0800485d 	.word	0x0800485d
 800482c:	08004961 	.word	0x08004961
 8004830:	08004961 	.word	0x08004961
 8004834:	08004961 	.word	0x08004961
 8004838:	0800489d 	.word	0x0800489d
 800483c:	08004961 	.word	0x08004961
 8004840:	08004961 	.word	0x08004961
 8004844:	08004961 	.word	0x08004961
 8004848:	080048df 	.word	0x080048df
 800484c:	08004961 	.word	0x08004961
 8004850:	08004961 	.word	0x08004961
 8004854:	08004961 	.word	0x08004961
 8004858:	0800491f 	.word	0x0800491f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68b9      	ldr	r1, [r7, #8]
 8004862:	4618      	mov	r0, r3
 8004864:	f000 f9fe 	bl	8004c64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699a      	ldr	r2, [r3, #24]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 0208 	orr.w	r2, r2, #8
 8004876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	699a      	ldr	r2, [r3, #24]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0204 	bic.w	r2, r2, #4
 8004886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6999      	ldr	r1, [r3, #24]
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	619a      	str	r2, [r3, #24]
      break;
 800489a:	e064      	b.n	8004966 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68b9      	ldr	r1, [r7, #8]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 fa44 	bl	8004d30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	699a      	ldr	r2, [r3, #24]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	699a      	ldr	r2, [r3, #24]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	6999      	ldr	r1, [r3, #24]
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	021a      	lsls	r2, r3, #8
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	619a      	str	r2, [r3, #24]
      break;
 80048dc:	e043      	b.n	8004966 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68b9      	ldr	r1, [r7, #8]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f000 fa8f 	bl	8004e08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	69da      	ldr	r2, [r3, #28]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f042 0208 	orr.w	r2, r2, #8
 80048f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	69da      	ldr	r2, [r3, #28]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0204 	bic.w	r2, r2, #4
 8004908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	69d9      	ldr	r1, [r3, #28]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	691a      	ldr	r2, [r3, #16]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	430a      	orrs	r2, r1
 800491a:	61da      	str	r2, [r3, #28]
      break;
 800491c:	e023      	b.n	8004966 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68b9      	ldr	r1, [r7, #8]
 8004924:	4618      	mov	r0, r3
 8004926:	f000 fad9 	bl	8004edc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	69da      	ldr	r2, [r3, #28]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004938:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	69da      	ldr	r2, [r3, #28]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004948:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	69d9      	ldr	r1, [r3, #28]
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	021a      	lsls	r2, r3, #8
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	61da      	str	r2, [r3, #28]
      break;
 800495e:	e002      	b.n	8004966 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	75fb      	strb	r3, [r7, #23]
      break;
 8004964:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800496e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004970:	4618      	mov	r0, r3
 8004972:	3718      	adds	r7, #24
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004982:	2300      	movs	r3, #0
 8004984:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800498c:	2b01      	cmp	r3, #1
 800498e:	d101      	bne.n	8004994 <HAL_TIM_ConfigClockSource+0x1c>
 8004990:	2302      	movs	r3, #2
 8004992:	e0b4      	b.n	8004afe <HAL_TIM_ConfigClockSource+0x186>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80049b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049cc:	d03e      	beq.n	8004a4c <HAL_TIM_ConfigClockSource+0xd4>
 80049ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049d2:	f200 8087 	bhi.w	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80049d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049da:	f000 8086 	beq.w	8004aea <HAL_TIM_ConfigClockSource+0x172>
 80049de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049e2:	d87f      	bhi.n	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80049e4:	2b70      	cmp	r3, #112	@ 0x70
 80049e6:	d01a      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0xa6>
 80049e8:	2b70      	cmp	r3, #112	@ 0x70
 80049ea:	d87b      	bhi.n	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80049ec:	2b60      	cmp	r3, #96	@ 0x60
 80049ee:	d050      	beq.n	8004a92 <HAL_TIM_ConfigClockSource+0x11a>
 80049f0:	2b60      	cmp	r3, #96	@ 0x60
 80049f2:	d877      	bhi.n	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80049f4:	2b50      	cmp	r3, #80	@ 0x50
 80049f6:	d03c      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0xfa>
 80049f8:	2b50      	cmp	r3, #80	@ 0x50
 80049fa:	d873      	bhi.n	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80049fc:	2b40      	cmp	r3, #64	@ 0x40
 80049fe:	d058      	beq.n	8004ab2 <HAL_TIM_ConfigClockSource+0x13a>
 8004a00:	2b40      	cmp	r3, #64	@ 0x40
 8004a02:	d86f      	bhi.n	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8004a04:	2b30      	cmp	r3, #48	@ 0x30
 8004a06:	d064      	beq.n	8004ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a08:	2b30      	cmp	r3, #48	@ 0x30
 8004a0a:	d86b      	bhi.n	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8004a0c:	2b20      	cmp	r3, #32
 8004a0e:	d060      	beq.n	8004ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a10:	2b20      	cmp	r3, #32
 8004a12:	d867      	bhi.n	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d05c      	beq.n	8004ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a18:	2b10      	cmp	r3, #16
 8004a1a:	d05a      	beq.n	8004ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8004a1c:	e062      	b.n	8004ae4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a2e:	f000 fb1f 	bl	8005070 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	609a      	str	r2, [r3, #8]
      break;
 8004a4a:	e04f      	b.n	8004aec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a5c:	f000 fb08 	bl	8005070 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	689a      	ldr	r2, [r3, #8]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a6e:	609a      	str	r2, [r3, #8]
      break;
 8004a70:	e03c      	b.n	8004aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a7e:	461a      	mov	r2, r3
 8004a80:	f000 fa7c 	bl	8004f7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2150      	movs	r1, #80	@ 0x50
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fad5 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004a90:	e02c      	b.n	8004aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	f000 fa9b 	bl	8004fda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2160      	movs	r1, #96	@ 0x60
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f000 fac5 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004ab0:	e01c      	b.n	8004aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004abe:	461a      	mov	r2, r3
 8004ac0:	f000 fa5c 	bl	8004f7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2140      	movs	r1, #64	@ 0x40
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 fab5 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004ad0:	e00c      	b.n	8004aec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4619      	mov	r1, r3
 8004adc:	4610      	mov	r0, r2
 8004ade:	f000 faac 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004ae2:	e003      	b.n	8004aec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae8:	e000      	b.n	8004aec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004aea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3710      	adds	r7, #16
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}

08004b06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr

08004b1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	b083      	sub	sp, #12
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b22:	bf00      	nop
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b083      	sub	sp, #12
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b36:	bf00      	nop
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
	...

08004b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a37      	ldr	r2, [pc, #220]	@ (8004c48 <TIM_Base_SetConfig+0xf0>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d00f      	beq.n	8004b90 <TIM_Base_SetConfig+0x38>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b76:	d00b      	beq.n	8004b90 <TIM_Base_SetConfig+0x38>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a34      	ldr	r2, [pc, #208]	@ (8004c4c <TIM_Base_SetConfig+0xf4>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d007      	beq.n	8004b90 <TIM_Base_SetConfig+0x38>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a33      	ldr	r2, [pc, #204]	@ (8004c50 <TIM_Base_SetConfig+0xf8>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d003      	beq.n	8004b90 <TIM_Base_SetConfig+0x38>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a32      	ldr	r2, [pc, #200]	@ (8004c54 <TIM_Base_SetConfig+0xfc>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d108      	bne.n	8004ba2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a28      	ldr	r2, [pc, #160]	@ (8004c48 <TIM_Base_SetConfig+0xf0>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d01b      	beq.n	8004be2 <TIM_Base_SetConfig+0x8a>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb0:	d017      	beq.n	8004be2 <TIM_Base_SetConfig+0x8a>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a25      	ldr	r2, [pc, #148]	@ (8004c4c <TIM_Base_SetConfig+0xf4>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d013      	beq.n	8004be2 <TIM_Base_SetConfig+0x8a>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a24      	ldr	r2, [pc, #144]	@ (8004c50 <TIM_Base_SetConfig+0xf8>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d00f      	beq.n	8004be2 <TIM_Base_SetConfig+0x8a>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a23      	ldr	r2, [pc, #140]	@ (8004c54 <TIM_Base_SetConfig+0xfc>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d00b      	beq.n	8004be2 <TIM_Base_SetConfig+0x8a>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a22      	ldr	r2, [pc, #136]	@ (8004c58 <TIM_Base_SetConfig+0x100>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d007      	beq.n	8004be2 <TIM_Base_SetConfig+0x8a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a21      	ldr	r2, [pc, #132]	@ (8004c5c <TIM_Base_SetConfig+0x104>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d003      	beq.n	8004be2 <TIM_Base_SetConfig+0x8a>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a20      	ldr	r2, [pc, #128]	@ (8004c60 <TIM_Base_SetConfig+0x108>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d108      	bne.n	8004bf4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	689a      	ldr	r2, [r3, #8]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a0c      	ldr	r2, [pc, #48]	@ (8004c48 <TIM_Base_SetConfig+0xf0>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d103      	bne.n	8004c22 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	691a      	ldr	r2, [r3, #16]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f043 0204 	orr.w	r2, r3, #4
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	601a      	str	r2, [r3, #0]
}
 8004c3a:	bf00      	nop
 8004c3c:	3714      	adds	r7, #20
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	40010000 	.word	0x40010000
 8004c4c:	40000400 	.word	0x40000400
 8004c50:	40000800 	.word	0x40000800
 8004c54:	40000c00 	.word	0x40000c00
 8004c58:	40014000 	.word	0x40014000
 8004c5c:	40014400 	.word	0x40014400
 8004c60:	40014800 	.word	0x40014800

08004c64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b087      	sub	sp, #28
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	f023 0201 	bic.w	r2, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f023 0303 	bic.w	r3, r3, #3
 8004c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f023 0302 	bic.w	r3, r3, #2
 8004cac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a1c      	ldr	r2, [pc, #112]	@ (8004d2c <TIM_OC1_SetConfig+0xc8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d10c      	bne.n	8004cda <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	f023 0308 	bic.w	r3, r3, #8
 8004cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f023 0304 	bic.w	r3, r3, #4
 8004cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a13      	ldr	r2, [pc, #76]	@ (8004d2c <TIM_OC1_SetConfig+0xc8>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d111      	bne.n	8004d06 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	621a      	str	r2, [r3, #32]
}
 8004d20:	bf00      	nop
 8004d22:	371c      	adds	r7, #28
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	40010000 	.word	0x40010000

08004d30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	f023 0210 	bic.w	r2, r3, #16
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	699b      	ldr	r3, [r3, #24]
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	021b      	lsls	r3, r3, #8
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	f023 0320 	bic.w	r3, r3, #32
 8004d7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a1e      	ldr	r2, [pc, #120]	@ (8004e04 <TIM_OC2_SetConfig+0xd4>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d10d      	bne.n	8004dac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004daa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a15      	ldr	r2, [pc, #84]	@ (8004e04 <TIM_OC2_SetConfig+0xd4>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d113      	bne.n	8004ddc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004dba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	621a      	str	r2, [r3, #32]
}
 8004df6:	bf00      	nop
 8004df8:	371c      	adds	r7, #28
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	40010000 	.word	0x40010000

08004e08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a1b      	ldr	r3, [r3, #32]
 8004e1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0303 	bic.w	r3, r3, #3
 8004e3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	021b      	lsls	r3, r3, #8
 8004e58:	697a      	ldr	r2, [r7, #20]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a1d      	ldr	r2, [pc, #116]	@ (8004ed8 <TIM_OC3_SetConfig+0xd0>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d10d      	bne.n	8004e82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	021b      	lsls	r3, r3, #8
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a14      	ldr	r2, [pc, #80]	@ (8004ed8 <TIM_OC3_SetConfig+0xd0>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d113      	bne.n	8004eb2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	011b      	lsls	r3, r3, #4
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	621a      	str	r2, [r3, #32]
}
 8004ecc:	bf00      	nop
 8004ece:	371c      	adds	r7, #28
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr
 8004ed8:	40010000 	.word	0x40010000

08004edc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	69db      	ldr	r3, [r3, #28]
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	021b      	lsls	r3, r3, #8
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	031b      	lsls	r3, r3, #12
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a10      	ldr	r2, [pc, #64]	@ (8004f78 <TIM_OC4_SetConfig+0x9c>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d109      	bne.n	8004f50 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	019b      	lsls	r3, r3, #6
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685a      	ldr	r2, [r3, #4]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	621a      	str	r2, [r3, #32]
}
 8004f6a:	bf00      	nop
 8004f6c:	371c      	adds	r7, #28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	40010000 	.word	0x40010000

08004f7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b087      	sub	sp, #28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	f023 0201 	bic.w	r2, r3, #1
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	699b      	ldr	r3, [r3, #24]
 8004f9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	011b      	lsls	r3, r3, #4
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f023 030a 	bic.w	r3, r3, #10
 8004fb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	693a      	ldr	r2, [r7, #16]
 8004fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	621a      	str	r2, [r3, #32]
}
 8004fce:	bf00      	nop
 8004fd0:	371c      	adds	r7, #28
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b087      	sub	sp, #28
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	60f8      	str	r0, [r7, #12]
 8004fe2:	60b9      	str	r1, [r7, #8]
 8004fe4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	f023 0210 	bic.w	r2, r3, #16
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005004:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	031b      	lsls	r3, r3, #12
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	4313      	orrs	r3, r2
 800500e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005016:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	011b      	lsls	r3, r3, #4
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	4313      	orrs	r3, r2
 8005020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	621a      	str	r2, [r3, #32]
}
 800502e:	bf00      	nop
 8005030:	371c      	adds	r7, #28
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800503a:	b480      	push	{r7}
 800503c:	b085      	sub	sp, #20
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
 8005042:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005050:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4313      	orrs	r3, r2
 8005058:	f043 0307 	orr.w	r3, r3, #7
 800505c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	609a      	str	r2, [r3, #8]
}
 8005064:	bf00      	nop
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
 800507c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800508a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	021a      	lsls	r2, r3, #8
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	431a      	orrs	r2, r3
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	4313      	orrs	r3, r2
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	4313      	orrs	r3, r2
 800509c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	609a      	str	r2, [r3, #8]
}
 80050a4:	bf00      	nop
 80050a6:	371c      	adds	r7, #28
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b087      	sub	sp, #28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f003 031f 	and.w	r3, r3, #31
 80050c2:	2201      	movs	r2, #1
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6a1a      	ldr	r2, [r3, #32]
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	43db      	mvns	r3, r3
 80050d2:	401a      	ands	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a1a      	ldr	r2, [r3, #32]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f003 031f 	and.w	r3, r3, #31
 80050e2:	6879      	ldr	r1, [r7, #4]
 80050e4:	fa01 f303 	lsl.w	r3, r1, r3
 80050e8:	431a      	orrs	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	621a      	str	r2, [r3, #32]
}
 80050ee:	bf00      	nop
 80050f0:	371c      	adds	r7, #28
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
	...

080050fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800510c:	2b01      	cmp	r3, #1
 800510e:	d101      	bne.n	8005114 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005110:	2302      	movs	r3, #2
 8005112:	e050      	b.n	80051b6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800513a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a1c      	ldr	r2, [pc, #112]	@ (80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d018      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005160:	d013      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a18      	ldr	r2, [pc, #96]	@ (80051c8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d00e      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a16      	ldr	r2, [pc, #88]	@ (80051cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d009      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a15      	ldr	r2, [pc, #84]	@ (80051d0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d004      	beq.n	800518a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a13      	ldr	r2, [pc, #76]	@ (80051d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d10c      	bne.n	80051a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005190:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	4313      	orrs	r3, r2
 800519a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40010000 	.word	0x40010000
 80051c8:	40000400 	.word	0x40000400
 80051cc:	40000800 	.word	0x40000800
 80051d0:	40000c00 	.word	0x40000c00
 80051d4:	40014000 	.word	0x40014000

080051d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d101      	bne.n	8005212 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e04a      	b.n	80052a8 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d106      	bne.n	800522c <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7fc fbd8 	bl	80019dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2224      	movs	r2, #36	@ 0x24
 8005230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68da      	ldr	r2, [r3, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005242:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f97b 	bl	8005540 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	691a      	ldr	r2, [r3, #16]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005258:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	695a      	ldr	r2, [r3, #20]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8005268:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	695a      	ldr	r2, [r3, #20]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f042 0208 	orr.w	r2, r2, #8
 8005278:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68da      	ldr	r2, [r3, #12]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005288:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2220      	movs	r2, #32
 8005294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2220      	movs	r2, #32
 800529c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3708      	adds	r7, #8
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b08a      	sub	sp, #40	@ 0x28
 80052b4:	af02      	add	r7, sp, #8
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	603b      	str	r3, [r7, #0]
 80052bc:	4613      	mov	r3, r2
 80052be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b20      	cmp	r3, #32
 80052ce:	d175      	bne.n	80053bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d002      	beq.n	80052dc <HAL_UART_Transmit+0x2c>
 80052d6:	88fb      	ldrh	r3, [r7, #6]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e06e      	b.n	80053be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2221      	movs	r2, #33	@ 0x21
 80052ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ee:	f7fd fdef 	bl	8002ed0 <HAL_GetTick>
 80052f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	88fa      	ldrh	r2, [r7, #6]
 80052f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	88fa      	ldrh	r2, [r7, #6]
 80052fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005308:	d108      	bne.n	800531c <HAL_UART_Transmit+0x6c>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d104      	bne.n	800531c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005312:	2300      	movs	r3, #0
 8005314:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	61bb      	str	r3, [r7, #24]
 800531a:	e003      	b.n	8005324 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005320:	2300      	movs	r3, #0
 8005322:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005324:	e02e      	b.n	8005384 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	9300      	str	r3, [sp, #0]
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2200      	movs	r2, #0
 800532e:	2180      	movs	r1, #128	@ 0x80
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f000 f848 	bl	80053c6 <UART_WaitOnFlagUntilTimeout>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d005      	beq.n	8005348 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2220      	movs	r2, #32
 8005340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e03a      	b.n	80053be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10b      	bne.n	8005366 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	881b      	ldrh	r3, [r3, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800535c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	3302      	adds	r3, #2
 8005362:	61bb      	str	r3, [r7, #24]
 8005364:	e007      	b.n	8005376 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	781a      	ldrb	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	3301      	adds	r3, #1
 8005374:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800537a:	b29b      	uxth	r3, r3
 800537c:	3b01      	subs	r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005388:	b29b      	uxth	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1cb      	bne.n	8005326 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	2200      	movs	r2, #0
 8005396:	2140      	movs	r1, #64	@ 0x40
 8005398:	68f8      	ldr	r0, [r7, #12]
 800539a:	f000 f814 	bl	80053c6 <UART_WaitOnFlagUntilTimeout>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d005      	beq.n	80053b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2220      	movs	r2, #32
 80053a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e006      	b.n	80053be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80053b8:	2300      	movs	r3, #0
 80053ba:	e000      	b.n	80053be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80053bc:	2302      	movs	r3, #2
  }
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3720      	adds	r7, #32
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b086      	sub	sp, #24
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	60f8      	str	r0, [r7, #12]
 80053ce:	60b9      	str	r1, [r7, #8]
 80053d0:	603b      	str	r3, [r7, #0]
 80053d2:	4613      	mov	r3, r2
 80053d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d6:	e03b      	b.n	8005450 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053d8:	6a3b      	ldr	r3, [r7, #32]
 80053da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053de:	d037      	beq.n	8005450 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e0:	f7fd fd76 	bl	8002ed0 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	6a3a      	ldr	r2, [r7, #32]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d302      	bcc.n	80053f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e03a      	b.n	8005470 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f003 0304 	and.w	r3, r3, #4
 8005404:	2b00      	cmp	r3, #0
 8005406:	d023      	beq.n	8005450 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2b80      	cmp	r3, #128	@ 0x80
 800540c:	d020      	beq.n	8005450 <UART_WaitOnFlagUntilTimeout+0x8a>
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	2b40      	cmp	r3, #64	@ 0x40
 8005412:	d01d      	beq.n	8005450 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0308 	and.w	r3, r3, #8
 800541e:	2b08      	cmp	r3, #8
 8005420:	d116      	bne.n	8005450 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005422:	2300      	movs	r3, #0
 8005424:	617b      	str	r3, [r7, #20]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	617b      	str	r3, [r7, #20]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	617b      	str	r3, [r7, #20]
 8005436:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 f81d 	bl	8005478 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2208      	movs	r2, #8
 8005442:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e00f      	b.n	8005470 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	4013      	ands	r3, r2
 800545a:	68ba      	ldr	r2, [r7, #8]
 800545c:	429a      	cmp	r2, r3
 800545e:	bf0c      	ite	eq
 8005460:	2301      	moveq	r3, #1
 8005462:	2300      	movne	r3, #0
 8005464:	b2db      	uxtb	r3, r3
 8005466:	461a      	mov	r2, r3
 8005468:	79fb      	ldrb	r3, [r7, #7]
 800546a:	429a      	cmp	r2, r3
 800546c:	d0b4      	beq.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3718      	adds	r7, #24
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005478:	b480      	push	{r7}
 800547a:	b095      	sub	sp, #84	@ 0x54
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	330c      	adds	r3, #12
 8005486:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800548a:	e853 3f00 	ldrex	r3, [r3]
 800548e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005492:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005496:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	330c      	adds	r3, #12
 800549e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80054a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054a8:	e841 2300 	strex	r3, r2, [r1]
 80054ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1e5      	bne.n	8005480 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	3314      	adds	r3, #20
 80054ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054bc:	6a3b      	ldr	r3, [r7, #32]
 80054be:	e853 3f00 	ldrex	r3, [r3]
 80054c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	f023 0301 	bic.w	r3, r3, #1
 80054ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3314      	adds	r3, #20
 80054d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054dc:	e841 2300 	strex	r3, r2, [r1]
 80054e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1e5      	bne.n	80054b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d119      	bne.n	8005524 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	330c      	adds	r3, #12
 80054f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	e853 3f00 	ldrex	r3, [r3]
 80054fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f023 0310 	bic.w	r3, r3, #16
 8005506:	647b      	str	r3, [r7, #68]	@ 0x44
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	330c      	adds	r3, #12
 800550e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005510:	61ba      	str	r2, [r7, #24]
 8005512:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005514:	6979      	ldr	r1, [r7, #20]
 8005516:	69ba      	ldr	r2, [r7, #24]
 8005518:	e841 2300 	strex	r3, r2, [r1]
 800551c:	613b      	str	r3, [r7, #16]
   return(result);
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1e5      	bne.n	80054f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2220      	movs	r2, #32
 8005528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005532:	bf00      	nop
 8005534:	3754      	adds	r7, #84	@ 0x54
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
	...

08005540 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005544:	b0c0      	sub	sp, #256	@ 0x100
 8005546:	af00      	add	r7, sp, #0
 8005548:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800555c:	68d9      	ldr	r1, [r3, #12]
 800555e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	ea40 0301 	orr.w	r3, r0, r1
 8005568:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800556a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800556e:	689a      	ldr	r2, [r3, #8]
 8005570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	431a      	orrs	r2, r3
 8005578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800557c:	695b      	ldr	r3, [r3, #20]
 800557e:	431a      	orrs	r2, r3
 8005580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005584:	69db      	ldr	r3, [r3, #28]
 8005586:	4313      	orrs	r3, r2
 8005588:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800558c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005598:	f021 010c 	bic.w	r1, r1, #12
 800559c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80055a6:	430b      	orrs	r3, r1
 80055a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80055b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ba:	6999      	ldr	r1, [r3, #24]
 80055bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	ea40 0301 	orr.w	r3, r0, r1
 80055c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	4b8f      	ldr	r3, [pc, #572]	@ (800580c <UART_SetConfig+0x2cc>)
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d005      	beq.n	80055e0 <UART_SetConfig+0xa0>
 80055d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	4b8d      	ldr	r3, [pc, #564]	@ (8005810 <UART_SetConfig+0x2d0>)
 80055dc:	429a      	cmp	r2, r3
 80055de:	d104      	bne.n	80055ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80055e0:	f7fe fd1e 	bl	8004020 <HAL_RCC_GetPCLK2Freq>
 80055e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80055e8:	e003      	b.n	80055f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055ea:	f7fe fd05 	bl	8003ff8 <HAL_RCC_GetPCLK1Freq>
 80055ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055fc:	f040 810c 	bne.w	8005818 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005604:	2200      	movs	r2, #0
 8005606:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800560a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800560e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005612:	4622      	mov	r2, r4
 8005614:	462b      	mov	r3, r5
 8005616:	1891      	adds	r1, r2, r2
 8005618:	65b9      	str	r1, [r7, #88]	@ 0x58
 800561a:	415b      	adcs	r3, r3
 800561c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800561e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005622:	4621      	mov	r1, r4
 8005624:	eb12 0801 	adds.w	r8, r2, r1
 8005628:	4629      	mov	r1, r5
 800562a:	eb43 0901 	adc.w	r9, r3, r1
 800562e:	f04f 0200 	mov.w	r2, #0
 8005632:	f04f 0300 	mov.w	r3, #0
 8005636:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800563a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800563e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005642:	4690      	mov	r8, r2
 8005644:	4699      	mov	r9, r3
 8005646:	4623      	mov	r3, r4
 8005648:	eb18 0303 	adds.w	r3, r8, r3
 800564c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005650:	462b      	mov	r3, r5
 8005652:	eb49 0303 	adc.w	r3, r9, r3
 8005656:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800565a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005666:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800566a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800566e:	460b      	mov	r3, r1
 8005670:	18db      	adds	r3, r3, r3
 8005672:	653b      	str	r3, [r7, #80]	@ 0x50
 8005674:	4613      	mov	r3, r2
 8005676:	eb42 0303 	adc.w	r3, r2, r3
 800567a:	657b      	str	r3, [r7, #84]	@ 0x54
 800567c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005680:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005684:	f7fb fa6e 	bl	8000b64 <__aeabi_uldivmod>
 8005688:	4602      	mov	r2, r0
 800568a:	460b      	mov	r3, r1
 800568c:	4b61      	ldr	r3, [pc, #388]	@ (8005814 <UART_SetConfig+0x2d4>)
 800568e:	fba3 2302 	umull	r2, r3, r3, r2
 8005692:	095b      	lsrs	r3, r3, #5
 8005694:	011c      	lsls	r4, r3, #4
 8005696:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800569a:	2200      	movs	r2, #0
 800569c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80056a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80056a8:	4642      	mov	r2, r8
 80056aa:	464b      	mov	r3, r9
 80056ac:	1891      	adds	r1, r2, r2
 80056ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80056b0:	415b      	adcs	r3, r3
 80056b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80056b8:	4641      	mov	r1, r8
 80056ba:	eb12 0a01 	adds.w	sl, r2, r1
 80056be:	4649      	mov	r1, r9
 80056c0:	eb43 0b01 	adc.w	fp, r3, r1
 80056c4:	f04f 0200 	mov.w	r2, #0
 80056c8:	f04f 0300 	mov.w	r3, #0
 80056cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80056d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80056d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80056d8:	4692      	mov	sl, r2
 80056da:	469b      	mov	fp, r3
 80056dc:	4643      	mov	r3, r8
 80056de:	eb1a 0303 	adds.w	r3, sl, r3
 80056e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056e6:	464b      	mov	r3, r9
 80056e8:	eb4b 0303 	adc.w	r3, fp, r3
 80056ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80056f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005700:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005704:	460b      	mov	r3, r1
 8005706:	18db      	adds	r3, r3, r3
 8005708:	643b      	str	r3, [r7, #64]	@ 0x40
 800570a:	4613      	mov	r3, r2
 800570c:	eb42 0303 	adc.w	r3, r2, r3
 8005710:	647b      	str	r3, [r7, #68]	@ 0x44
 8005712:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005716:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800571a:	f7fb fa23 	bl	8000b64 <__aeabi_uldivmod>
 800571e:	4602      	mov	r2, r0
 8005720:	460b      	mov	r3, r1
 8005722:	4611      	mov	r1, r2
 8005724:	4b3b      	ldr	r3, [pc, #236]	@ (8005814 <UART_SetConfig+0x2d4>)
 8005726:	fba3 2301 	umull	r2, r3, r3, r1
 800572a:	095b      	lsrs	r3, r3, #5
 800572c:	2264      	movs	r2, #100	@ 0x64
 800572e:	fb02 f303 	mul.w	r3, r2, r3
 8005732:	1acb      	subs	r3, r1, r3
 8005734:	00db      	lsls	r3, r3, #3
 8005736:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800573a:	4b36      	ldr	r3, [pc, #216]	@ (8005814 <UART_SetConfig+0x2d4>)
 800573c:	fba3 2302 	umull	r2, r3, r3, r2
 8005740:	095b      	lsrs	r3, r3, #5
 8005742:	005b      	lsls	r3, r3, #1
 8005744:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005748:	441c      	add	r4, r3
 800574a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800574e:	2200      	movs	r2, #0
 8005750:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005754:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005758:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800575c:	4642      	mov	r2, r8
 800575e:	464b      	mov	r3, r9
 8005760:	1891      	adds	r1, r2, r2
 8005762:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005764:	415b      	adcs	r3, r3
 8005766:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005768:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800576c:	4641      	mov	r1, r8
 800576e:	1851      	adds	r1, r2, r1
 8005770:	6339      	str	r1, [r7, #48]	@ 0x30
 8005772:	4649      	mov	r1, r9
 8005774:	414b      	adcs	r3, r1
 8005776:	637b      	str	r3, [r7, #52]	@ 0x34
 8005778:	f04f 0200 	mov.w	r2, #0
 800577c:	f04f 0300 	mov.w	r3, #0
 8005780:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005784:	4659      	mov	r1, fp
 8005786:	00cb      	lsls	r3, r1, #3
 8005788:	4651      	mov	r1, sl
 800578a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800578e:	4651      	mov	r1, sl
 8005790:	00ca      	lsls	r2, r1, #3
 8005792:	4610      	mov	r0, r2
 8005794:	4619      	mov	r1, r3
 8005796:	4603      	mov	r3, r0
 8005798:	4642      	mov	r2, r8
 800579a:	189b      	adds	r3, r3, r2
 800579c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057a0:	464b      	mov	r3, r9
 80057a2:	460a      	mov	r2, r1
 80057a4:	eb42 0303 	adc.w	r3, r2, r3
 80057a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80057b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80057bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80057c0:	460b      	mov	r3, r1
 80057c2:	18db      	adds	r3, r3, r3
 80057c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057c6:	4613      	mov	r3, r2
 80057c8:	eb42 0303 	adc.w	r3, r2, r3
 80057cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80057d6:	f7fb f9c5 	bl	8000b64 <__aeabi_uldivmod>
 80057da:	4602      	mov	r2, r0
 80057dc:	460b      	mov	r3, r1
 80057de:	4b0d      	ldr	r3, [pc, #52]	@ (8005814 <UART_SetConfig+0x2d4>)
 80057e0:	fba3 1302 	umull	r1, r3, r3, r2
 80057e4:	095b      	lsrs	r3, r3, #5
 80057e6:	2164      	movs	r1, #100	@ 0x64
 80057e8:	fb01 f303 	mul.w	r3, r1, r3
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	00db      	lsls	r3, r3, #3
 80057f0:	3332      	adds	r3, #50	@ 0x32
 80057f2:	4a08      	ldr	r2, [pc, #32]	@ (8005814 <UART_SetConfig+0x2d4>)
 80057f4:	fba2 2303 	umull	r2, r3, r2, r3
 80057f8:	095b      	lsrs	r3, r3, #5
 80057fa:	f003 0207 	and.w	r2, r3, #7
 80057fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4422      	add	r2, r4
 8005806:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005808:	e106      	b.n	8005a18 <UART_SetConfig+0x4d8>
 800580a:	bf00      	nop
 800580c:	40011000 	.word	0x40011000
 8005810:	40011400 	.word	0x40011400
 8005814:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005818:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800581c:	2200      	movs	r2, #0
 800581e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005822:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005826:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800582a:	4642      	mov	r2, r8
 800582c:	464b      	mov	r3, r9
 800582e:	1891      	adds	r1, r2, r2
 8005830:	6239      	str	r1, [r7, #32]
 8005832:	415b      	adcs	r3, r3
 8005834:	627b      	str	r3, [r7, #36]	@ 0x24
 8005836:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800583a:	4641      	mov	r1, r8
 800583c:	1854      	adds	r4, r2, r1
 800583e:	4649      	mov	r1, r9
 8005840:	eb43 0501 	adc.w	r5, r3, r1
 8005844:	f04f 0200 	mov.w	r2, #0
 8005848:	f04f 0300 	mov.w	r3, #0
 800584c:	00eb      	lsls	r3, r5, #3
 800584e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005852:	00e2      	lsls	r2, r4, #3
 8005854:	4614      	mov	r4, r2
 8005856:	461d      	mov	r5, r3
 8005858:	4643      	mov	r3, r8
 800585a:	18e3      	adds	r3, r4, r3
 800585c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005860:	464b      	mov	r3, r9
 8005862:	eb45 0303 	adc.w	r3, r5, r3
 8005866:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800586a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005876:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800587a:	f04f 0200 	mov.w	r2, #0
 800587e:	f04f 0300 	mov.w	r3, #0
 8005882:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005886:	4629      	mov	r1, r5
 8005888:	008b      	lsls	r3, r1, #2
 800588a:	4621      	mov	r1, r4
 800588c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005890:	4621      	mov	r1, r4
 8005892:	008a      	lsls	r2, r1, #2
 8005894:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005898:	f7fb f964 	bl	8000b64 <__aeabi_uldivmod>
 800589c:	4602      	mov	r2, r0
 800589e:	460b      	mov	r3, r1
 80058a0:	4b60      	ldr	r3, [pc, #384]	@ (8005a24 <UART_SetConfig+0x4e4>)
 80058a2:	fba3 2302 	umull	r2, r3, r3, r2
 80058a6:	095b      	lsrs	r3, r3, #5
 80058a8:	011c      	lsls	r4, r3, #4
 80058aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058ae:	2200      	movs	r2, #0
 80058b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80058b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80058bc:	4642      	mov	r2, r8
 80058be:	464b      	mov	r3, r9
 80058c0:	1891      	adds	r1, r2, r2
 80058c2:	61b9      	str	r1, [r7, #24]
 80058c4:	415b      	adcs	r3, r3
 80058c6:	61fb      	str	r3, [r7, #28]
 80058c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058cc:	4641      	mov	r1, r8
 80058ce:	1851      	adds	r1, r2, r1
 80058d0:	6139      	str	r1, [r7, #16]
 80058d2:	4649      	mov	r1, r9
 80058d4:	414b      	adcs	r3, r1
 80058d6:	617b      	str	r3, [r7, #20]
 80058d8:	f04f 0200 	mov.w	r2, #0
 80058dc:	f04f 0300 	mov.w	r3, #0
 80058e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80058e4:	4659      	mov	r1, fp
 80058e6:	00cb      	lsls	r3, r1, #3
 80058e8:	4651      	mov	r1, sl
 80058ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058ee:	4651      	mov	r1, sl
 80058f0:	00ca      	lsls	r2, r1, #3
 80058f2:	4610      	mov	r0, r2
 80058f4:	4619      	mov	r1, r3
 80058f6:	4603      	mov	r3, r0
 80058f8:	4642      	mov	r2, r8
 80058fa:	189b      	adds	r3, r3, r2
 80058fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005900:	464b      	mov	r3, r9
 8005902:	460a      	mov	r2, r1
 8005904:	eb42 0303 	adc.w	r3, r2, r3
 8005908:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800590c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005916:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005918:	f04f 0200 	mov.w	r2, #0
 800591c:	f04f 0300 	mov.w	r3, #0
 8005920:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005924:	4649      	mov	r1, r9
 8005926:	008b      	lsls	r3, r1, #2
 8005928:	4641      	mov	r1, r8
 800592a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800592e:	4641      	mov	r1, r8
 8005930:	008a      	lsls	r2, r1, #2
 8005932:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005936:	f7fb f915 	bl	8000b64 <__aeabi_uldivmod>
 800593a:	4602      	mov	r2, r0
 800593c:	460b      	mov	r3, r1
 800593e:	4611      	mov	r1, r2
 8005940:	4b38      	ldr	r3, [pc, #224]	@ (8005a24 <UART_SetConfig+0x4e4>)
 8005942:	fba3 2301 	umull	r2, r3, r3, r1
 8005946:	095b      	lsrs	r3, r3, #5
 8005948:	2264      	movs	r2, #100	@ 0x64
 800594a:	fb02 f303 	mul.w	r3, r2, r3
 800594e:	1acb      	subs	r3, r1, r3
 8005950:	011b      	lsls	r3, r3, #4
 8005952:	3332      	adds	r3, #50	@ 0x32
 8005954:	4a33      	ldr	r2, [pc, #204]	@ (8005a24 <UART_SetConfig+0x4e4>)
 8005956:	fba2 2303 	umull	r2, r3, r2, r3
 800595a:	095b      	lsrs	r3, r3, #5
 800595c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005960:	441c      	add	r4, r3
 8005962:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005966:	2200      	movs	r2, #0
 8005968:	673b      	str	r3, [r7, #112]	@ 0x70
 800596a:	677a      	str	r2, [r7, #116]	@ 0x74
 800596c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005970:	4642      	mov	r2, r8
 8005972:	464b      	mov	r3, r9
 8005974:	1891      	adds	r1, r2, r2
 8005976:	60b9      	str	r1, [r7, #8]
 8005978:	415b      	adcs	r3, r3
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005980:	4641      	mov	r1, r8
 8005982:	1851      	adds	r1, r2, r1
 8005984:	6039      	str	r1, [r7, #0]
 8005986:	4649      	mov	r1, r9
 8005988:	414b      	adcs	r3, r1
 800598a:	607b      	str	r3, [r7, #4]
 800598c:	f04f 0200 	mov.w	r2, #0
 8005990:	f04f 0300 	mov.w	r3, #0
 8005994:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005998:	4659      	mov	r1, fp
 800599a:	00cb      	lsls	r3, r1, #3
 800599c:	4651      	mov	r1, sl
 800599e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059a2:	4651      	mov	r1, sl
 80059a4:	00ca      	lsls	r2, r1, #3
 80059a6:	4610      	mov	r0, r2
 80059a8:	4619      	mov	r1, r3
 80059aa:	4603      	mov	r3, r0
 80059ac:	4642      	mov	r2, r8
 80059ae:	189b      	adds	r3, r3, r2
 80059b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059b2:	464b      	mov	r3, r9
 80059b4:	460a      	mov	r2, r1
 80059b6:	eb42 0303 	adc.w	r3, r2, r3
 80059ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80059c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	f04f 0300 	mov.w	r3, #0
 80059d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80059d4:	4649      	mov	r1, r9
 80059d6:	008b      	lsls	r3, r1, #2
 80059d8:	4641      	mov	r1, r8
 80059da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059de:	4641      	mov	r1, r8
 80059e0:	008a      	lsls	r2, r1, #2
 80059e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80059e6:	f7fb f8bd 	bl	8000b64 <__aeabi_uldivmod>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005a24 <UART_SetConfig+0x4e4>)
 80059f0:	fba3 1302 	umull	r1, r3, r3, r2
 80059f4:	095b      	lsrs	r3, r3, #5
 80059f6:	2164      	movs	r1, #100	@ 0x64
 80059f8:	fb01 f303 	mul.w	r3, r1, r3
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	011b      	lsls	r3, r3, #4
 8005a00:	3332      	adds	r3, #50	@ 0x32
 8005a02:	4a08      	ldr	r2, [pc, #32]	@ (8005a24 <UART_SetConfig+0x4e4>)
 8005a04:	fba2 2303 	umull	r2, r3, r2, r3
 8005a08:	095b      	lsrs	r3, r3, #5
 8005a0a:	f003 020f 	and.w	r2, r3, #15
 8005a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4422      	add	r2, r4
 8005a16:	609a      	str	r2, [r3, #8]
}
 8005a18:	bf00      	nop
 8005a1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a24:	51eb851f 	.word	0x51eb851f

08005a28 <memset>:
 8005a28:	4402      	add	r2, r0
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d100      	bne.n	8005a32 <memset+0xa>
 8005a30:	4770      	bx	lr
 8005a32:	f803 1b01 	strb.w	r1, [r3], #1
 8005a36:	e7f9      	b.n	8005a2c <memset+0x4>

08005a38 <__errno>:
 8005a38:	4b01      	ldr	r3, [pc, #4]	@ (8005a40 <__errno+0x8>)
 8005a3a:	6818      	ldr	r0, [r3, #0]
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	2000000c 	.word	0x2000000c

08005a44 <__libc_init_array>:
 8005a44:	b570      	push	{r4, r5, r6, lr}
 8005a46:	4d0d      	ldr	r5, [pc, #52]	@ (8005a7c <__libc_init_array+0x38>)
 8005a48:	4c0d      	ldr	r4, [pc, #52]	@ (8005a80 <__libc_init_array+0x3c>)
 8005a4a:	1b64      	subs	r4, r4, r5
 8005a4c:	10a4      	asrs	r4, r4, #2
 8005a4e:	2600      	movs	r6, #0
 8005a50:	42a6      	cmp	r6, r4
 8005a52:	d109      	bne.n	8005a68 <__libc_init_array+0x24>
 8005a54:	4d0b      	ldr	r5, [pc, #44]	@ (8005a84 <__libc_init_array+0x40>)
 8005a56:	4c0c      	ldr	r4, [pc, #48]	@ (8005a88 <__libc_init_array+0x44>)
 8005a58:	f000 ff30 	bl	80068bc <_init>
 8005a5c:	1b64      	subs	r4, r4, r5
 8005a5e:	10a4      	asrs	r4, r4, #2
 8005a60:	2600      	movs	r6, #0
 8005a62:	42a6      	cmp	r6, r4
 8005a64:	d105      	bne.n	8005a72 <__libc_init_array+0x2e>
 8005a66:	bd70      	pop	{r4, r5, r6, pc}
 8005a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a6c:	4798      	blx	r3
 8005a6e:	3601      	adds	r6, #1
 8005a70:	e7ee      	b.n	8005a50 <__libc_init_array+0xc>
 8005a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a76:	4798      	blx	r3
 8005a78:	3601      	adds	r6, #1
 8005a7a:	e7f2      	b.n	8005a62 <__libc_init_array+0x1e>
 8005a7c:	08006cfc 	.word	0x08006cfc
 8005a80:	08006cfc 	.word	0x08006cfc
 8005a84:	08006cfc 	.word	0x08006cfc
 8005a88:	08006d00 	.word	0x08006d00

08005a8c <copysignf>:
 8005a8c:	ee10 2a10 	vmov	r2, s0
 8005a90:	ee10 3a90 	vmov	r3, s1
 8005a94:	f362 031e 	bfi	r3, r2, #0, #31
 8005a98:	ee00 3a90 	vmov	s1, r3
 8005a9c:	eeb0 0a60 	vmov.f32	s0, s1
 8005aa0:	4770      	bx	lr

08005aa2 <atan2f>:
 8005aa2:	f000 b94d 	b.w	8005d40 <__ieee754_atan2f>
	...

08005aa8 <sqrtf>:
 8005aa8:	b508      	push	{r3, lr}
 8005aaa:	ed2d 8b02 	vpush	{d8}
 8005aae:	eeb0 8a40 	vmov.f32	s16, s0
 8005ab2:	f000 f8a1 	bl	8005bf8 <__ieee754_sqrtf>
 8005ab6:	eeb4 8a48 	vcmp.f32	s16, s16
 8005aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005abe:	d60c      	bvs.n	8005ada <sqrtf+0x32>
 8005ac0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8005ae0 <sqrtf+0x38>
 8005ac4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005acc:	d505      	bpl.n	8005ada <sqrtf+0x32>
 8005ace:	f7ff ffb3 	bl	8005a38 <__errno>
 8005ad2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8005ad6:	2321      	movs	r3, #33	@ 0x21
 8005ad8:	6003      	str	r3, [r0, #0]
 8005ada:	ecbd 8b02 	vpop	{d8}
 8005ade:	bd08      	pop	{r3, pc}
 8005ae0:	00000000 	.word	0x00000000

08005ae4 <cosf>:
 8005ae4:	ee10 3a10 	vmov	r3, s0
 8005ae8:	b507      	push	{r0, r1, r2, lr}
 8005aea:	4a1e      	ldr	r2, [pc, #120]	@ (8005b64 <cosf+0x80>)
 8005aec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d806      	bhi.n	8005b02 <cosf+0x1e>
 8005af4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8005b68 <cosf+0x84>
 8005af8:	b003      	add	sp, #12
 8005afa:	f85d eb04 	ldr.w	lr, [sp], #4
 8005afe:	f000 b87f 	b.w	8005c00 <__kernel_cosf>
 8005b02:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005b06:	d304      	bcc.n	8005b12 <cosf+0x2e>
 8005b08:	ee30 0a40 	vsub.f32	s0, s0, s0
 8005b0c:	b003      	add	sp, #12
 8005b0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b12:	4668      	mov	r0, sp
 8005b14:	f000 f9b4 	bl	8005e80 <__ieee754_rem_pio2f>
 8005b18:	f000 0003 	and.w	r0, r0, #3
 8005b1c:	2801      	cmp	r0, #1
 8005b1e:	d009      	beq.n	8005b34 <cosf+0x50>
 8005b20:	2802      	cmp	r0, #2
 8005b22:	d010      	beq.n	8005b46 <cosf+0x62>
 8005b24:	b9b0      	cbnz	r0, 8005b54 <cosf+0x70>
 8005b26:	eddd 0a01 	vldr	s1, [sp, #4]
 8005b2a:	ed9d 0a00 	vldr	s0, [sp]
 8005b2e:	f000 f867 	bl	8005c00 <__kernel_cosf>
 8005b32:	e7eb      	b.n	8005b0c <cosf+0x28>
 8005b34:	eddd 0a01 	vldr	s1, [sp, #4]
 8005b38:	ed9d 0a00 	vldr	s0, [sp]
 8005b3c:	f000 f8b8 	bl	8005cb0 <__kernel_sinf>
 8005b40:	eeb1 0a40 	vneg.f32	s0, s0
 8005b44:	e7e2      	b.n	8005b0c <cosf+0x28>
 8005b46:	eddd 0a01 	vldr	s1, [sp, #4]
 8005b4a:	ed9d 0a00 	vldr	s0, [sp]
 8005b4e:	f000 f857 	bl	8005c00 <__kernel_cosf>
 8005b52:	e7f5      	b.n	8005b40 <cosf+0x5c>
 8005b54:	eddd 0a01 	vldr	s1, [sp, #4]
 8005b58:	ed9d 0a00 	vldr	s0, [sp]
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	f000 f8a7 	bl	8005cb0 <__kernel_sinf>
 8005b62:	e7d3      	b.n	8005b0c <cosf+0x28>
 8005b64:	3f490fd8 	.word	0x3f490fd8
 8005b68:	00000000 	.word	0x00000000

08005b6c <sinf>:
 8005b6c:	ee10 3a10 	vmov	r3, s0
 8005b70:	b507      	push	{r0, r1, r2, lr}
 8005b72:	4a1f      	ldr	r2, [pc, #124]	@ (8005bf0 <sinf+0x84>)
 8005b74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d807      	bhi.n	8005b8c <sinf+0x20>
 8005b7c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8005bf4 <sinf+0x88>
 8005b80:	2000      	movs	r0, #0
 8005b82:	b003      	add	sp, #12
 8005b84:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b88:	f000 b892 	b.w	8005cb0 <__kernel_sinf>
 8005b8c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005b90:	d304      	bcc.n	8005b9c <sinf+0x30>
 8005b92:	ee30 0a40 	vsub.f32	s0, s0, s0
 8005b96:	b003      	add	sp, #12
 8005b98:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b9c:	4668      	mov	r0, sp
 8005b9e:	f000 f96f 	bl	8005e80 <__ieee754_rem_pio2f>
 8005ba2:	f000 0003 	and.w	r0, r0, #3
 8005ba6:	2801      	cmp	r0, #1
 8005ba8:	d00a      	beq.n	8005bc0 <sinf+0x54>
 8005baa:	2802      	cmp	r0, #2
 8005bac:	d00f      	beq.n	8005bce <sinf+0x62>
 8005bae:	b9c0      	cbnz	r0, 8005be2 <sinf+0x76>
 8005bb0:	eddd 0a01 	vldr	s1, [sp, #4]
 8005bb4:	ed9d 0a00 	vldr	s0, [sp]
 8005bb8:	2001      	movs	r0, #1
 8005bba:	f000 f879 	bl	8005cb0 <__kernel_sinf>
 8005bbe:	e7ea      	b.n	8005b96 <sinf+0x2a>
 8005bc0:	eddd 0a01 	vldr	s1, [sp, #4]
 8005bc4:	ed9d 0a00 	vldr	s0, [sp]
 8005bc8:	f000 f81a 	bl	8005c00 <__kernel_cosf>
 8005bcc:	e7e3      	b.n	8005b96 <sinf+0x2a>
 8005bce:	eddd 0a01 	vldr	s1, [sp, #4]
 8005bd2:	ed9d 0a00 	vldr	s0, [sp]
 8005bd6:	2001      	movs	r0, #1
 8005bd8:	f000 f86a 	bl	8005cb0 <__kernel_sinf>
 8005bdc:	eeb1 0a40 	vneg.f32	s0, s0
 8005be0:	e7d9      	b.n	8005b96 <sinf+0x2a>
 8005be2:	eddd 0a01 	vldr	s1, [sp, #4]
 8005be6:	ed9d 0a00 	vldr	s0, [sp]
 8005bea:	f000 f809 	bl	8005c00 <__kernel_cosf>
 8005bee:	e7f5      	b.n	8005bdc <sinf+0x70>
 8005bf0:	3f490fd8 	.word	0x3f490fd8
 8005bf4:	00000000 	.word	0x00000000

08005bf8 <__ieee754_sqrtf>:
 8005bf8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005bfc:	4770      	bx	lr
	...

08005c00 <__kernel_cosf>:
 8005c00:	ee10 3a10 	vmov	r3, s0
 8005c04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c08:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005c0c:	eef0 6a40 	vmov.f32	s13, s0
 8005c10:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005c14:	d204      	bcs.n	8005c20 <__kernel_cosf+0x20>
 8005c16:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8005c1a:	ee17 2a90 	vmov	r2, s15
 8005c1e:	b342      	cbz	r2, 8005c72 <__kernel_cosf+0x72>
 8005c20:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8005c24:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8005c90 <__kernel_cosf+0x90>
 8005c28:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8005c94 <__kernel_cosf+0x94>
 8005c2c:	4a1a      	ldr	r2, [pc, #104]	@ (8005c98 <__kernel_cosf+0x98>)
 8005c2e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005c32:	4293      	cmp	r3, r2
 8005c34:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005c9c <__kernel_cosf+0x9c>
 8005c38:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005c3c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8005ca0 <__kernel_cosf+0xa0>
 8005c40:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005c44:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8005ca4 <__kernel_cosf+0xa4>
 8005c48:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005c4c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8005ca8 <__kernel_cosf+0xa8>
 8005c50:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005c54:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8005c58:	ee26 6a07 	vmul.f32	s12, s12, s14
 8005c5c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005c60:	eee7 0a06 	vfma.f32	s1, s14, s12
 8005c64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c68:	d804      	bhi.n	8005c74 <__kernel_cosf+0x74>
 8005c6a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005c6e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005c72:	4770      	bx	lr
 8005c74:	4a0d      	ldr	r2, [pc, #52]	@ (8005cac <__kernel_cosf+0xac>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	bf9a      	itte	ls
 8005c7a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8005c7e:	ee07 3a10 	vmovls	s14, r3
 8005c82:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8005c86:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005c8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c8e:	e7ec      	b.n	8005c6a <__kernel_cosf+0x6a>
 8005c90:	ad47d74e 	.word	0xad47d74e
 8005c94:	310f74f6 	.word	0x310f74f6
 8005c98:	3e999999 	.word	0x3e999999
 8005c9c:	b493f27c 	.word	0xb493f27c
 8005ca0:	37d00d01 	.word	0x37d00d01
 8005ca4:	bab60b61 	.word	0xbab60b61
 8005ca8:	3d2aaaab 	.word	0x3d2aaaab
 8005cac:	3f480000 	.word	0x3f480000

08005cb0 <__kernel_sinf>:
 8005cb0:	ee10 3a10 	vmov	r3, s0
 8005cb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005cb8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005cbc:	d204      	bcs.n	8005cc8 <__kernel_sinf+0x18>
 8005cbe:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005cc2:	ee17 3a90 	vmov	r3, s15
 8005cc6:	b35b      	cbz	r3, 8005d20 <__kernel_sinf+0x70>
 8005cc8:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005ccc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8005d24 <__kernel_sinf+0x74>
 8005cd0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8005d28 <__kernel_sinf+0x78>
 8005cd4:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005cd8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8005d2c <__kernel_sinf+0x7c>
 8005cdc:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005ce0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8005d30 <__kernel_sinf+0x80>
 8005ce4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005ce8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8005d34 <__kernel_sinf+0x84>
 8005cec:	ee60 6a07 	vmul.f32	s13, s0, s14
 8005cf0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005cf4:	b930      	cbnz	r0, 8005d04 <__kernel_sinf+0x54>
 8005cf6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8005d38 <__kernel_sinf+0x88>
 8005cfa:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005cfe:	eea6 0a26 	vfma.f32	s0, s12, s13
 8005d02:	4770      	bx	lr
 8005d04:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005d08:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8005d0c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8005d10:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8005d14:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8005d3c <__kernel_sinf+0x8c>
 8005d18:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8005d1c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8005d20:	4770      	bx	lr
 8005d22:	bf00      	nop
 8005d24:	2f2ec9d3 	.word	0x2f2ec9d3
 8005d28:	b2d72f34 	.word	0xb2d72f34
 8005d2c:	3638ef1b 	.word	0x3638ef1b
 8005d30:	b9500d01 	.word	0xb9500d01
 8005d34:	3c088889 	.word	0x3c088889
 8005d38:	be2aaaab 	.word	0xbe2aaaab
 8005d3c:	3e2aaaab 	.word	0x3e2aaaab

08005d40 <__ieee754_atan2f>:
 8005d40:	ee10 2a90 	vmov	r2, s1
 8005d44:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8005d48:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005d4c:	b510      	push	{r4, lr}
 8005d4e:	eef0 7a40 	vmov.f32	s15, s0
 8005d52:	d806      	bhi.n	8005d62 <__ieee754_atan2f+0x22>
 8005d54:	ee10 0a10 	vmov	r0, s0
 8005d58:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8005d5c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005d60:	d904      	bls.n	8005d6c <__ieee754_atan2f+0x2c>
 8005d62:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8005d66:	eeb0 0a67 	vmov.f32	s0, s15
 8005d6a:	bd10      	pop	{r4, pc}
 8005d6c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8005d70:	d103      	bne.n	8005d7a <__ieee754_atan2f+0x3a>
 8005d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d76:	f000 b9b3 	b.w	80060e0 <atanf>
 8005d7a:	1794      	asrs	r4, r2, #30
 8005d7c:	f004 0402 	and.w	r4, r4, #2
 8005d80:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8005d84:	b943      	cbnz	r3, 8005d98 <__ieee754_atan2f+0x58>
 8005d86:	2c02      	cmp	r4, #2
 8005d88:	d05e      	beq.n	8005e48 <__ieee754_atan2f+0x108>
 8005d8a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8005e5c <__ieee754_atan2f+0x11c>
 8005d8e:	2c03      	cmp	r4, #3
 8005d90:	bf08      	it	eq
 8005d92:	eef0 7a47 	vmoveq.f32	s15, s14
 8005d96:	e7e6      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005d98:	b941      	cbnz	r1, 8005dac <__ieee754_atan2f+0x6c>
 8005d9a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8005e60 <__ieee754_atan2f+0x120>
 8005d9e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8005e64 <__ieee754_atan2f+0x124>
 8005da2:	2800      	cmp	r0, #0
 8005da4:	bfa8      	it	ge
 8005da6:	eef0 7a47 	vmovge.f32	s15, s14
 8005daa:	e7dc      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005dac:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005db0:	d110      	bne.n	8005dd4 <__ieee754_atan2f+0x94>
 8005db2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005db6:	f104 34ff 	add.w	r4, r4, #4294967295
 8005dba:	d107      	bne.n	8005dcc <__ieee754_atan2f+0x8c>
 8005dbc:	2c02      	cmp	r4, #2
 8005dbe:	d846      	bhi.n	8005e4e <__ieee754_atan2f+0x10e>
 8005dc0:	4b29      	ldr	r3, [pc, #164]	@ (8005e68 <__ieee754_atan2f+0x128>)
 8005dc2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005dc6:	edd3 7a00 	vldr	s15, [r3]
 8005dca:	e7cc      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005dcc:	2c02      	cmp	r4, #2
 8005dce:	d841      	bhi.n	8005e54 <__ieee754_atan2f+0x114>
 8005dd0:	4b26      	ldr	r3, [pc, #152]	@ (8005e6c <__ieee754_atan2f+0x12c>)
 8005dd2:	e7f6      	b.n	8005dc2 <__ieee754_atan2f+0x82>
 8005dd4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005dd8:	d0df      	beq.n	8005d9a <__ieee754_atan2f+0x5a>
 8005dda:	1a5b      	subs	r3, r3, r1
 8005ddc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8005de0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8005de4:	da1a      	bge.n	8005e1c <__ieee754_atan2f+0xdc>
 8005de6:	2a00      	cmp	r2, #0
 8005de8:	da01      	bge.n	8005dee <__ieee754_atan2f+0xae>
 8005dea:	313c      	adds	r1, #60	@ 0x3c
 8005dec:	db19      	blt.n	8005e22 <__ieee754_atan2f+0xe2>
 8005dee:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8005df2:	f000 fa49 	bl	8006288 <fabsf>
 8005df6:	f000 f973 	bl	80060e0 <atanf>
 8005dfa:	eef0 7a40 	vmov.f32	s15, s0
 8005dfe:	2c01      	cmp	r4, #1
 8005e00:	d012      	beq.n	8005e28 <__ieee754_atan2f+0xe8>
 8005e02:	2c02      	cmp	r4, #2
 8005e04:	d017      	beq.n	8005e36 <__ieee754_atan2f+0xf6>
 8005e06:	2c00      	cmp	r4, #0
 8005e08:	d0ad      	beq.n	8005d66 <__ieee754_atan2f+0x26>
 8005e0a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005e70 <__ieee754_atan2f+0x130>
 8005e0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e12:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8005e74 <__ieee754_atan2f+0x134>
 8005e16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e1a:	e7a4      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005e1c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8005e64 <__ieee754_atan2f+0x124>
 8005e20:	e7ed      	b.n	8005dfe <__ieee754_atan2f+0xbe>
 8005e22:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8005e78 <__ieee754_atan2f+0x138>
 8005e26:	e7ea      	b.n	8005dfe <__ieee754_atan2f+0xbe>
 8005e28:	ee17 3a90 	vmov	r3, s15
 8005e2c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005e30:	ee07 3a90 	vmov	s15, r3
 8005e34:	e797      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005e36:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005e70 <__ieee754_atan2f+0x130>
 8005e3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e3e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8005e74 <__ieee754_atan2f+0x134>
 8005e42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e46:	e78e      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005e48:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8005e74 <__ieee754_atan2f+0x134>
 8005e4c:	e78b      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005e4e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8005e7c <__ieee754_atan2f+0x13c>
 8005e52:	e788      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005e54:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005e78 <__ieee754_atan2f+0x138>
 8005e58:	e785      	b.n	8005d66 <__ieee754_atan2f+0x26>
 8005e5a:	bf00      	nop
 8005e5c:	c0490fdb 	.word	0xc0490fdb
 8005e60:	bfc90fdb 	.word	0xbfc90fdb
 8005e64:	3fc90fdb 	.word	0x3fc90fdb
 8005e68:	080068f8 	.word	0x080068f8
 8005e6c:	080068ec 	.word	0x080068ec
 8005e70:	33bbbd2e 	.word	0x33bbbd2e
 8005e74:	40490fdb 	.word	0x40490fdb
 8005e78:	00000000 	.word	0x00000000
 8005e7c:	3f490fdb 	.word	0x3f490fdb

08005e80 <__ieee754_rem_pio2f>:
 8005e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e82:	ee10 6a10 	vmov	r6, s0
 8005e86:	4b88      	ldr	r3, [pc, #544]	@ (80060a8 <__ieee754_rem_pio2f+0x228>)
 8005e88:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8005e8c:	429d      	cmp	r5, r3
 8005e8e:	b087      	sub	sp, #28
 8005e90:	4604      	mov	r4, r0
 8005e92:	d805      	bhi.n	8005ea0 <__ieee754_rem_pio2f+0x20>
 8005e94:	2300      	movs	r3, #0
 8005e96:	ed80 0a00 	vstr	s0, [r0]
 8005e9a:	6043      	str	r3, [r0, #4]
 8005e9c:	2000      	movs	r0, #0
 8005e9e:	e022      	b.n	8005ee6 <__ieee754_rem_pio2f+0x66>
 8005ea0:	4b82      	ldr	r3, [pc, #520]	@ (80060ac <__ieee754_rem_pio2f+0x22c>)
 8005ea2:	429d      	cmp	r5, r3
 8005ea4:	d83a      	bhi.n	8005f1c <__ieee754_rem_pio2f+0x9c>
 8005ea6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005eaa:	2e00      	cmp	r6, #0
 8005eac:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80060b0 <__ieee754_rem_pio2f+0x230>
 8005eb0:	4a80      	ldr	r2, [pc, #512]	@ (80060b4 <__ieee754_rem_pio2f+0x234>)
 8005eb2:	f023 030f 	bic.w	r3, r3, #15
 8005eb6:	dd18      	ble.n	8005eea <__ieee754_rem_pio2f+0x6a>
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	ee70 7a47 	vsub.f32	s15, s0, s14
 8005ebe:	bf09      	itett	eq
 8005ec0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80060b8 <__ieee754_rem_pio2f+0x238>
 8005ec4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80060bc <__ieee754_rem_pio2f+0x23c>
 8005ec8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80060c0 <__ieee754_rem_pio2f+0x240>
 8005ecc:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8005ed0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8005ed4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005ed8:	ed80 7a00 	vstr	s14, [r0]
 8005edc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005ee0:	edc0 7a01 	vstr	s15, [r0, #4]
 8005ee4:	2001      	movs	r0, #1
 8005ee6:	b007      	add	sp, #28
 8005ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eea:	4293      	cmp	r3, r2
 8005eec:	ee70 7a07 	vadd.f32	s15, s0, s14
 8005ef0:	bf09      	itett	eq
 8005ef2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80060b8 <__ieee754_rem_pio2f+0x238>
 8005ef6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80060bc <__ieee754_rem_pio2f+0x23c>
 8005efa:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80060c0 <__ieee754_rem_pio2f+0x240>
 8005efe:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8005f02:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005f06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f0a:	ed80 7a00 	vstr	s14, [r0]
 8005f0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f12:	edc0 7a01 	vstr	s15, [r0, #4]
 8005f16:	f04f 30ff 	mov.w	r0, #4294967295
 8005f1a:	e7e4      	b.n	8005ee6 <__ieee754_rem_pio2f+0x66>
 8005f1c:	4b69      	ldr	r3, [pc, #420]	@ (80060c4 <__ieee754_rem_pio2f+0x244>)
 8005f1e:	429d      	cmp	r5, r3
 8005f20:	d873      	bhi.n	800600a <__ieee754_rem_pio2f+0x18a>
 8005f22:	f000 f9b1 	bl	8006288 <fabsf>
 8005f26:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80060c8 <__ieee754_rem_pio2f+0x248>
 8005f2a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005f2e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005f32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005f36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005f3a:	ee17 0a90 	vmov	r0, s15
 8005f3e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80060b0 <__ieee754_rem_pio2f+0x230>
 8005f42:	eea7 0a67 	vfms.f32	s0, s14, s15
 8005f46:	281f      	cmp	r0, #31
 8005f48:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80060bc <__ieee754_rem_pio2f+0x23c>
 8005f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f50:	eeb1 6a47 	vneg.f32	s12, s14
 8005f54:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005f58:	ee16 1a90 	vmov	r1, s13
 8005f5c:	dc09      	bgt.n	8005f72 <__ieee754_rem_pio2f+0xf2>
 8005f5e:	4a5b      	ldr	r2, [pc, #364]	@ (80060cc <__ieee754_rem_pio2f+0x24c>)
 8005f60:	1e47      	subs	r7, r0, #1
 8005f62:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005f66:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8005f6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d107      	bne.n	8005f82 <__ieee754_rem_pio2f+0x102>
 8005f72:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8005f76:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8005f7a:	2a08      	cmp	r2, #8
 8005f7c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8005f80:	dc14      	bgt.n	8005fac <__ieee754_rem_pio2f+0x12c>
 8005f82:	6021      	str	r1, [r4, #0]
 8005f84:	ed94 7a00 	vldr	s14, [r4]
 8005f88:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005f8c:	2e00      	cmp	r6, #0
 8005f8e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005f92:	ed84 0a01 	vstr	s0, [r4, #4]
 8005f96:	daa6      	bge.n	8005ee6 <__ieee754_rem_pio2f+0x66>
 8005f98:	eeb1 7a47 	vneg.f32	s14, s14
 8005f9c:	eeb1 0a40 	vneg.f32	s0, s0
 8005fa0:	ed84 7a00 	vstr	s14, [r4]
 8005fa4:	ed84 0a01 	vstr	s0, [r4, #4]
 8005fa8:	4240      	negs	r0, r0
 8005faa:	e79c      	b.n	8005ee6 <__ieee754_rem_pio2f+0x66>
 8005fac:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80060b8 <__ieee754_rem_pio2f+0x238>
 8005fb0:	eef0 6a40 	vmov.f32	s13, s0
 8005fb4:	eee6 6a25 	vfma.f32	s13, s12, s11
 8005fb8:	ee70 7a66 	vsub.f32	s15, s0, s13
 8005fbc:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005fc0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80060c0 <__ieee754_rem_pio2f+0x240>
 8005fc4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005fc8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005fcc:	ee15 2a90 	vmov	r2, s11
 8005fd0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005fd4:	1a5b      	subs	r3, r3, r1
 8005fd6:	2b19      	cmp	r3, #25
 8005fd8:	dc04      	bgt.n	8005fe4 <__ieee754_rem_pio2f+0x164>
 8005fda:	edc4 5a00 	vstr	s11, [r4]
 8005fde:	eeb0 0a66 	vmov.f32	s0, s13
 8005fe2:	e7cf      	b.n	8005f84 <__ieee754_rem_pio2f+0x104>
 8005fe4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80060d0 <__ieee754_rem_pio2f+0x250>
 8005fe8:	eeb0 0a66 	vmov.f32	s0, s13
 8005fec:	eea6 0a25 	vfma.f32	s0, s12, s11
 8005ff0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8005ff4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80060d4 <__ieee754_rem_pio2f+0x254>
 8005ff8:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005ffc:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006000:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006004:	ed84 7a00 	vstr	s14, [r4]
 8006008:	e7bc      	b.n	8005f84 <__ieee754_rem_pio2f+0x104>
 800600a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800600e:	d306      	bcc.n	800601e <__ieee754_rem_pio2f+0x19e>
 8006010:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006014:	edc0 7a01 	vstr	s15, [r0, #4]
 8006018:	edc0 7a00 	vstr	s15, [r0]
 800601c:	e73e      	b.n	8005e9c <__ieee754_rem_pio2f+0x1c>
 800601e:	15ea      	asrs	r2, r5, #23
 8006020:	3a86      	subs	r2, #134	@ 0x86
 8006022:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006026:	ee07 3a90 	vmov	s15, r3
 800602a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800602e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80060d8 <__ieee754_rem_pio2f+0x258>
 8006032:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006036:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800603a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800603e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006042:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006046:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800604a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800604e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006052:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006056:	eef5 7a40 	vcmp.f32	s15, #0.0
 800605a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800605e:	edcd 7a05 	vstr	s15, [sp, #20]
 8006062:	d11e      	bne.n	80060a2 <__ieee754_rem_pio2f+0x222>
 8006064:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800606c:	bf0c      	ite	eq
 800606e:	2301      	moveq	r3, #1
 8006070:	2302      	movne	r3, #2
 8006072:	491a      	ldr	r1, [pc, #104]	@ (80060dc <__ieee754_rem_pio2f+0x25c>)
 8006074:	9101      	str	r1, [sp, #4]
 8006076:	2102      	movs	r1, #2
 8006078:	9100      	str	r1, [sp, #0]
 800607a:	a803      	add	r0, sp, #12
 800607c:	4621      	mov	r1, r4
 800607e:	f000 f90b 	bl	8006298 <__kernel_rem_pio2f>
 8006082:	2e00      	cmp	r6, #0
 8006084:	f6bf af2f 	bge.w	8005ee6 <__ieee754_rem_pio2f+0x66>
 8006088:	edd4 7a00 	vldr	s15, [r4]
 800608c:	eef1 7a67 	vneg.f32	s15, s15
 8006090:	edc4 7a00 	vstr	s15, [r4]
 8006094:	edd4 7a01 	vldr	s15, [r4, #4]
 8006098:	eef1 7a67 	vneg.f32	s15, s15
 800609c:	edc4 7a01 	vstr	s15, [r4, #4]
 80060a0:	e782      	b.n	8005fa8 <__ieee754_rem_pio2f+0x128>
 80060a2:	2303      	movs	r3, #3
 80060a4:	e7e5      	b.n	8006072 <__ieee754_rem_pio2f+0x1f2>
 80060a6:	bf00      	nop
 80060a8:	3f490fd8 	.word	0x3f490fd8
 80060ac:	4016cbe3 	.word	0x4016cbe3
 80060b0:	3fc90f80 	.word	0x3fc90f80
 80060b4:	3fc90fd0 	.word	0x3fc90fd0
 80060b8:	37354400 	.word	0x37354400
 80060bc:	37354443 	.word	0x37354443
 80060c0:	2e85a308 	.word	0x2e85a308
 80060c4:	43490f80 	.word	0x43490f80
 80060c8:	3f22f984 	.word	0x3f22f984
 80060cc:	08006904 	.word	0x08006904
 80060d0:	2e85a300 	.word	0x2e85a300
 80060d4:	248d3132 	.word	0x248d3132
 80060d8:	43800000 	.word	0x43800000
 80060dc:	08006984 	.word	0x08006984

080060e0 <atanf>:
 80060e0:	b538      	push	{r3, r4, r5, lr}
 80060e2:	ee10 5a10 	vmov	r5, s0
 80060e6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80060ea:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80060ee:	eef0 7a40 	vmov.f32	s15, s0
 80060f2:	d310      	bcc.n	8006116 <atanf+0x36>
 80060f4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80060f8:	d904      	bls.n	8006104 <atanf+0x24>
 80060fa:	ee70 7a00 	vadd.f32	s15, s0, s0
 80060fe:	eeb0 0a67 	vmov.f32	s0, s15
 8006102:	bd38      	pop	{r3, r4, r5, pc}
 8006104:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800623c <atanf+0x15c>
 8006108:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8006240 <atanf+0x160>
 800610c:	2d00      	cmp	r5, #0
 800610e:	bfc8      	it	gt
 8006110:	eef0 7a47 	vmovgt.f32	s15, s14
 8006114:	e7f3      	b.n	80060fe <atanf+0x1e>
 8006116:	4b4b      	ldr	r3, [pc, #300]	@ (8006244 <atanf+0x164>)
 8006118:	429c      	cmp	r4, r3
 800611a:	d810      	bhi.n	800613e <atanf+0x5e>
 800611c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8006120:	d20a      	bcs.n	8006138 <atanf+0x58>
 8006122:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8006248 <atanf+0x168>
 8006126:	ee30 7a07 	vadd.f32	s14, s0, s14
 800612a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800612e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006136:	dce2      	bgt.n	80060fe <atanf+0x1e>
 8006138:	f04f 33ff 	mov.w	r3, #4294967295
 800613c:	e013      	b.n	8006166 <atanf+0x86>
 800613e:	f000 f8a3 	bl	8006288 <fabsf>
 8006142:	4b42      	ldr	r3, [pc, #264]	@ (800624c <atanf+0x16c>)
 8006144:	429c      	cmp	r4, r3
 8006146:	d84f      	bhi.n	80061e8 <atanf+0x108>
 8006148:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800614c:	429c      	cmp	r4, r3
 800614e:	d841      	bhi.n	80061d4 <atanf+0xf4>
 8006150:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8006154:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006158:	eea0 7a27 	vfma.f32	s14, s0, s15
 800615c:	2300      	movs	r3, #0
 800615e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006162:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006166:	1c5a      	adds	r2, r3, #1
 8006168:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800616c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8006250 <atanf+0x170>
 8006170:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8006254 <atanf+0x174>
 8006174:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8006258 <atanf+0x178>
 8006178:	ee66 6a06 	vmul.f32	s13, s12, s12
 800617c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8006180:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800625c <atanf+0x17c>
 8006184:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006188:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8006260 <atanf+0x180>
 800618c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006190:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8006264 <atanf+0x184>
 8006194:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006198:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006268 <atanf+0x188>
 800619c:	eee7 5a26 	vfma.f32	s11, s14, s13
 80061a0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800626c <atanf+0x18c>
 80061a4:	eea6 5a87 	vfma.f32	s10, s13, s14
 80061a8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006270 <atanf+0x190>
 80061ac:	eea5 7a26 	vfma.f32	s14, s10, s13
 80061b0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8006274 <atanf+0x194>
 80061b4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80061b8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8006278 <atanf+0x198>
 80061bc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80061c0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80061c4:	eea5 7a86 	vfma.f32	s14, s11, s12
 80061c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80061cc:	d121      	bne.n	8006212 <atanf+0x132>
 80061ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80061d2:	e794      	b.n	80060fe <atanf+0x1e>
 80061d4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80061d8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80061dc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80061e0:	2301      	movs	r3, #1
 80061e2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80061e6:	e7be      	b.n	8006166 <atanf+0x86>
 80061e8:	4b24      	ldr	r3, [pc, #144]	@ (800627c <atanf+0x19c>)
 80061ea:	429c      	cmp	r4, r3
 80061ec:	d80b      	bhi.n	8006206 <atanf+0x126>
 80061ee:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80061f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80061f6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80061fa:	2302      	movs	r3, #2
 80061fc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006200:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006204:	e7af      	b.n	8006166 <atanf+0x86>
 8006206:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800620a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800620e:	2303      	movs	r3, #3
 8006210:	e7a9      	b.n	8006166 <atanf+0x86>
 8006212:	4a1b      	ldr	r2, [pc, #108]	@ (8006280 <atanf+0x1a0>)
 8006214:	491b      	ldr	r1, [pc, #108]	@ (8006284 <atanf+0x1a4>)
 8006216:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800621a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800621e:	edd3 6a00 	vldr	s13, [r3]
 8006222:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006226:	2d00      	cmp	r5, #0
 8006228:	ee37 7a67 	vsub.f32	s14, s14, s15
 800622c:	edd2 7a00 	vldr	s15, [r2]
 8006230:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006234:	bfb8      	it	lt
 8006236:	eef1 7a67 	vneglt.f32	s15, s15
 800623a:	e760      	b.n	80060fe <atanf+0x1e>
 800623c:	bfc90fdb 	.word	0xbfc90fdb
 8006240:	3fc90fdb 	.word	0x3fc90fdb
 8006244:	3edfffff 	.word	0x3edfffff
 8006248:	7149f2ca 	.word	0x7149f2ca
 800624c:	3f97ffff 	.word	0x3f97ffff
 8006250:	3c8569d7 	.word	0x3c8569d7
 8006254:	3d4bda59 	.word	0x3d4bda59
 8006258:	bd6ef16b 	.word	0xbd6ef16b
 800625c:	3d886b35 	.word	0x3d886b35
 8006260:	3dba2e6e 	.word	0x3dba2e6e
 8006264:	3e124925 	.word	0x3e124925
 8006268:	3eaaaaab 	.word	0x3eaaaaab
 800626c:	bd15a221 	.word	0xbd15a221
 8006270:	bd9d8795 	.word	0xbd9d8795
 8006274:	bde38e38 	.word	0xbde38e38
 8006278:	be4ccccd 	.word	0xbe4ccccd
 800627c:	401bffff 	.word	0x401bffff
 8006280:	08006cac 	.word	0x08006cac
 8006284:	08006c9c 	.word	0x08006c9c

08006288 <fabsf>:
 8006288:	ee10 3a10 	vmov	r3, s0
 800628c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006290:	ee00 3a10 	vmov	s0, r3
 8006294:	4770      	bx	lr
	...

08006298 <__kernel_rem_pio2f>:
 8006298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800629c:	ed2d 8b04 	vpush	{d8-d9}
 80062a0:	b0d9      	sub	sp, #356	@ 0x164
 80062a2:	4690      	mov	r8, r2
 80062a4:	9001      	str	r0, [sp, #4]
 80062a6:	4ab6      	ldr	r2, [pc, #728]	@ (8006580 <__kernel_rem_pio2f+0x2e8>)
 80062a8:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80062aa:	f118 0f04 	cmn.w	r8, #4
 80062ae:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80062b2:	460f      	mov	r7, r1
 80062b4:	f103 3bff 	add.w	fp, r3, #4294967295
 80062b8:	db26      	blt.n	8006308 <__kernel_rem_pio2f+0x70>
 80062ba:	f1b8 0203 	subs.w	r2, r8, #3
 80062be:	bf48      	it	mi
 80062c0:	f108 0204 	addmi.w	r2, r8, #4
 80062c4:	10d2      	asrs	r2, r2, #3
 80062c6:	1c55      	adds	r5, r2, #1
 80062c8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80062ca:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8006590 <__kernel_rem_pio2f+0x2f8>
 80062ce:	00e8      	lsls	r0, r5, #3
 80062d0:	eba2 060b 	sub.w	r6, r2, fp
 80062d4:	9002      	str	r0, [sp, #8]
 80062d6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80062da:	eb0a 0c0b 	add.w	ip, sl, fp
 80062de:	ac1c      	add	r4, sp, #112	@ 0x70
 80062e0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80062e4:	2000      	movs	r0, #0
 80062e6:	4560      	cmp	r0, ip
 80062e8:	dd10      	ble.n	800630c <__kernel_rem_pio2f+0x74>
 80062ea:	a91c      	add	r1, sp, #112	@ 0x70
 80062ec:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80062f0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80062f4:	2600      	movs	r6, #0
 80062f6:	4556      	cmp	r6, sl
 80062f8:	dc24      	bgt.n	8006344 <__kernel_rem_pio2f+0xac>
 80062fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80062fe:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8006590 <__kernel_rem_pio2f+0x2f8>
 8006302:	4684      	mov	ip, r0
 8006304:	2400      	movs	r4, #0
 8006306:	e016      	b.n	8006336 <__kernel_rem_pio2f+0x9e>
 8006308:	2200      	movs	r2, #0
 800630a:	e7dc      	b.n	80062c6 <__kernel_rem_pio2f+0x2e>
 800630c:	42c6      	cmn	r6, r0
 800630e:	bf5d      	ittte	pl
 8006310:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006314:	ee07 1a90 	vmovpl	s15, r1
 8006318:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800631c:	eef0 7a47 	vmovmi.f32	s15, s14
 8006320:	ece4 7a01 	vstmia	r4!, {s15}
 8006324:	3001      	adds	r0, #1
 8006326:	e7de      	b.n	80062e6 <__kernel_rem_pio2f+0x4e>
 8006328:	ecfe 6a01 	vldmia	lr!, {s13}
 800632c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8006330:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006334:	3401      	adds	r4, #1
 8006336:	455c      	cmp	r4, fp
 8006338:	ddf6      	ble.n	8006328 <__kernel_rem_pio2f+0x90>
 800633a:	ece9 7a01 	vstmia	r9!, {s15}
 800633e:	3601      	adds	r6, #1
 8006340:	3004      	adds	r0, #4
 8006342:	e7d8      	b.n	80062f6 <__kernel_rem_pio2f+0x5e>
 8006344:	a908      	add	r1, sp, #32
 8006346:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800634a:	9104      	str	r1, [sp, #16]
 800634c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800634e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800658c <__kernel_rem_pio2f+0x2f4>
 8006352:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8006588 <__kernel_rem_pio2f+0x2f0>
 8006356:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800635a:	9203      	str	r2, [sp, #12]
 800635c:	4654      	mov	r4, sl
 800635e:	00a2      	lsls	r2, r4, #2
 8006360:	9205      	str	r2, [sp, #20]
 8006362:	aa58      	add	r2, sp, #352	@ 0x160
 8006364:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8006368:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800636c:	a944      	add	r1, sp, #272	@ 0x110
 800636e:	aa08      	add	r2, sp, #32
 8006370:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8006374:	4694      	mov	ip, r2
 8006376:	4626      	mov	r6, r4
 8006378:	2e00      	cmp	r6, #0
 800637a:	dc4c      	bgt.n	8006416 <__kernel_rem_pio2f+0x17e>
 800637c:	4628      	mov	r0, r5
 800637e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006382:	f000 f9f1 	bl	8006768 <scalbnf>
 8006386:	eeb0 8a40 	vmov.f32	s16, s0
 800638a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800638e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006392:	f000 fa4f 	bl	8006834 <floorf>
 8006396:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800639a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800639e:	2d00      	cmp	r5, #0
 80063a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063a4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80063a8:	ee17 9a90 	vmov	r9, s15
 80063ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063b0:	ee38 8a67 	vsub.f32	s16, s16, s15
 80063b4:	dd41      	ble.n	800643a <__kernel_rem_pio2f+0x1a2>
 80063b6:	f104 3cff 	add.w	ip, r4, #4294967295
 80063ba:	a908      	add	r1, sp, #32
 80063bc:	f1c5 0e08 	rsb	lr, r5, #8
 80063c0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80063c4:	fa46 f00e 	asr.w	r0, r6, lr
 80063c8:	4481      	add	r9, r0
 80063ca:	fa00 f00e 	lsl.w	r0, r0, lr
 80063ce:	1a36      	subs	r6, r6, r0
 80063d0:	f1c5 0007 	rsb	r0, r5, #7
 80063d4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80063d8:	4106      	asrs	r6, r0
 80063da:	2e00      	cmp	r6, #0
 80063dc:	dd3c      	ble.n	8006458 <__kernel_rem_pio2f+0x1c0>
 80063de:	f04f 0e00 	mov.w	lr, #0
 80063e2:	f109 0901 	add.w	r9, r9, #1
 80063e6:	4670      	mov	r0, lr
 80063e8:	4574      	cmp	r4, lr
 80063ea:	dc68      	bgt.n	80064be <__kernel_rem_pio2f+0x226>
 80063ec:	2d00      	cmp	r5, #0
 80063ee:	dd03      	ble.n	80063f8 <__kernel_rem_pio2f+0x160>
 80063f0:	2d01      	cmp	r5, #1
 80063f2:	d074      	beq.n	80064de <__kernel_rem_pio2f+0x246>
 80063f4:	2d02      	cmp	r5, #2
 80063f6:	d07d      	beq.n	80064f4 <__kernel_rem_pio2f+0x25c>
 80063f8:	2e02      	cmp	r6, #2
 80063fa:	d12d      	bne.n	8006458 <__kernel_rem_pio2f+0x1c0>
 80063fc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006400:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006404:	b340      	cbz	r0, 8006458 <__kernel_rem_pio2f+0x1c0>
 8006406:	4628      	mov	r0, r5
 8006408:	9306      	str	r3, [sp, #24]
 800640a:	f000 f9ad 	bl	8006768 <scalbnf>
 800640e:	9b06      	ldr	r3, [sp, #24]
 8006410:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006414:	e020      	b.n	8006458 <__kernel_rem_pio2f+0x1c0>
 8006416:	ee60 7a28 	vmul.f32	s15, s0, s17
 800641a:	3e01      	subs	r6, #1
 800641c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006420:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006424:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006428:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800642c:	ecac 0a01 	vstmia	ip!, {s0}
 8006430:	ed30 0a01 	vldmdb	r0!, {s0}
 8006434:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006438:	e79e      	b.n	8006378 <__kernel_rem_pio2f+0xe0>
 800643a:	d105      	bne.n	8006448 <__kernel_rem_pio2f+0x1b0>
 800643c:	1e60      	subs	r0, r4, #1
 800643e:	a908      	add	r1, sp, #32
 8006440:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006444:	11f6      	asrs	r6, r6, #7
 8006446:	e7c8      	b.n	80063da <__kernel_rem_pio2f+0x142>
 8006448:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800644c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006454:	da31      	bge.n	80064ba <__kernel_rem_pio2f+0x222>
 8006456:	2600      	movs	r6, #0
 8006458:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800645c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006460:	f040 8098 	bne.w	8006594 <__kernel_rem_pio2f+0x2fc>
 8006464:	1e60      	subs	r0, r4, #1
 8006466:	2200      	movs	r2, #0
 8006468:	4550      	cmp	r0, sl
 800646a:	da4b      	bge.n	8006504 <__kernel_rem_pio2f+0x26c>
 800646c:	2a00      	cmp	r2, #0
 800646e:	d065      	beq.n	800653c <__kernel_rem_pio2f+0x2a4>
 8006470:	3c01      	subs	r4, #1
 8006472:	ab08      	add	r3, sp, #32
 8006474:	3d08      	subs	r5, #8
 8006476:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d0f8      	beq.n	8006470 <__kernel_rem_pio2f+0x1d8>
 800647e:	4628      	mov	r0, r5
 8006480:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006484:	f000 f970 	bl	8006768 <scalbnf>
 8006488:	1c63      	adds	r3, r4, #1
 800648a:	aa44      	add	r2, sp, #272	@ 0x110
 800648c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800658c <__kernel_rem_pio2f+0x2f4>
 8006490:	0099      	lsls	r1, r3, #2
 8006492:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006496:	4623      	mov	r3, r4
 8006498:	2b00      	cmp	r3, #0
 800649a:	f280 80a9 	bge.w	80065f0 <__kernel_rem_pio2f+0x358>
 800649e:	4623      	mov	r3, r4
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	f2c0 80c7 	blt.w	8006634 <__kernel_rem_pio2f+0x39c>
 80064a6:	aa44      	add	r2, sp, #272	@ 0x110
 80064a8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80064ac:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8006584 <__kernel_rem_pio2f+0x2ec>
 80064b0:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8006590 <__kernel_rem_pio2f+0x2f8>
 80064b4:	2000      	movs	r0, #0
 80064b6:	1ae2      	subs	r2, r4, r3
 80064b8:	e0b1      	b.n	800661e <__kernel_rem_pio2f+0x386>
 80064ba:	2602      	movs	r6, #2
 80064bc:	e78f      	b.n	80063de <__kernel_rem_pio2f+0x146>
 80064be:	f852 1b04 	ldr.w	r1, [r2], #4
 80064c2:	b948      	cbnz	r0, 80064d8 <__kernel_rem_pio2f+0x240>
 80064c4:	b121      	cbz	r1, 80064d0 <__kernel_rem_pio2f+0x238>
 80064c6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80064ca:	f842 1c04 	str.w	r1, [r2, #-4]
 80064ce:	2101      	movs	r1, #1
 80064d0:	f10e 0e01 	add.w	lr, lr, #1
 80064d4:	4608      	mov	r0, r1
 80064d6:	e787      	b.n	80063e8 <__kernel_rem_pio2f+0x150>
 80064d8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80064dc:	e7f5      	b.n	80064ca <__kernel_rem_pio2f+0x232>
 80064de:	f104 3cff 	add.w	ip, r4, #4294967295
 80064e2:	aa08      	add	r2, sp, #32
 80064e4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80064e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80064ec:	a908      	add	r1, sp, #32
 80064ee:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80064f2:	e781      	b.n	80063f8 <__kernel_rem_pio2f+0x160>
 80064f4:	f104 3cff 	add.w	ip, r4, #4294967295
 80064f8:	aa08      	add	r2, sp, #32
 80064fa:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80064fe:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006502:	e7f3      	b.n	80064ec <__kernel_rem_pio2f+0x254>
 8006504:	a908      	add	r1, sp, #32
 8006506:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800650a:	3801      	subs	r0, #1
 800650c:	430a      	orrs	r2, r1
 800650e:	e7ab      	b.n	8006468 <__kernel_rem_pio2f+0x1d0>
 8006510:	3201      	adds	r2, #1
 8006512:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8006516:	2e00      	cmp	r6, #0
 8006518:	d0fa      	beq.n	8006510 <__kernel_rem_pio2f+0x278>
 800651a:	9905      	ldr	r1, [sp, #20]
 800651c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006520:	eb0d 0001 	add.w	r0, sp, r1
 8006524:	18e6      	adds	r6, r4, r3
 8006526:	a91c      	add	r1, sp, #112	@ 0x70
 8006528:	f104 0c01 	add.w	ip, r4, #1
 800652c:	384c      	subs	r0, #76	@ 0x4c
 800652e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8006532:	4422      	add	r2, r4
 8006534:	4562      	cmp	r2, ip
 8006536:	da04      	bge.n	8006542 <__kernel_rem_pio2f+0x2aa>
 8006538:	4614      	mov	r4, r2
 800653a:	e710      	b.n	800635e <__kernel_rem_pio2f+0xc6>
 800653c:	9804      	ldr	r0, [sp, #16]
 800653e:	2201      	movs	r2, #1
 8006540:	e7e7      	b.n	8006512 <__kernel_rem_pio2f+0x27a>
 8006542:	9903      	ldr	r1, [sp, #12]
 8006544:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006548:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800654c:	9105      	str	r1, [sp, #20]
 800654e:	ee07 1a90 	vmov	s15, r1
 8006552:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006556:	2400      	movs	r4, #0
 8006558:	ece6 7a01 	vstmia	r6!, {s15}
 800655c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8006590 <__kernel_rem_pio2f+0x2f8>
 8006560:	46b1      	mov	r9, r6
 8006562:	455c      	cmp	r4, fp
 8006564:	dd04      	ble.n	8006570 <__kernel_rem_pio2f+0x2d8>
 8006566:	ece0 7a01 	vstmia	r0!, {s15}
 800656a:	f10c 0c01 	add.w	ip, ip, #1
 800656e:	e7e1      	b.n	8006534 <__kernel_rem_pio2f+0x29c>
 8006570:	ecfe 6a01 	vldmia	lr!, {s13}
 8006574:	ed39 7a01 	vldmdb	r9!, {s14}
 8006578:	3401      	adds	r4, #1
 800657a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800657e:	e7f0      	b.n	8006562 <__kernel_rem_pio2f+0x2ca>
 8006580:	08006ce8 	.word	0x08006ce8
 8006584:	08006cbc 	.word	0x08006cbc
 8006588:	43800000 	.word	0x43800000
 800658c:	3b800000 	.word	0x3b800000
 8006590:	00000000 	.word	0x00000000
 8006594:	9b02      	ldr	r3, [sp, #8]
 8006596:	eeb0 0a48 	vmov.f32	s0, s16
 800659a:	eba3 0008 	sub.w	r0, r3, r8
 800659e:	f000 f8e3 	bl	8006768 <scalbnf>
 80065a2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8006588 <__kernel_rem_pio2f+0x2f0>
 80065a6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80065aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ae:	db19      	blt.n	80065e4 <__kernel_rem_pio2f+0x34c>
 80065b0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800658c <__kernel_rem_pio2f+0x2f4>
 80065b4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80065b8:	aa08      	add	r2, sp, #32
 80065ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065be:	3508      	adds	r5, #8
 80065c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80065c4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80065c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80065d0:	ee10 3a10 	vmov	r3, s0
 80065d4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80065d8:	ee17 3a90 	vmov	r3, s15
 80065dc:	3401      	adds	r4, #1
 80065de:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80065e2:	e74c      	b.n	800647e <__kernel_rem_pio2f+0x1e6>
 80065e4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80065e8:	aa08      	add	r2, sp, #32
 80065ea:	ee10 3a10 	vmov	r3, s0
 80065ee:	e7f6      	b.n	80065de <__kernel_rem_pio2f+0x346>
 80065f0:	a808      	add	r0, sp, #32
 80065f2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80065f6:	9001      	str	r0, [sp, #4]
 80065f8:	ee07 0a90 	vmov	s15, r0
 80065fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006600:	3b01      	subs	r3, #1
 8006602:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006606:	ee20 0a07 	vmul.f32	s0, s0, s14
 800660a:	ed62 7a01 	vstmdb	r2!, {s15}
 800660e:	e743      	b.n	8006498 <__kernel_rem_pio2f+0x200>
 8006610:	ecfc 6a01 	vldmia	ip!, {s13}
 8006614:	ecb5 7a01 	vldmia	r5!, {s14}
 8006618:	eee6 7a87 	vfma.f32	s15, s13, s14
 800661c:	3001      	adds	r0, #1
 800661e:	4550      	cmp	r0, sl
 8006620:	dc01      	bgt.n	8006626 <__kernel_rem_pio2f+0x38e>
 8006622:	4290      	cmp	r0, r2
 8006624:	ddf4      	ble.n	8006610 <__kernel_rem_pio2f+0x378>
 8006626:	a858      	add	r0, sp, #352	@ 0x160
 8006628:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800662c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8006630:	3b01      	subs	r3, #1
 8006632:	e735      	b.n	80064a0 <__kernel_rem_pio2f+0x208>
 8006634:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006636:	2b02      	cmp	r3, #2
 8006638:	dc09      	bgt.n	800664e <__kernel_rem_pio2f+0x3b6>
 800663a:	2b00      	cmp	r3, #0
 800663c:	dc27      	bgt.n	800668e <__kernel_rem_pio2f+0x3f6>
 800663e:	d040      	beq.n	80066c2 <__kernel_rem_pio2f+0x42a>
 8006640:	f009 0007 	and.w	r0, r9, #7
 8006644:	b059      	add	sp, #356	@ 0x164
 8006646:	ecbd 8b04 	vpop	{d8-d9}
 800664a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800664e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006650:	2b03      	cmp	r3, #3
 8006652:	d1f5      	bne.n	8006640 <__kernel_rem_pio2f+0x3a8>
 8006654:	aa30      	add	r2, sp, #192	@ 0xc0
 8006656:	1f0b      	subs	r3, r1, #4
 8006658:	4413      	add	r3, r2
 800665a:	461a      	mov	r2, r3
 800665c:	4620      	mov	r0, r4
 800665e:	2800      	cmp	r0, #0
 8006660:	dc50      	bgt.n	8006704 <__kernel_rem_pio2f+0x46c>
 8006662:	4622      	mov	r2, r4
 8006664:	2a01      	cmp	r2, #1
 8006666:	dc5d      	bgt.n	8006724 <__kernel_rem_pio2f+0x48c>
 8006668:	ab30      	add	r3, sp, #192	@ 0xc0
 800666a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8006590 <__kernel_rem_pio2f+0x2f8>
 800666e:	440b      	add	r3, r1
 8006670:	2c01      	cmp	r4, #1
 8006672:	dc67      	bgt.n	8006744 <__kernel_rem_pio2f+0x4ac>
 8006674:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8006678:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800667c:	2e00      	cmp	r6, #0
 800667e:	d167      	bne.n	8006750 <__kernel_rem_pio2f+0x4b8>
 8006680:	edc7 6a00 	vstr	s13, [r7]
 8006684:	ed87 7a01 	vstr	s14, [r7, #4]
 8006688:	edc7 7a02 	vstr	s15, [r7, #8]
 800668c:	e7d8      	b.n	8006640 <__kernel_rem_pio2f+0x3a8>
 800668e:	ab30      	add	r3, sp, #192	@ 0xc0
 8006690:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8006590 <__kernel_rem_pio2f+0x2f8>
 8006694:	440b      	add	r3, r1
 8006696:	4622      	mov	r2, r4
 8006698:	2a00      	cmp	r2, #0
 800669a:	da24      	bge.n	80066e6 <__kernel_rem_pio2f+0x44e>
 800669c:	b34e      	cbz	r6, 80066f2 <__kernel_rem_pio2f+0x45a>
 800669e:	eef1 7a47 	vneg.f32	s15, s14
 80066a2:	edc7 7a00 	vstr	s15, [r7]
 80066a6:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80066aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80066ae:	aa31      	add	r2, sp, #196	@ 0xc4
 80066b0:	2301      	movs	r3, #1
 80066b2:	429c      	cmp	r4, r3
 80066b4:	da20      	bge.n	80066f8 <__kernel_rem_pio2f+0x460>
 80066b6:	b10e      	cbz	r6, 80066bc <__kernel_rem_pio2f+0x424>
 80066b8:	eef1 7a67 	vneg.f32	s15, s15
 80066bc:	edc7 7a01 	vstr	s15, [r7, #4]
 80066c0:	e7be      	b.n	8006640 <__kernel_rem_pio2f+0x3a8>
 80066c2:	ab30      	add	r3, sp, #192	@ 0xc0
 80066c4:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8006590 <__kernel_rem_pio2f+0x2f8>
 80066c8:	440b      	add	r3, r1
 80066ca:	2c00      	cmp	r4, #0
 80066cc:	da05      	bge.n	80066da <__kernel_rem_pio2f+0x442>
 80066ce:	b10e      	cbz	r6, 80066d4 <__kernel_rem_pio2f+0x43c>
 80066d0:	eef1 7a67 	vneg.f32	s15, s15
 80066d4:	edc7 7a00 	vstr	s15, [r7]
 80066d8:	e7b2      	b.n	8006640 <__kernel_rem_pio2f+0x3a8>
 80066da:	ed33 7a01 	vldmdb	r3!, {s14}
 80066de:	3c01      	subs	r4, #1
 80066e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80066e4:	e7f1      	b.n	80066ca <__kernel_rem_pio2f+0x432>
 80066e6:	ed73 7a01 	vldmdb	r3!, {s15}
 80066ea:	3a01      	subs	r2, #1
 80066ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066f0:	e7d2      	b.n	8006698 <__kernel_rem_pio2f+0x400>
 80066f2:	eef0 7a47 	vmov.f32	s15, s14
 80066f6:	e7d4      	b.n	80066a2 <__kernel_rem_pio2f+0x40a>
 80066f8:	ecb2 7a01 	vldmia	r2!, {s14}
 80066fc:	3301      	adds	r3, #1
 80066fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006702:	e7d6      	b.n	80066b2 <__kernel_rem_pio2f+0x41a>
 8006704:	ed72 7a01 	vldmdb	r2!, {s15}
 8006708:	edd2 6a01 	vldr	s13, [r2, #4]
 800670c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006710:	3801      	subs	r0, #1
 8006712:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006716:	ed82 7a00 	vstr	s14, [r2]
 800671a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800671e:	edc2 7a01 	vstr	s15, [r2, #4]
 8006722:	e79c      	b.n	800665e <__kernel_rem_pio2f+0x3c6>
 8006724:	ed73 7a01 	vldmdb	r3!, {s15}
 8006728:	edd3 6a01 	vldr	s13, [r3, #4]
 800672c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006730:	3a01      	subs	r2, #1
 8006732:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006736:	ed83 7a00 	vstr	s14, [r3]
 800673a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800673e:	edc3 7a01 	vstr	s15, [r3, #4]
 8006742:	e78f      	b.n	8006664 <__kernel_rem_pio2f+0x3cc>
 8006744:	ed33 7a01 	vldmdb	r3!, {s14}
 8006748:	3c01      	subs	r4, #1
 800674a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800674e:	e78f      	b.n	8006670 <__kernel_rem_pio2f+0x3d8>
 8006750:	eef1 6a66 	vneg.f32	s13, s13
 8006754:	eeb1 7a47 	vneg.f32	s14, s14
 8006758:	edc7 6a00 	vstr	s13, [r7]
 800675c:	ed87 7a01 	vstr	s14, [r7, #4]
 8006760:	eef1 7a67 	vneg.f32	s15, s15
 8006764:	e790      	b.n	8006688 <__kernel_rem_pio2f+0x3f0>
 8006766:	bf00      	nop

08006768 <scalbnf>:
 8006768:	ee10 3a10 	vmov	r3, s0
 800676c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006770:	d02b      	beq.n	80067ca <scalbnf+0x62>
 8006772:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006776:	d302      	bcc.n	800677e <scalbnf+0x16>
 8006778:	ee30 0a00 	vadd.f32	s0, s0, s0
 800677c:	4770      	bx	lr
 800677e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006782:	d123      	bne.n	80067cc <scalbnf+0x64>
 8006784:	4b24      	ldr	r3, [pc, #144]	@ (8006818 <scalbnf+0xb0>)
 8006786:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800681c <scalbnf+0xb4>
 800678a:	4298      	cmp	r0, r3
 800678c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006790:	db17      	blt.n	80067c2 <scalbnf+0x5a>
 8006792:	ee10 3a10 	vmov	r3, s0
 8006796:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800679a:	3a19      	subs	r2, #25
 800679c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80067a0:	4288      	cmp	r0, r1
 80067a2:	dd15      	ble.n	80067d0 <scalbnf+0x68>
 80067a4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006820 <scalbnf+0xb8>
 80067a8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006824 <scalbnf+0xbc>
 80067ac:	ee10 3a10 	vmov	r3, s0
 80067b0:	eeb0 7a67 	vmov.f32	s14, s15
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	bfb8      	it	lt
 80067b8:	eef0 7a66 	vmovlt.f32	s15, s13
 80067bc:	ee27 0a87 	vmul.f32	s0, s15, s14
 80067c0:	4770      	bx	lr
 80067c2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006828 <scalbnf+0xc0>
 80067c6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80067ca:	4770      	bx	lr
 80067cc:	0dd2      	lsrs	r2, r2, #23
 80067ce:	e7e5      	b.n	800679c <scalbnf+0x34>
 80067d0:	4410      	add	r0, r2
 80067d2:	28fe      	cmp	r0, #254	@ 0xfe
 80067d4:	dce6      	bgt.n	80067a4 <scalbnf+0x3c>
 80067d6:	2800      	cmp	r0, #0
 80067d8:	dd06      	ble.n	80067e8 <scalbnf+0x80>
 80067da:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80067de:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80067e2:	ee00 3a10 	vmov	s0, r3
 80067e6:	4770      	bx	lr
 80067e8:	f110 0f16 	cmn.w	r0, #22
 80067ec:	da09      	bge.n	8006802 <scalbnf+0x9a>
 80067ee:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006828 <scalbnf+0xc0>
 80067f2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800682c <scalbnf+0xc4>
 80067f6:	ee10 3a10 	vmov	r3, s0
 80067fa:	eeb0 7a67 	vmov.f32	s14, s15
 80067fe:	2b00      	cmp	r3, #0
 8006800:	e7d9      	b.n	80067b6 <scalbnf+0x4e>
 8006802:	3019      	adds	r0, #25
 8006804:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006808:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800680c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006830 <scalbnf+0xc8>
 8006810:	ee07 3a90 	vmov	s15, r3
 8006814:	e7d7      	b.n	80067c6 <scalbnf+0x5e>
 8006816:	bf00      	nop
 8006818:	ffff3cb0 	.word	0xffff3cb0
 800681c:	4c000000 	.word	0x4c000000
 8006820:	7149f2ca 	.word	0x7149f2ca
 8006824:	f149f2ca 	.word	0xf149f2ca
 8006828:	0da24260 	.word	0x0da24260
 800682c:	8da24260 	.word	0x8da24260
 8006830:	33000000 	.word	0x33000000

08006834 <floorf>:
 8006834:	ee10 3a10 	vmov	r3, s0
 8006838:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800683c:	3a7f      	subs	r2, #127	@ 0x7f
 800683e:	2a16      	cmp	r2, #22
 8006840:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006844:	dc2b      	bgt.n	800689e <floorf+0x6a>
 8006846:	2a00      	cmp	r2, #0
 8006848:	da12      	bge.n	8006870 <floorf+0x3c>
 800684a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80068b0 <floorf+0x7c>
 800684e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006852:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800685a:	dd06      	ble.n	800686a <floorf+0x36>
 800685c:	2b00      	cmp	r3, #0
 800685e:	da24      	bge.n	80068aa <floorf+0x76>
 8006860:	2900      	cmp	r1, #0
 8006862:	4b14      	ldr	r3, [pc, #80]	@ (80068b4 <floorf+0x80>)
 8006864:	bf08      	it	eq
 8006866:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800686a:	ee00 3a10 	vmov	s0, r3
 800686e:	4770      	bx	lr
 8006870:	4911      	ldr	r1, [pc, #68]	@ (80068b8 <floorf+0x84>)
 8006872:	4111      	asrs	r1, r2
 8006874:	420b      	tst	r3, r1
 8006876:	d0fa      	beq.n	800686e <floorf+0x3a>
 8006878:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80068b0 <floorf+0x7c>
 800687c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006880:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006888:	ddef      	ble.n	800686a <floorf+0x36>
 800688a:	2b00      	cmp	r3, #0
 800688c:	bfbe      	ittt	lt
 800688e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8006892:	fa40 f202 	asrlt.w	r2, r0, r2
 8006896:	189b      	addlt	r3, r3, r2
 8006898:	ea23 0301 	bic.w	r3, r3, r1
 800689c:	e7e5      	b.n	800686a <floorf+0x36>
 800689e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80068a2:	d3e4      	bcc.n	800686e <floorf+0x3a>
 80068a4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80068a8:	4770      	bx	lr
 80068aa:	2300      	movs	r3, #0
 80068ac:	e7dd      	b.n	800686a <floorf+0x36>
 80068ae:	bf00      	nop
 80068b0:	7149f2ca 	.word	0x7149f2ca
 80068b4:	bf800000 	.word	0xbf800000
 80068b8:	007fffff 	.word	0x007fffff

080068bc <_init>:
 80068bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068be:	bf00      	nop
 80068c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068c2:	bc08      	pop	{r3}
 80068c4:	469e      	mov	lr, r3
 80068c6:	4770      	bx	lr

080068c8 <_fini>:
 80068c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ca:	bf00      	nop
 80068cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ce:	bc08      	pop	{r3}
 80068d0:	469e      	mov	lr, r3
 80068d2:	4770      	bx	lr
