\hypertarget{struct_m_t_b___mem_map}{}\doxysection{M\+T\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_t_b___mem_map}\index{MTB\_MemMap@{MTB\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_af02973e301b85c6ea0c6ba7520b59173}{P\+O\+S\+I\+T\+I\+ON}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a4398e867901c87b7b9d86f7a4730d1c2}{M\+A\+S\+T\+ER}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a69ea771a865eb621e80af63894c65982}{F\+L\+OW}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a11667e8893e740c2275248dafcc874ed}{B\+A\+SE}}
\item 
\mbox{\Hypertarget{struct_m_t_b___mem_map_a172ff600859c461e34dc403b3a6dc3ed}\label{struct_m_t_b___mem_map_a172ff600859c461e34dc403b3a6dc3ed}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}3824\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_afb3fb2741fa86e77bf0e514f4d4dc96e}{M\+O\+D\+E\+C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_m_t_b___mem_map_a404eebe408f9386a32efe60d533a89ea}\label{struct_m_t_b___mem_map_a404eebe408f9386a32efe60d533a89ea}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}156\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a5709bb3455f82d56406ad14e3a8c182e}{T\+A\+G\+S\+ET}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a341492ac466b6c26b188093417006f72}{T\+A\+G\+C\+L\+E\+AR}}
\item 
\mbox{\Hypertarget{struct_m_t_b___mem_map_a6a9efecd836ca4d1dd3d7058600f042e}\label{struct_m_t_b___mem_map_a6a9efecd836ca4d1dd3d7058600f042e}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a6fea4948a50a4c0283e2fe15468ddb41}{L\+O\+C\+K\+A\+C\+C\+E\+SS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_aac267fb66879aa477f7e0185507d688b}{L\+O\+C\+K\+S\+T\+AT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a5bc0007724226eb21df485ee381283e1}{A\+U\+T\+H\+S\+T\+AT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a64a9fe1c83fa72b2b38696ed80856b73}{D\+E\+V\+I\+C\+E\+A\+R\+CH}}
\item 
\mbox{\Hypertarget{struct_m_t_b___mem_map_adaf45585328ad77c4b9c56ded53c3acc}\label{struct_m_t_b___mem_map_adaf45585328ad77c4b9c56ded53c3acc}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a85b25744edf0f8a61d1d40bdf636e87e}{D\+E\+V\+I\+C\+E\+C\+FG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_ae15d7775b4603c2f81ab69dcd560c523}{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_a1e121406a44ce4c5261292e960a86e29}{P\+E\+R\+I\+P\+H\+ID}} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b___mem_map_aad4a8dcad1e9b3d04375b85c6c37f09f}{C\+O\+M\+P\+ID}} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
M\+TB -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_t_b___mem_map_a5bc0007724226eb21df485ee381283e1}\label{struct_m_t_b___mem_map_a5bc0007724226eb21df485ee381283e1}} 
\index{MTB\_MemMap@{MTB\_MemMap}!AUTHSTAT@{AUTHSTAT}}
\index{AUTHSTAT@{AUTHSTAT}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{AUTHSTAT}{AUTHSTAT}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+A\+U\+T\+H\+S\+T\+AT}

Authentication Status Register, offset\+: 0x\+F\+B8 \mbox{\Hypertarget{struct_m_t_b___mem_map_a11667e8893e740c2275248dafcc874ed}\label{struct_m_t_b___mem_map_a11667e8893e740c2275248dafcc874ed}} 
\index{MTB\_MemMap@{MTB\_MemMap}!BASE@{BASE}}
\index{BASE@{BASE}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{BASE}{BASE}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+B\+A\+SE}

M\+TB Base Register, offset\+: 0xC \mbox{\Hypertarget{struct_m_t_b___mem_map_aad4a8dcad1e9b3d04375b85c6c37f09f}\label{struct_m_t_b___mem_map_aad4a8dcad1e9b3d04375b85c6c37f09f}} 
\index{MTB\_MemMap@{MTB\_MemMap}!COMPID@{COMPID}}
\index{COMPID@{COMPID}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{COMPID}{COMPID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+C\+O\+M\+P\+ID\mbox{[}4\mbox{]}}

Component ID Register, array offset\+: 0x\+F\+F0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a64a9fe1c83fa72b2b38696ed80856b73}\label{struct_m_t_b___mem_map_a64a9fe1c83fa72b2b38696ed80856b73}} 
\index{MTB\_MemMap@{MTB\_MemMap}!DEVICEARCH@{DEVICEARCH}}
\index{DEVICEARCH@{DEVICEARCH}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{DEVICEARCH}{DEVICEARCH}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+A\+R\+CH}

Device Architecture Register, offset\+: 0x\+F\+BC \mbox{\Hypertarget{struct_m_t_b___mem_map_a85b25744edf0f8a61d1d40bdf636e87e}\label{struct_m_t_b___mem_map_a85b25744edf0f8a61d1d40bdf636e87e}} 
\index{MTB\_MemMap@{MTB\_MemMap}!DEVICECFG@{DEVICECFG}}
\index{DEVICECFG@{DEVICECFG}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{DEVICECFG}{DEVICECFG}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+C\+FG}

Device Configuration Register, offset\+: 0x\+F\+C8 \mbox{\Hypertarget{struct_m_t_b___mem_map_ae15d7775b4603c2f81ab69dcd560c523}\label{struct_m_t_b___mem_map_ae15d7775b4603c2f81ab69dcd560c523}} 
\index{MTB\_MemMap@{MTB\_MemMap}!DEVICETYPID@{DEVICETYPID}}
\index{DEVICETYPID@{DEVICETYPID}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{DEVICETYPID}{DEVICETYPID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}

Device Type Identifier Register, offset\+: 0x\+F\+CC \mbox{\Hypertarget{struct_m_t_b___mem_map_a69ea771a865eb621e80af63894c65982}\label{struct_m_t_b___mem_map_a69ea771a865eb621e80af63894c65982}} 
\index{MTB\_MemMap@{MTB\_MemMap}!FLOW@{FLOW}}
\index{FLOW@{FLOW}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{FLOW}{FLOW}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+F\+L\+OW}

M\+TB Flow Register, offset\+: 0x8 \mbox{\Hypertarget{struct_m_t_b___mem_map_a6fea4948a50a4c0283e2fe15468ddb41}\label{struct_m_t_b___mem_map_a6fea4948a50a4c0283e2fe15468ddb41}} 
\index{MTB\_MemMap@{MTB\_MemMap}!LOCKACCESS@{LOCKACCESS}}
\index{LOCKACCESS@{LOCKACCESS}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{LOCKACCESS}{LOCKACCESS}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+L\+O\+C\+K\+A\+C\+C\+E\+SS}

Lock Access Register, offset\+: 0x\+F\+B0 \mbox{\Hypertarget{struct_m_t_b___mem_map_aac267fb66879aa477f7e0185507d688b}\label{struct_m_t_b___mem_map_aac267fb66879aa477f7e0185507d688b}} 
\index{MTB\_MemMap@{MTB\_MemMap}!LOCKSTAT@{LOCKSTAT}}
\index{LOCKSTAT@{LOCKSTAT}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{LOCKSTAT}{LOCKSTAT}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+L\+O\+C\+K\+S\+T\+AT}

Lock Status Register, offset\+: 0x\+F\+B4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a4398e867901c87b7b9d86f7a4730d1c2}\label{struct_m_t_b___mem_map_a4398e867901c87b7b9d86f7a4730d1c2}} 
\index{MTB\_MemMap@{MTB\_MemMap}!MASTER@{MASTER}}
\index{MASTER@{MASTER}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{MASTER}{MASTER}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+M\+A\+S\+T\+ER}

M\+TB Master Register, offset\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_afb3fb2741fa86e77bf0e514f4d4dc96e}\label{struct_m_t_b___mem_map_afb3fb2741fa86e77bf0e514f4d4dc96e}} 
\index{MTB\_MemMap@{MTB\_MemMap}!MODECTRL@{MODECTRL}}
\index{MODECTRL@{MODECTRL}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{MODECTRL}{MODECTRL}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+M\+O\+D\+E\+C\+T\+RL}

Integration Mode Control Register, offset\+: 0x\+F00 \mbox{\Hypertarget{struct_m_t_b___mem_map_a1e121406a44ce4c5261292e960a86e29}\label{struct_m_t_b___mem_map_a1e121406a44ce4c5261292e960a86e29}} 
\index{MTB\_MemMap@{MTB\_MemMap}!PERIPHID@{PERIPHID}}
\index{PERIPHID@{PERIPHID}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{PERIPHID}{PERIPHID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+P\+E\+R\+I\+P\+H\+ID\mbox{[}8\mbox{]}}

Peripheral ID Register, array offset\+: 0x\+F\+D0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_af02973e301b85c6ea0c6ba7520b59173}\label{struct_m_t_b___mem_map_af02973e301b85c6ea0c6ba7520b59173}} 
\index{MTB\_MemMap@{MTB\_MemMap}!POSITION@{POSITION}}
\index{POSITION@{POSITION}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{POSITION}{POSITION}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+P\+O\+S\+I\+T\+I\+ON}

M\+TB Position Register, offset\+: 0x0 \mbox{\Hypertarget{struct_m_t_b___mem_map_a341492ac466b6c26b188093417006f72}\label{struct_m_t_b___mem_map_a341492ac466b6c26b188093417006f72}} 
\index{MTB\_MemMap@{MTB\_MemMap}!TAGCLEAR@{TAGCLEAR}}
\index{TAGCLEAR@{TAGCLEAR}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{TAGCLEAR}{TAGCLEAR}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+T\+A\+G\+C\+L\+E\+AR}

Claim T\+AG Clear Register, offset\+: 0x\+F\+A4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a5709bb3455f82d56406ad14e3a8c182e}\label{struct_m_t_b___mem_map_a5709bb3455f82d56406ad14e3a8c182e}} 
\index{MTB\_MemMap@{MTB\_MemMap}!TAGSET@{TAGSET}}
\index{TAGSET@{TAGSET}!MTB\_MemMap@{MTB\_MemMap}}
\doxysubsubsection{\texorpdfstring{TAGSET}{TAGSET}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+T\+A\+G\+S\+ET}

Claim T\+AG Set Register, offset\+: 0x\+F\+A0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
