[1] David H. Albonesi. 1998. Dynamic IPC/Clock Rate Optimization. In Proceedings
of the 25th Annual International Symposium on Computer Architecture (ISCA
’98). TEEE Computer Society, Washington, DC, USA, 282-292. https://doi.org/
10.1145/279358.279397

[2] Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali
Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh
Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D.
Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Comput. Archit.
News 39, 2 (Aug. 2011), 1-7. https://doi.org/10.1145/2024716.2024718
[3] Ramazan Bitirgen, Engin Ipek, and Jose F. Martinez. 2008. Coordinated Management of Multiple Interacting Resources in Chip Multiprocessors: A Machine
Learning Approach. In Proceedings of the 41st Annual IEEE/ACM International
Symposium on Microarchitecture (MICRO 41). IEEE Computer Society, Washington, DC, USA, 318-329. https://doi.org/10.1109/MICRO.2008.4771801

[4] D.M. Brooks, P. Bose, S.E. Schuster, H. Jacobson, PN. Kudva, A. Buyuktosunoglu, J.-D. Wellman, V. Zyuban, M. Gupta, and P.W. Cook. 2000. Power-aware
microarchitecture: design and modeling challenges for next-generation microprocessors. Micro, IEEE 20, 6 (Nov 2000), 26-44. https://doi.org/10.1109/40.888701
[5] Alper Buyuktosunoglu, David Albonesi, Stanley Schuster, David Brooks, Pradip
Bose, and Peter Cook. 2001. A Circuit Level Implementation of an Adaptive
Issue Queue for Power-aware Microprocessors. In Proceedings of the 11th Great
Lakes Symposium on VLSI (GLSVLSI ’01). ACM, New York, NY, USA, 73-78.
https://doi.org/10.1145/368122.368807

[6] Inc. Cadence Design Systems. 2013. Best Practices for Implementing ARM
Cortex(R)-A12 Processor and MaliTM-T6XX GPUs for Mid-Range Mobile SoCs.
(2013). http://Awww.armtechforum.com.cn/2013/3_Cadence.pdf

[7] James Charles, Preet Jassi, Narayan S Ananth, Abbas Sadat, and Alexandra
Fedorova. 2009. Evaluation of the Intel® Core(TM) i7 Turbo Boost feature. In
Workload Characterization, 2009. IISWC 2009. IEEE International Symposium
on, TEEE, 188-197.

[8] Tianshi Chen, Zidong Du, Ninghui Sun, Jia Wang, Chengyong Wu, Yunji Chen,
and Olivier Temam. 2014. DianNao: A Small-footprint High-throughput Accelerator for Ubiquitous Machine-learning. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS ’14). ACM, New York, NY, USA, 269-284.
https://doi.org/10.1145/2541940.2541967

[9] Yu-Hsin Chen, Joel Emer, and Vivienne Sze. 2016. Eyeriss: A Spatial Architecture
for Energy-efficient Dataflow for Convolutional Neural Networks. In Proceedings
of the 43rd International Symposium on Computer Architecture (ISCA ’16). TEEE
Press, Piscataway, NJ, USA, 367-379. https://doi.org/10.1109/ISCA.2016.40
[10] LT. Clark, E.J. Hoffman, J. Miller, M. Biyani, Yuyun Liao, Stephen Strazdus, M.
Morrow, K.E. Velarde, and M.A. Yarch. 2001. An embedded 32-b microprocessor
core for low-power and high-performance applications. Solid-State Circuits, IEEE
Journal of 36, 11 (Nov 2001), 1599-1608. https://doi.org/10.1109/4.962279
[11] Monica Donno, Alessandro Ivaldi, Luca Benini, and Enrico Macii. 2003. Clocktree Power Optimization Based on RTL Clock-gating. In Proceedings of the 40th
Annual Design Automation Conference (DAC ’03). ACM, New York, NY, USA,
622-627. https://doi.org/10.1145/775832.775989

[12] Monica Donno, Enrico Macii, and Luca Mazzoni. 2004. Power-aware Clock
Tree Planning. In Proceedings of the 2004 International Symposium on Physical
Design (ISPD ’04). ACM, New York, NY, USA, 138-147. https://doi.org/10.
1145/981066.981097

[13] Monica Donno, Enrico Macii, and Luca Mazzoni. 2004. Power-aware Clock
Tree Planning. In Proceedings of the 2004 International Symposium on Physical
Design (ISPD ’04). ACM, New York, NY, USA, 138-147. https://doi.org/10.
1145/981066.981097

[14] Zidong Du, Robert Fasthuber, Tianshi Chen, Paolo Ienne, Ling Li, Tao Luo,
Xiaobing Feng, Yunji Chen, and Olivier Temam. 2015. ShiDianNao: Shifting
Vision Processing Closer to the Sensor. In Proceedings of the 42Nd Annual
International Symposium on Computer Architecture (ISCA ’15). ACM, New York,
NY, USA, 92-104. https://doi.org/10.1145/2749469.2750389

[15] D. Duarte, V. Narayanan, and M. J. Irwin. 2002. Impact of technology scaling
in the clock system power. In Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002. 52-57.
https://doi.org/10.1109/IS VLSI.2002.1016875

[16] Christophe Dubach, Timothy M. Jones, Edwin V. Bonilla, and Michael F. P.
O’Boyle. 2010. A Predictive Model for Dynamic Microarchitectural Adaptivity
Control. In Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO ’43). IEEE Computer Society, Washington,
DC, USA, 485-496. https://doi.org/10.1109/MICRO.2010.14

[17] Hadi Esmaeilzadeh, Pooya Saeedi, Babak Nadjar Araabi, Caro Lucas, and
Sied Mehdi Fakhraie. 2006. Neural network stream processing core (NnSP)
for embedded systems. In Circuits and Systems, 2006. ISCAS 2006. Proceedings.
2006 IEEE International Symposium on. TEEE, 4-pp.

[18] Hadi Esmaeilzadeh, Adrian Sampson, Luis Ceze, and Doug Burger. 2012. Neural
Acceleration for General-Purpose Approximate Programs. In Proceedings of the
2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
(MICRO-45). TEEE Computer Society, Washington, DC, USA, 449-460. https:
//doi.org/10.1109/MICRO.2012.48

[19] Stijn Eyerman and Lieven Eeckhout. 2011. Fine-grained DVFS Using On-chip
Regulators. ACM Trans. Archit. Code Optim. 8, 1, Article 1 (Feb. 2011), 24 pages.
https://doi.org/10.1145/1952998.1952999

[20] Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, and James E. Smith. 2006.
A Performance Counter Architecture for Computing Accurate CPI Components.
In Proceedings of the 12th International Conference on Architectural Support
for Programming Languages and Operating Systems (ASPLOS XII), ACM, New
York, NY, USA, 175-184. https://doi.org/10.1145/1168857.1168880

[21] Daniele Folegnani and Antonio Gonzélez. 2001. Energy-effective Issue Logic. In
Proceedings of the 28th Annual International Symposium on Computer Architecture (ISCA ’01). ACM, New York, NY, USA, 230-239. https://doi.org/10.1145/
379240.379266

[22] E. G. Friedman. 2001. Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 89,5 (May 2001), 665-692. https://doi.org/10.1109/
5.929649

[23] Hamid Reza Ghasemi and Nam Sung Kim. 2014. RCS: Runtime Resource and
Core Scaling for Power-constrained Multi-core Processors. In Proceedings of the
23rd International Conference on Parallel Architectures and Compilation (PACT
’14). ACM, New York, NY, USA, 251-262. https://doi.org/10.1145/2628071.
2628095

[24] V. Govindaraju, C. H. Ho, T. Nowatzki, J. Chhugani, N. Satish, K. Sankaralingam,
and C. Kim, 2012, DySER: Unifying Functionality and Parallelism Specialization
for Energy-Efficient Computing. IEEE Micro 32, 5 (Sept 2012), 38-51. https:
//doi.org/10.1109/MM.2012.51

[25] Beayna Grigorian, Nazanin Farahpour, and Glenn Reinman. 2015. BRAINIAC:
Bringing reliable accuracy into neurally-implemented approximate computing. In
High Performance Computer Architecture (HPCA), 2015 IEEE 21st International
Symposium on, TEEE, 615-626.

[26] Paul E Gronowski, William J Bowhill, Ronald P Preston, Michael K Gowan, and
Randy L Allmon, 1998. High-performance microprocessor design. IEEE Journal
of Solid-State Circuits 33, 5 (1998), 676-686.

[27] Erika Gunadi and Mikko H. Lipasti. 2011. CRIB: Consolidated Rename, Issue,
and Bypass. In Proceedings of the 38th Annual International Symposium on
Computer Architecture (ISCA ’ 11). ACM, New York, NY, USA, 23-32. https:
//doi.org/10.1145/2000064.2000068

[28] H. Hanson, §.W. Keckler, 8. Ghiasi, K. Rajamani, F. Rawson, and J. Rubio. 2007.
Thermal response to DVFS: analysis with an Intel Pentium M. In Low Power
Electronics and Design (ISLPED), 2007 ACM/IEEE International Symposium on.
219-224. https://doi.org/10.1145/1283780.1283827

[29] Mark D. Hill and Michael R. Marty. 2008. Amdahl’s Law in the Multicore Era.
Computer 41, 7 July 2008), 33-38. https://doi.org/10.1109/MC.2008.209

[30] R. Ho, K. W. Mai, and M. A. Horowitz. 2001. The future of wires. Proc. IEEE
89, 4 (Apr 2001), 490-504. https://doi.org/10.1109/5.920580

[31] Houman Homayoun, Avesta Sasan, Jean-Luc Gaudiot, and Alex Veidenbaum.
2011. Reducing Power in All Major CAM and SRAM-Based Processor Units via
Centralized, Dynamic Resource Size Management. IEEE Trans. Very Large Scale
Integr. Syst. 19, 11 (Nov. 2011), 2081-2094. https://doi.org/10.1109/TVLSI.2010.
2064185

[32] Chang-Hong Hsu, Yunqi Zhang, Michael A Laurenzano, David Meisner, Thomas
Wenisch, Lingjia Tang, Jason Mars, Ron Dreslinski, Vinicius Petrucci, Michael A
Laurenzano, and others. 2015. Adrenaline: Pinpointing and reining in tail queries
with quick voltage boosting. Proceedings of the 2015 IEEE 21st International
Symposium on High Performance Computer Architecture (HPCA), HPCA 15
(2015).

[33] Zhigang Hu, Alper Buyuktosunoglu, Viji Srinivasan, Victor Zyuban, Hans Jacobson, and Pradip Bose. 2004. Microarchitectural Techniques for Power Gating of
Execution Units. In Proceedings of the 2004 International Symposium on Low
Power Electronics and Design (ISLPED 04), ACM, New York, NY, USA, 32-37.
https://doi.org/10.1145/1013235.1013249

[34] Engin Ipek, Meyrem Kirman, Nevin Kirman, and Jose F. Martinez. 2007. Core Fusion: Accommodating Software Diversity in Chip Multiprocessors. In Proceedings
of the 34th Annual International Symposium on Computer Architecture (ISCA ’07).
ACM, New York, NY, USA, 186-197. https://doi.org/10.1145/1250662.1250686
[35] Tejas S. Karkhanis and James E. Smith. 2004. A First-Order Superscalar Processor
Model. In Proceedings of the 31st Annual International Symposium on Computer
Architecture (ISCA ’04). IEEE Computer Society, Washington, DC, USA, 338-.
http://dl.acm.org/citation.cfim?id=998680.1006729

[36] Stefanos Kaxiras and Margaret Martonosi. 2008. Computer Architecture techniques for power-efficiency. Synthesis Lectures on Computer Architecture 3
(2008), 1-207.

[37] Khubaib, M. Aater Suleman, Milad Hashemi, Chris Wilkerson, and Yale N.
Patt. 2012. MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP. In Proceedings of the 2012 45th Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO-45). TEEE
Computer Society, Washington, DC, USA, 305-316. https://doi.org/10.1109/
MICRO.2012.36

[38] Jason Sungtae Kim, Michael Bedford Taylor, Jason Miller, and David Wentzlaff.
2003. Energy Characterization of a Tiled Architecture Processor with On-chip
Networks. In Proceedings of the 2003 International Symposium on Low Power
Electronics and Design (ISLPED ’03). ACM, New York, NY, USA, 424-427,
https://doi.org/10.1145/871506.871610

[39] Wonyoung Kim, M.S. Gupta, Gu-Yeon Wei, and D. Brooks. 2008. System level
analysis of fast, per-core DVFS using on-chip switching regulators. In High
Performance Computer Architecture, 2008. HPCA 2008, IEEE 14th International
Symposium on. 123-134. https://doi.org/10.1109/HPCA.2008.4658633

[40] Yuya Kora, Kyohei Yamaguchi, and Hideki Ando. 2013. MLP-aware dynamic
instruction window resizing for adaptively exploiting both ILP and MLP. In
Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture. ACM, 37-48.

[41] Benjamin C. Lee and David Brooks. 2008. Efficiency Trends and Limits from
Comprehensive Microarchitectural Adaptivity. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS XIII). ACM, New York, NY, USA, 36-47.
https://doi.org/10.1145/1346281.1346288

[42] Dong Jin Lee. 2011. High-performance and Low-power Clock Network Synthesis
in the Presence of Variation. Ph.D, Dissertation. Citeseer.

[43] Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen,
and Norman P. Jouppi. 2009. McPAT: An Integrated Power, Area, and Timing
Modeling Framework for Multicore and Manycore Architectures. In Proceedings
of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture
(MICRO 42). ACM, New York, NY, USA, 469-480. https://doi.org/10.1145/
[44] ]Hong-Ting Lin, Yi-Lin Chuang, and Tsung-Yi Ho. 2011. Pulsed-latch-based
Clock Tree Migration for Dynamic Power Reduction. In Proceedings of the
17th IEEE/ACM International Symposium on Low-power Electronics and Design
(ISLPED ’11). TEEE Press, Piscataway, NJ, USA, 39-44. http://dl.acm.org/
citation.cfim ?id=2016802.2016813

[45] Jingwei Lu, Wing-Kai Chow, and Chiu-Wing Sham. 2012. Fast Power- and Slewaware Gated Clock Tree Synthesis. IEEE Trans. Very Large Scale Integr. Syst. 20,
11 (Nov. 2012), 2094-2103. https://doi.org/10.1109/TVLSI.2011.2168834
[46] Andrew Lukefahr, Shruti Padmanabha, Reetuparna Das, Faissal M. Sleiman,
Ronald Dreslinski, Thomas F, Wenisch, and Scott Mahlke. 2012. Composite
Cores: Pushing Heterogeneity Into a Core. In Proceedings of the 2012 45th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-45).
IEEE Computer Society, Washington, DC, USA, 317-328. https://doi.org/10.
1109/MICRO.2012.37

[47] Kai Ma and Xiaorui Wang. 2012. PGCapping: Exploiting Power Gating for
Power Capping and Core Lifetime Balancing in CMPs. In Proceedings of the 21st
International Conference on Parallel Architectures and Compilation Techniques
(PACT ’12). ACM, New York, NY, USA, 13-22. https://doi.org/10.1145/23708 16.
2370821

[48] Jaewon Oh and Massoud Pedram. 2001. Gated clock routing for low-power microprocessor design. Computer-Aided Design of Integrated Circuits and Systems,
JEEE Transactions on 20, 6 (2001), 715-722.

[49] Shruti Padmanabha, Andrew Lukefahr, Reetuparna Das, and Scott Mahlke. 2013.
Trace Based Phase Prediction for Tightly-coupled Heterogeneous Cores. In
Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-46). ACM, New York, NY, USA, 445-456. https:
/doi.org/10.1145/2540708.2540746

[50] Jatuchai Pangjun and Sachin S. Sapatnekar. 2002. Low-power Clock Distribution
Using Multiple Voltages and Reduced Swings. [EEE Trans. Very Large Scale
Integr. Syst. 10, 3 June 2002), 309-318. https://doi.org/10.1109/TVLSI.2002.
1043334

[51] Erez Perelman, Greg Hamerly, Michael Van Biesbrouck, Timothy Sherwood,
and Brad Calder. 2003. Using SimPoint for Accurate and Efficient Simulation.
In Proceedings of the 2003 ACM SIGMETRICS International Conference on
Measurement and Modeling of Computer Systems (SIGMETRICS ’03). ACM,
New York, NY, USA, 318-319. https://doi.org/10.1145/781027.781076

[52] Paula Petrica, Adam M. Izraelevitz, David H. Albonesi, and Christine A. Shoemaker. 2013. Flicker: A Dynamically Adaptive Architecture for Power Limited
Multicore Systems. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA ’13). ACM, New York, NY, USA, 13-23.
https://doi.org/10.1145/2485922.2485924

[53] Dmitry Ponomarev, Gurhan Kucuk, and Kanad Ghose. 2006. Dynamic Resizing
of Superscalar Datapath Components for Energy Efficiency. IEEE Trans. Comput.
55, 2 (2006), 199-213. https://doi.org/10.1109/TC.2006.23

[54] Ramya Raghavendra, Parthasarathy Ranganathan, Vanish Talwar, Zhikui Wang,
and Xiaoyun Zhu. 2008. No "Power" Struggles: Coordinated Multi-level
Power Management for the Data Center. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS XIII), ACM, New York, NY, USA, 48-59.
https://doi.org/10.1145/1346281.1346289

[55] Nitya Ranganathan and Norman P Jouppi. 2007. Evaluating the potential of
future on-chip clock distribution using optical interconnects. Hewlett-Packard
Development Company, Tech. Rep. HPL-2007-163, Oct (2007).

[56] Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim,
Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler, Robert G.
McDonald, and Charles R. Moore. 2004. TRIPS: A Polymorphous Architecture
for Exploiting ILP, TLP, and DLP. ACM Trans. Archit. Code Optim. 1, 1 (March
2004), 62-93. https://doi.org/10.1145/980152.980156

[57] Rathijit Sen and David A Wood. 2013. Cache Power Budgeting for Performance.
Technical Report UW-CS-TR-1791. University of Wisconsin - Madison Computer
Sciences Department.

[58] Weixiang Shen, Yici Cai, Xianlong Hong, and Jiang Hu. 2010. An effective gated
clock tree design based on activity and register aware placement. Very Large Scale
Integration (VLSI) Systems, IEEE Transactions on 18, 12 (2010), 1639-1648.
[59] Steven Swanson, Ken Michelson, Andrew Schwerin, and Mark Oskin. 2003.
WaveScalar. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 36). IEEE Computer Society, Washington,
DC, USA, 291-. http://dl.acm.org/citation.cfm?id=956417.956546

[60] Michael Bedford Taylor, Walter Lee, Jason Miller, David Wentzlaff, Ian Bratt,
Ben Greenwald, Henry Hoffmann, Paul Johnson, Jason Kim, James Psota, Arvind
Saraf, Nathan Shnidman, Volker Strumpen, Matt Frank, Saman Amarasinghe,
and Anant Agarwal. 2004. Evaluation of the Raw Microprocessor: An ExposedWire-Delay Architecture for ILP and Streams. In Proceedings of the 31st Annual
International Symposium on Computer Architecture (ISCA ’04). TEEE Computer
Society, Washington, DC, USA, 2-. http://dl.acm.org/citation.cfm?id=998680.
1006733

[61] V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, and F. Baez. 1998. Reducing
power in high-performance microprocessors. In Design Automation Conference,
1998. Proceedings. 732-737. https://doi.org/10.1145/277044.277227

[62] James W Tschanz, Siva G Narendra, Yibin Ye, Bradley A Bloechel, Shekhar
Borkar, and Vivek De. 2003. Dynamic sleep transistor and body bias for active
leakage power control of microprocessors. Solid-State Circuits, IEEE Journal of
38, 11 (2003), 1838-1845.

[63] Kimiyoshi Usami, Tatsunori Hashida, Satoshi Koyama, Tatsuya Yamamoto,
Daisuke Ikebuchi, Hideharu Amano, Mitaro Namiki, Masaaki Kondo, and Hiroshi
Nakamura. 2010. Adaptive power gating for function units in a microprocessor.
In Quality Electronic Design (ISQED), 2010 11th International Symposium on.
IEEE, 29-37.

[64] Augusto Vega, Alper Buyuktosunoglu, Heather Hanson, Pradip Bose, and Srinivasan Ramani. 2013. Crank It Up or Dial It Down: Coordinated Multiprocessor
Frequency and Folding Control. In Proceedings of the 46th Annual IEEE/ACM
International Symposium on Microarchitecture (MICRO-46). ACM, New York,
NY, USA, 210-221. https://doi.org/10.1145/2540708.2540727

[65] Yasuko Watanabe, John D. Davis, and David A. Wood. 2010. WiDGET: Wisconsin
Decoupled Grid Execution Tiles. In Proceedings of the 37th Annual International
Symposium on Computer Architecture (ISCA ’10). ACM, New York, NY, USA,
2-13. https://doi.org/10.1145/1815961.1815965

[66] Shmuel Wimer and Israel Koren. 2012. The Optimal fan-out of clock network
for power minimization by adaptive gating. Very Large Scale Integration (VLSI)
Systems, IEEE Transactions on 20, 10 (2012), 1772-1780.

[67] Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu, and Vassos Soteriou. 2014. Up
by their bootstraps: Online learning in artificial neural networks for CMP uncore
power management. In High Performance Computer Architecture (HPCA), 2014
JEEE 20th International Symposium on. TEEE, 308-319.

[68] Thucydides Xanthopoulos. 2009. Clocking in Modern VLSI Systems (1st ed.).
Springer Publishing Company, Incorporated.

[69] Sam Likun Xi, Hans Jacobson, Pradip Bose, Gu-Yeon Wei, and David Brooks.
2015. Quantifying sources of error in McPAT and potential impacts on architectural studies. In High Performance Computer Architecture (HPCA), 2015 IEEE
21st International Symposium on, TEEE, 577-589.

[70] Yangi Zhou and David Wentzlaff. 2014. The Sharing Architecture: Sub-core
Configurability for IaaS Clouds. In Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS ’14). ACM, New York, NY, USA, 559-574. https:
/doi.org/10.1145/2541940.2541950