

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Tue Jan  7 14:18:46 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        template
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|        17|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%vSize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %vSize" [template/template.cpp:21]   --->   Operation 21 'read' 'vSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [template/template.cpp:21]   --->   Operation 22 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in2" [template/template.cpp:21]   --->   Operation 23 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1" [template/template.cpp:21]   --->   Operation 24 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %vSize_read" [template/template.cpp:21]   --->   Operation 25 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [template/template.cpp:21]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vSize"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vSize, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.00ns)   --->   "%icmp_ln25 = icmp_sgt  i32 %vSize_read, i32 0" [template/template.cpp:25]   --->   Operation 39 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.63ns)   --->   "%empty = select i1 %icmp_ln25, i31 %trunc_ln21, i31 0" [template/template.cpp:25]   --->   Operation 40 'select' 'empty' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %empty" [template/template.cpp:25]   --->   Operation 41 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i8 %gmem0, i64 %out_r_read" [template/template.cpp:25]   --->   Operation 42 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.17ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 44 [1/1] (1.17ns)   --->   "%br_ln25 = br void %for.inc" [template/template.cpp:25]   --->   Operation 44 'br' 'br_ln25' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 45 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [template/template.cpp:25]   --->   Operation 46 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i31 %i_load" [template/template.cpp:25]   --->   Operation 47 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.00ns)   --->   "%icmp_ln25_1 = icmp_slt  i32 %zext_ln25_1, i32 %vSize_read" [template/template.cpp:25]   --->   Operation 48 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.99ns)   --->   "%add_ln25 = add i32 %zext_ln25_1, i32 1" [template/template.cpp:25]   --->   Operation 49 'add' 'add_ln25' <Predicate = true> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %add_ln25" [template/template.cpp:25]   --->   Operation 50 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_1, void %for.end.loopexit, void %new.body.for.inc" [template/template.cpp:25]   --->   Operation 51 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [template/template.cpp:25]   --->   Operation 52 'br' 'br_ln25' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.00ns)   --->   "%icmp_ln25_2 = icmp_slt  i32 %add_ln25, i32 %vSize_read" [template/template.cpp:25]   --->   Operation 53 'icmp' 'icmp_ln25_2' <Predicate = (icmp_ln25_1)> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_2, void %last.iter.for.inc.split, void %new.latch.for.inc.split" [template/template.cpp:25]   --->   Operation 54 'br' 'br_ln25' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.17ns)   --->   "%store_ln25 = store i31 %trunc_ln25, i31 %i" [template/template.cpp:25]   --->   Operation 55 'store' 'store_ln25' <Predicate = (icmp_ln25_1)> <Delay = 1.17>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [template/template.cpp:25]   --->   Operation 56 'br' 'br_ln25' <Predicate = (icmp_ln25_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %in1_read" [template/template.cpp:25]   --->   Operation 57 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %in2_read" [template/template.cpp:25]   --->   Operation 58 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [8/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 59 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [8/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 60 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [1/1] (7.30ns)   --->   "%empty_17 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem0_addr_1, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 61 'writereq' 'empty_17' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 62 [7/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 62 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 63 [7/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 63 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 64 [6/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 64 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 65 [6/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 65 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 66 [5/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 66 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 67 [5/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 67 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 68 [4/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 68 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 69 [4/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 69 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [3/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 70 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [3/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 71 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [2/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 72 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 73 [2/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 73 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 74 [1/8] (7.30ns)   --->   "%empty_15 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 74 'readreq' 'empty_15' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/8] (7.30ns)   --->   "%empty_16 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem1_addr, i32 %zext_ln25" [template/template.cpp:25]   --->   Operation 75 'readreq' 'empty_16' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc.split" [template/template.cpp:25]   --->   Operation 76 'br' 'br_ln25' <Predicate = (first_iter_0)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 77 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [template/template.cpp:26]   --->   Operation 77 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 78 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem1_addr" [template/template.cpp:26]   --->   Operation 78 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 79 [1/1] (1.76ns)   --->   "%add_ln26 = add i8 %gmem1_addr_read, i8 %gmem0_addr_read" [template/template.cpp:26]   --->   Operation 79 'add' 'add_ln26' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [template/template.cpp:25]   --->   Operation 80 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [template/template.cpp:25]   --->   Operation 81 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (7.30ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem0_addr_1, i8 %add_ln26, i1 1" [template/template.cpp:26]   --->   Operation 82 'write' 'write_ln26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 83 [5/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 83 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 84 [4/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 84 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 85 [3/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 85 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 86 [2/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 86 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 87 [1/5] (7.30ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr_1" [template/template.cpp:28]   --->   Operation 87 'writeresp' 'empty_18' <Predicate = (!icmp_ln25_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln25 = br void %new.latch.for.inc.split" [template/template.cpp:25]   --->   Operation 88 'br' 'br_ln25' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [template/template.cpp:28]   --->   Operation 89 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.640ns
The critical path consists of the following:
	wire read operation ('vSize_read', template/template.cpp:21) on port 'vSize' (template/template.cpp:21) [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln25', template/template.cpp:25) [26]  (2.007 ns)
	'select' operation 31 bit ('empty', template/template.cpp:25) [27]  (0.633 ns)

 <State 2>: 4.000ns
The critical path consists of the following:
	'load' operation 31 bit ('i_load', template/template.cpp:25) on local variable 'i' [34]  (0.000 ns)
	'add' operation 32 bit ('add_ln25', template/template.cpp:25) [37]  (1.993 ns)
	'icmp' operation 1 bit ('icmp_ln25_2', template/template.cpp:25) [56]  (2.007 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem0_addr', template/template.cpp:25) [41]  (0.000 ns)
	bus request operation ('empty_15', template/template.cpp:25) on port 'gmem0' (template/template.cpp:25) [45]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_15', template/template.cpp:25) on port 'gmem0' (template/template.cpp:25) [45]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_15', template/template.cpp:25) on port 'gmem0' (template/template.cpp:25) [45]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_15', template/template.cpp:25) on port 'gmem0' (template/template.cpp:25) [45]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_15', template/template.cpp:25) on port 'gmem0' (template/template.cpp:25) [45]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_15', template/template.cpp:25) on port 'gmem0' (template/template.cpp:25) [45]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_15', template/template.cpp:25) on port 'gmem0' (template/template.cpp:25) [45]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_15', template/template.cpp:25) on port 'gmem0' (template/template.cpp:25) [45]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', template/template.cpp:26) on port 'gmem0' (template/template.cpp:26) [52]  (7.300 ns)

 <State 12>: 1.761ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln26', template/template.cpp:26) [54]  (1.761 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln26', template/template.cpp:26) on port 'gmem0' (template/template.cpp:26) [55]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_18', template/template.cpp:28) on port 'gmem0' (template/template.cpp:28) [59]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_18', template/template.cpp:28) on port 'gmem0' (template/template.cpp:28) [59]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_18', template/template.cpp:28) on port 'gmem0' (template/template.cpp:28) [59]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_18', template/template.cpp:28) on port 'gmem0' (template/template.cpp:28) [59]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_18', template/template.cpp:28) on port 'gmem0' (template/template.cpp:28) [59]  (7.300 ns)

 <State 19>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
