{"200101": {"c": "EE 636", "n": "Formal Specification and Verification of Digital Systems", "f": "FENS", "cr": 3.0, "ac": 8, "ca": 8, "pr": [], "co": [], "i": [{"tn": "Yusuf Leblebici", "ta": 8, "tc": 8}], "ce": 0, "p": 87}, "catList": ["This course covers major formal specification and verification approaches used in the automation of digital design. Topics include the use of logic-based formalisms, formal verification of combinatorial circuit designs, symbolic model checking, specification and verification of synchronous and asynchronous sequential circuits, compositional verification, verification of complex hardware systems."]}