void __init pxa910_clk_init(void)\r\n{\r\nstruct clk *clk;\r\nstruct clk *uart_pll;\r\nvoid __iomem *mpmu_base;\r\nvoid __iomem *apmu_base;\r\nvoid __iomem *apbcp_base;\r\nvoid __iomem *apbc_base;\r\nmpmu_base = ioremap(APB_PHYS_BASE + 0x50000, SZ_4K);\r\nif (mpmu_base == NULL) {\r\npr_err("error to ioremap MPMU base\n");\r\nreturn;\r\n}\r\napmu_base = ioremap(AXI_PHYS_BASE + 0x82800, SZ_4K);\r\nif (apmu_base == NULL) {\r\npr_err("error to ioremap APMU base\n");\r\nreturn;\r\n}\r\napbcp_base = ioremap(APB_PHYS_BASE + 0x3b000, SZ_4K);\r\nif (apbcp_base == NULL) {\r\npr_err("error to ioremap APBC extension base\n");\r\nreturn;\r\n}\r\napbc_base = ioremap(APB_PHYS_BASE + 0x15000, SZ_4K);\r\nif (apbc_base == NULL) {\r\npr_err("error to ioremap APBC base\n");\r\nreturn;\r\n}\r\nclk = clk_register_fixed_rate(NULL, "clk32", NULL, CLK_IS_ROOT, 3200);\r\nclk_register_clkdev(clk, "clk32", NULL);\r\nclk = clk_register_fixed_rate(NULL, "vctcxo", NULL, CLK_IS_ROOT,\r\n26000000);\r\nclk_register_clkdev(clk, "vctcxo", NULL);\r\nclk = clk_register_fixed_rate(NULL, "pll1", NULL, CLK_IS_ROOT,\r\n624000000);\r\nclk_register_clkdev(clk, "pll1", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_2", "pll1",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll1_2", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_4", "pll1_2",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll1_4", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_8", "pll1_4",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll1_8", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_16", "pll1_8",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll1_16", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_6", "pll1_2",\r\nCLK_SET_RATE_PARENT, 1, 3);\r\nclk_register_clkdev(clk, "pll1_6", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_12", "pll1_6",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll1_12", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_24", "pll1_12",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll1_24", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_48", "pll1_24",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll1_48", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_96", "pll1_48",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll1_96", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_13", "pll1",\r\nCLK_SET_RATE_PARENT, 1, 13);\r\nclk_register_clkdev(clk, "pll1_13", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_13_1_5", "pll1",\r\nCLK_SET_RATE_PARENT, 2, 3);\r\nclk_register_clkdev(clk, "pll1_13_1_5", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_2_1_5", "pll1",\r\nCLK_SET_RATE_PARENT, 2, 3);\r\nclk_register_clkdev(clk, "pll1_2_1_5", NULL);\r\nclk = clk_register_fixed_factor(NULL, "pll1_3_16", "pll1",\r\nCLK_SET_RATE_PARENT, 3, 16);\r\nclk_register_clkdev(clk, "pll1_3_16", NULL);\r\nuart_pll = mmp_clk_register_factor("uart_pll", "pll1_4", 0,\r\nmpmu_base + MPMU_UART_PLL,\r\n&uart_factor_masks, uart_factor_tbl,\r\nARRAY_SIZE(uart_factor_tbl), &clk_lock);\r\nclk_set_rate(uart_pll, 14745600);\r\nclk_register_clkdev(uart_pll, "uart_pll", NULL);\r\nclk = mmp_clk_register_apbc("twsi0", "pll1_13_1_5",\r\napbc_base + APBC_TWSI0, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa2xx-i2c.0");\r\nclk = mmp_clk_register_apbc("twsi1", "pll1_13_1_5",\r\napbcp_base + APBCP_TWSI1, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa2xx-i2c.1");\r\nclk = mmp_clk_register_apbc("gpio", "vctcxo",\r\napbc_base + APBC_GPIO, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "mmp-gpio");\r\nclk = mmp_clk_register_apbc("kpc", "clk32",\r\napbc_base + APBC_KPC, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa27x-keypad");\r\nclk = mmp_clk_register_apbc("rtc", "clk32",\r\napbc_base + APBC_RTC, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "sa1100-rtc");\r\nclk = mmp_clk_register_apbc("pwm0", "pll1_48",\r\napbc_base + APBC_PWM0, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa910-pwm.0");\r\nclk = mmp_clk_register_apbc("pwm1", "pll1_48",\r\napbc_base + APBC_PWM1, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa910-pwm.1");\r\nclk = mmp_clk_register_apbc("pwm2", "pll1_48",\r\napbc_base + APBC_PWM2, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa910-pwm.2");\r\nclk = mmp_clk_register_apbc("pwm3", "pll1_48",\r\napbc_base + APBC_PWM3, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa910-pwm.3");\r\nclk = clk_register_mux(NULL, "uart0_mux", uart_parent,\r\nARRAY_SIZE(uart_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napbc_base + APBC_UART0, 4, 3, 0, &clk_lock);\r\nclk_set_parent(clk, uart_pll);\r\nclk_register_clkdev(clk, "uart_mux.0", NULL);\r\nclk = mmp_clk_register_apbc("uart0", "uart0_mux",\r\napbc_base + APBC_UART0, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa2xx-uart.0");\r\nclk = clk_register_mux(NULL, "uart1_mux", uart_parent,\r\nARRAY_SIZE(uart_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napbc_base + APBC_UART1, 4, 3, 0, &clk_lock);\r\nclk_set_parent(clk, uart_pll);\r\nclk_register_clkdev(clk, "uart_mux.1", NULL);\r\nclk = mmp_clk_register_apbc("uart1", "uart1_mux",\r\napbc_base + APBC_UART1, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa2xx-uart.1");\r\nclk = clk_register_mux(NULL, "uart2_mux", uart_parent,\r\nARRAY_SIZE(uart_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napbcp_base + APBCP_UART2, 4, 3, 0, &clk_lock);\r\nclk_set_parent(clk, uart_pll);\r\nclk_register_clkdev(clk, "uart_mux.2", NULL);\r\nclk = mmp_clk_register_apbc("uart2", "uart2_mux",\r\napbcp_base + APBCP_UART2, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa2xx-uart.2");\r\nclk = clk_register_mux(NULL, "ssp0_mux", ssp_parent,\r\nARRAY_SIZE(ssp_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napbc_base + APBC_SSP0, 4, 3, 0, &clk_lock);\r\nclk_register_clkdev(clk, "uart_mux.0", NULL);\r\nclk = mmp_clk_register_apbc("ssp0", "ssp0_mux",\r\napbc_base + APBC_SSP0, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "mmp-ssp.0");\r\nclk = clk_register_mux(NULL, "ssp1_mux", ssp_parent,\r\nARRAY_SIZE(ssp_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napbc_base + APBC_SSP1, 4, 3, 0, &clk_lock);\r\nclk_register_clkdev(clk, "ssp_mux.1", NULL);\r\nclk = mmp_clk_register_apbc("ssp1", "ssp1_mux",\r\napbc_base + APBC_SSP1, 10, 0, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "mmp-ssp.1");\r\nclk = mmp_clk_register_apmu("dfc", "pll1_4",\r\napmu_base + APMU_DFC, 0x19b, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "pxa3xx-nand.0");\r\nclk = clk_register_mux(NULL, "sdh0_mux", sdh_parent,\r\nARRAY_SIZE(sdh_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napmu_base + APMU_SDH0, 6, 1, 0, &clk_lock);\r\nclk_register_clkdev(clk, "sdh0_mux", NULL);\r\nclk = mmp_clk_register_apmu("sdh0", "sdh_mux",\r\napmu_base + APMU_SDH0, 0x1b, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "sdhci-pxa.0");\r\nclk = clk_register_mux(NULL, "sdh1_mux", sdh_parent,\r\nARRAY_SIZE(sdh_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napmu_base + APMU_SDH1, 6, 1, 0, &clk_lock);\r\nclk_register_clkdev(clk, "sdh1_mux", NULL);\r\nclk = mmp_clk_register_apmu("sdh1", "sdh1_mux",\r\napmu_base + APMU_SDH1, 0x1b, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "sdhci-pxa.1");\r\nclk = mmp_clk_register_apmu("usb", "usb_pll",\r\napmu_base + APMU_USB, 0x9, &clk_lock);\r\nclk_register_clkdev(clk, "usb_clk", NULL);\r\nclk = mmp_clk_register_apmu("sph", "usb_pll",\r\napmu_base + APMU_USB, 0x12, &clk_lock);\r\nclk_register_clkdev(clk, "sph_clk", NULL);\r\nclk = clk_register_mux(NULL, "disp0_mux", disp_parent,\r\nARRAY_SIZE(disp_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napmu_base + APMU_DISP0, 6, 1, 0, &clk_lock);\r\nclk_register_clkdev(clk, "disp_mux.0", NULL);\r\nclk = mmp_clk_register_apmu("disp0", "disp0_mux",\r\napmu_base + APMU_DISP0, 0x1b, &clk_lock);\r\nclk_register_clkdev(clk, NULL, "mmp-disp.0");\r\nclk = clk_register_mux(NULL, "ccic0_mux", ccic_parent,\r\nARRAY_SIZE(ccic_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napmu_base + APMU_CCIC0, 6, 1, 0, &clk_lock);\r\nclk_register_clkdev(clk, "ccic_mux.0", NULL);\r\nclk = mmp_clk_register_apmu("ccic0", "ccic0_mux",\r\napmu_base + APMU_CCIC0, 0x1b, &clk_lock);\r\nclk_register_clkdev(clk, "fnclk", "mmp-ccic.0");\r\nclk = clk_register_mux(NULL, "ccic0_phy_mux", ccic_phy_parent,\r\nARRAY_SIZE(ccic_phy_parent),\r\nCLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,\r\napmu_base + APMU_CCIC0, 7, 1, 0, &clk_lock);\r\nclk_register_clkdev(clk, "ccic_phy_mux.0", NULL);\r\nclk = mmp_clk_register_apmu("ccic0_phy", "ccic0_phy_mux",\r\napmu_base + APMU_CCIC0, 0x24, &clk_lock);\r\nclk_register_clkdev(clk, "phyclk", "mmp-ccic.0");\r\nclk = clk_register_divider(NULL, "ccic0_sphy_div", "ccic0_mux",\r\nCLK_SET_RATE_PARENT, apmu_base + APMU_CCIC0,\r\n10, 5, 0, &clk_lock);\r\nclk_register_clkdev(clk, "sphyclk_div", NULL);\r\nclk = mmp_clk_register_apmu("ccic0_sphy", "ccic0_sphy_div",\r\napmu_base + APMU_CCIC0, 0x300, &clk_lock);\r\nclk_register_clkdev(clk, "sphyclk", "mmp-ccic.0");\r\n}
