// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "08/11/2023 17:05:38"

// 
// Device: Altera 10CL040ZF484I8G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lvds_ip_auto_align (
	\data_txp(n) ,
	\data_rxp(n) ,
	sysclk,
	data_txp,
	data_rxp,
	clk_out,
	clk_out_en,
	clk_in,
	clk_in_en,
	rx_out,
	dedata);
output 	\data_txp(n) ;
input 	\data_rxp(n) ;
input 	sysclk;
output 	data_txp;
input 	data_rxp;
output 	clk_out;
output 	clk_out_en;
input 	clk_in;
output 	clk_in_en;
output 	[9:0] rx_out;
output 	[7:0] dedata;

// Design Ports Information
// data_txp	=>  Location: PIN_W21,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// clk_out	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk_out_en	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in_en	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[2]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[6]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[8]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_out[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dedata[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dedata[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dedata[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dedata[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dedata[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dedata[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dedata[6]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dedata[7]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_rxp	=>  Location: PIN_M21,	 I/O Standard: LVDS,	 Current Strength: Default
// sysclk	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_in	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_txp(n)	=>  Location: PIN_W22,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// data_rxp(n)	=>  Location: PIN_M22,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ;
wire \trans_inst|Add0~1 ;
wire \trans_inst|Add0~0_combout ;
wire \trans_inst|Add0~3 ;
wire \trans_inst|Add0~2_combout ;
wire \trans_inst|Add0~5 ;
wire \trans_inst|Add0~4_combout ;
wire \trans_inst|Add0~7 ;
wire \trans_inst|Add0~6_combout ;
wire \trans_inst|Add0~9 ;
wire \trans_inst|Add0~8_combout ;
wire \trans_inst|Add0~11 ;
wire \trans_inst|Add0~10_combout ;
wire \trans_inst|Add0~13 ;
wire \trans_inst|Add0~12_combout ;
wire \trans_inst|Add0~15 ;
wire \trans_inst|Add0~14_combout ;
wire \trans_inst|Add0~17 ;
wire \trans_inst|Add0~16_combout ;
wire \trans_inst|Add0~19 ;
wire \trans_inst|Add0~18_combout ;
wire \trans_inst|Add0~21 ;
wire \trans_inst|Add0~20_combout ;
wire \trans_inst|Add0~23 ;
wire \trans_inst|Add0~22_combout ;
wire \trans_inst|Add0~25 ;
wire \trans_inst|Add0~24_combout ;
wire \trans_inst|Add0~27 ;
wire \trans_inst|Add0~26_combout ;
wire \trans_inst|Add0~29 ;
wire \trans_inst|Add0~28_combout ;
wire \trans_inst|Add0~31 ;
wire \trans_inst|Add0~30_combout ;
wire \trans_inst|Add0~33 ;
wire \trans_inst|Add0~32_combout ;
wire \trans_inst|Add0~35 ;
wire \trans_inst|Add0~34_combout ;
wire \trans_inst|Add0~37 ;
wire \trans_inst|Add0~36_combout ;
wire \trans_inst|Add0~38_combout ;
wire \trans_inst|Add2~1 ;
wire \trans_inst|Add2~0_combout ;
wire \trans_inst|Add2~3 ;
wire \trans_inst|Add2~2_combout ;
wire \trans_inst|Add2~5 ;
wire \trans_inst|Add2~4_combout ;
wire \trans_inst|Add2~7 ;
wire \trans_inst|Add2~6_combout ;
wire \trans_inst|Add2~9 ;
wire \trans_inst|Add2~8_combout ;
wire \trans_inst|Add2~11 ;
wire \trans_inst|Add2~10_combout ;
wire \trans_inst|Add2~13 ;
wire \trans_inst|Add2~12_combout ;
wire \trans_inst|Add2~14_combout ;
wire \trans_inst|count[0]~11 ;
wire \trans_inst|count[0]~10_combout ;
wire \trans_inst|count[1]~13 ;
wire \trans_inst|count[1]~12_combout ;
wire \trans_inst|count[2]~15 ;
wire \trans_inst|count[2]~14_combout ;
wire \trans_inst|count[3]~17 ;
wire \trans_inst|count[3]~16_combout ;
wire \trans_inst|count[4]~19 ;
wire \trans_inst|count[4]~18_combout ;
wire \trans_inst|count[5]~21 ;
wire \trans_inst|count[5]~20_combout ;
wire \trans_inst|count[6]~23 ;
wire \trans_inst|count[6]~22_combout ;
wire \trans_inst|count[7]~25 ;
wire \trans_inst|count[7]~24_combout ;
wire \trans_inst|count[8]~27 ;
wire \trans_inst|count[8]~26_combout ;
wire \trans_inst|count[9]~28_combout ;
wire \trans_inst|Equal0~0_combout ;
wire \trans_inst|Equal0~1_combout ;
wire \trans_inst|Equal0~2_combout ;
wire \trans_inst|Equal0~3_combout ;
wire \trans_inst|Equal0~4_combout ;
wire \trans_inst|Equal0~5_combout ;
wire \trans_inst|Equal0~6_combout ;
wire \trans_inst|cnt[0]~0_combout ;
wire \trans_inst|dvalid~q ;
wire \trans_inst|Equal2~0_combout ;
wire \trans_inst|Equal2~1_combout ;
wire \trans_inst|Equal2~2_combout ;
wire \trans_inst|unendata~0_combout ;
wire \trans_inst|reset_i~q ;
wire \trans_inst|Add2~16_combout ;
wire \trans_inst|Add2~17_combout ;
wire \trans_inst|Add2~18_combout ;
wire \trans_inst|unendata~1_combout ;
wire \trans_inst|unendata~2_combout ;
wire \trans_inst|unendata~3_combout ;
wire \trans_inst|unendata~4_combout ;
wire \trans_inst|always2~0_combout ;
wire \trans_inst|always2~1_combout ;
wire \trans_inst|always2~2_combout ;
wire \trans_inst|always2~3_combout ;
wire \trans_inst|always2~4_combout ;
wire \trans_inst|LessThan0~0_combout ;
wire \trans_inst|LessThan0~1_combout ;
wire \trans_inst|LessThan0~2_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \sysclk~inputclkctrl_outclk ;
wire \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \trans_inst|reset_i~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \sysclk~input_o ;
wire \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_fbout ;
wire \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_out_outclk ;
wire \clk_in~input_o ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_fbout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ;
wire \inst|cnt[0]~5_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ;
wire \align_inst|cnt[0]~10_combout ;
wire \rece|decoder|ci~q ;
wire \rece|decoder|ci_1~q ;
wire \rece|decoder|ai~q ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ;
wire \data_rxp~input_o ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10_combout ;
wire \rece|decoder|di~feeder_combout ;
wire \rece|decoder|di~q ;
wire \rece|decoder|bi~q ;
wire \rece|decoder|p22~0_combout ;
wire \rece|decoder|p22~q ;
wire \rece|decoder|ei~q ;
wire \rece|decoder|ei_1~q ;
wire \rece|decoder|ii~q ;
wire \rece|decoder|ii_1~feeder_combout ;
wire \rece|decoder|ii_1~q ;
wire \rece|decoder|p22ancneeqi~0_combout ;
wire \rece|decoder|bi_1~feeder_combout ;
wire \rece|decoder|bi_1~q ;
wire \rece|decoder|p22bncneeqi~0_combout ;
wire \rece|decoder|p22bncneeqi~q ;
wire \rece|decoder|p13~0_combout ;
wire \rece|decoder|p13~q ;
wire \rece|decoder|p13en~0_combout ;
wire \rece|decoder|p13en~q ;
wire \rece|decoder|di_1~q ;
wire \rece|decoder|p13dei~0_combout ;
wire \rece|decoder|p13dei~q ;
wire \rece|decoder|cndnenin~0_combout ;
wire \rece|decoder|cndnenin~q ;
wire \rece|decoder|p31~0_combout ;
wire \rece|decoder|p31~q ;
wire \rece|decoder|p31i~0_combout ;
wire \rece|decoder|p31i~q ;
wire \rece|decoder|d_o~0_combout ;
wire \rece|decoder|ai_1~feeder_combout ;
wire \rece|decoder|ai_1~q ;
wire \rece|decoder|abei~0_combout ;
wire \rece|decoder|abei~q ;
wire \rece|decoder|d_o~1_combout ;
wire \rece|decoder|di_2~q ;
wire \rece|decoder|p22aceeqi~0_combout ;
wire \rece|decoder|p22aceeqi~1_combout ;
wire \rece|decoder|p22aceeqi~q ;
wire \rece|decoder|d_o~2_combout ;
wire \rece|decoder|d_o~q ;
wire \rece|decoder|ai_2~feeder_combout ;
wire \rece|decoder|ai_2~q ;
wire \rece|decoder|p22ancneeqi~1_combout ;
wire \rece|decoder|p22ancneeqi~q ;
wire \rece|decoder|ao~0_combout ;
wire \rece|decoder|ao~q ;
wire \rece|decoder|bo~0_combout ;
wire \rece|decoder|p22bceeqi~0_combout ;
wire \rece|decoder|p22bceeqi~q ;
wire \rece|decoder|bi_2~feeder_combout ;
wire \rece|decoder|bi_2~q ;
wire \rece|decoder|bo~1_combout ;
wire \rece|decoder|bo~q ;
wire \rece|decoder|anbnenin~0_combout ;
wire \rece|decoder|anbnenin~q ;
wire \rece|decoder|co~0_combout ;
wire \rece|decoder|ci_2~q ;
wire \rece|decoder|co~1_combout ;
wire \rece|decoder|co~q ;
wire \align_inst|always1~1_combout ;
wire \rece|decoder|hi~feeder_combout ;
wire \rece|decoder|hi~q ;
wire \rece|decoder|hi_1~feeder_combout ;
wire \rece|decoder|hi_1~q ;
wire \rece|decoder|gi~q ;
wire \rece|decoder|gi_1~feeder_combout ;
wire \rece|decoder|gi_1~q ;
wire \rece|decoder|k28p~0_combout ;
wire \rece|decoder|k28p~q ;
wire \rece|decoder|go_3~0_combout ;
wire \rece|decoder|go_3~q ;
wire \rece|decoder|go_4~0_combout ;
wire \rece|decoder|go_4~q ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout ;
wire \rece|decoder|ji~feeder_combout ;
wire \rece|decoder|ji~q ;
wire \rece|decoder|ji_1~q ;
wire \rece|decoder|fi~q ;
wire \rece|decoder|fi_1~q ;
wire \rece|decoder|ho_4~0_combout ;
wire \rece|decoder|go_2~0_combout ;
wire \rece|decoder|go_2~q ;
wire \rece|decoder|ho_1~0_combout ;
wire \rece|decoder|go_1~0_combout ;
wire \rece|decoder|go_1~q ;
wire \rece|decoder|go~0_combout ;
wire \rece|decoder|go~q ;
wire \align_inst|data_reg1[6]~feeder_combout ;
wire \rece|decoder|ho_4~1_combout ;
wire \rece|decoder|ho_4~q ;
wire \rece|decoder|ho_3~0_combout ;
wire \rece|decoder|ho_3~1_combout ;
wire \rece|decoder|ho_3~q ;
wire \rece|decoder|ho~1_combout ;
wire \rece|decoder|ho_1~1_combout ;
wire \rece|decoder|ho_1~q ;
wire \rece|decoder|fo_3~0_combout ;
wire \rece|decoder|ho_2~0_combout ;
wire \rece|decoder|ho_2~q ;
wire \rece|decoder|ji_2~q ;
wire \rece|decoder|hi_2~q ;
wire \rece|decoder|ho~0_combout ;
wire \rece|decoder|ho_6~0_combout ;
wire \rece|decoder|ho_6~q ;
wire \rece|decoder|ho_5~0_combout ;
wire \rece|decoder|ho_5~q ;
wire \rece|decoder|ho~2_combout ;
wire \rece|decoder|ho~q ;
wire \align_inst|data_reg1[7]~feeder_combout ;
wire \rece|decoder|fo_4~q ;
wire \rece|decoder|fo_3~q ;
wire \rece|decoder|fo_1~0_combout ;
wire \rece|decoder|fo_1~q ;
wire \rece|decoder|fo_2~0_combout ;
wire \rece|decoder|fo_2~q ;
wire \rece|decoder|fo~0_combout ;
wire \rece|decoder|fo~q ;
wire \rece|decoder|p13in~0_combout ;
wire \rece|decoder|p13in~q ;
wire \rece|decoder|eo~0_combout ;
wire \rece|decoder|ei_2~feeder_combout ;
wire \rece|decoder|ei_2~q ;
wire \rece|decoder|eo~1_combout ;
wire \rece|decoder|eo~q ;
wire \align_inst|data_reg2[4]~feeder_combout ;
wire \align_inst|always1~2_combout ;
wire \align_inst|data_reg2[2]~feeder_combout ;
wire \align_inst|data_reg2[3]~feeder_combout ;
wire \align_inst|always1~3_combout ;
wire \align_inst|always1~0_combout ;
wire \align_inst|always1~4_combout ;
wire \align_inst|head_flag~q ;
wire \align_inst|cnt[1]~13 ;
wire \align_inst|cnt[2]~14_combout ;
wire \~GND~combout ;
wire \align_inst|cnt[2]~15 ;
wire \align_inst|cnt[3]~16_combout ;
wire \align_inst|cnt[3]~17 ;
wire \align_inst|cnt[4]~18_combout ;
wire \align_inst|cnt[4]~19 ;
wire \align_inst|cnt[5]~20_combout ;
wire \align_inst|cnt[5]~21 ;
wire \align_inst|cnt[6]~22_combout ;
wire \align_inst|cnt[6]~23 ;
wire \align_inst|cnt[7]~24_combout ;
wire \align_inst|cnt[7]~25 ;
wire \align_inst|cnt[8]~26_combout ;
wire \align_inst|cnt[8]~27 ;
wire \align_inst|cnt[9]~28_combout ;
wire \align_inst|Equal0~3_combout ;
wire \align_inst|always2~0_combout ;
wire \align_inst|always2~1_combout ;
wire \align_inst|Equal0~0_combout ;
wire \align_inst|always2~2_combout ;
wire \align_inst|cnt[0]~11 ;
wire \align_inst|cnt[1]~12_combout ;
wire \align_inst|Equal0~1_combout ;
wire \align_inst|Equal0~2_combout ;
wire \inst|cnt[0]~6 ;
wire \inst|cnt[1]~7_combout ;
wire \inst|cnt[1]~8 ;
wire \inst|cnt[2]~9_combout ;
wire \inst|cnt[2]~10 ;
wire \inst|cnt[3]~11_combout ;
wire \inst|cnt[3]~12 ;
wire \inst|cnt[4]~13_combout ;
wire \inst|Equal6~0_combout ;
wire \inst|Equal6~1_combout ;
wire \inst|Equal5~0_combout ;
wire \inst|Equal5~1_combout ;
wire \inst|Equal5~2_combout ;
wire \inst|Equal4~0_combout ;
wire \inst|Equal4~1_combout ;
wire \inst|Equal4~2_combout ;
wire \inst|always2~1_combout ;
wire \inst|judge_done[1]~2_combout ;
wire \inst|judge_done~3_combout ;
wire \inst|judge_done[2]~0_combout ;
wire \inst|always2~0_combout ;
wire \inst|judge_done[2]~1_combout ;
wire \inst|align_done~0_combout ;
wire \inst|align_done~1_combout ;
wire \inst|align_done~q ;
wire \inst|Equal0~0_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|rx_data_align~q ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip~combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout ;
wire \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout ;
wire [0:0] \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg ;
wire [4:0] \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout ;
wire [9:0] \trans_inst|count ;
wire [4:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout ;
wire [4:0] \inst|cnt ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a ;
wire [9:0] \align_inst|cnt ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg ;
wire [20:0] \trans_inst|cnt ;
wire [7:0] \trans_inst|unendata ;
wire [4:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a ;
wire [4:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a ;
wire [3:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a ;
wire [4:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a ;
wire [3:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a ;
wire [2:0] \inst|judge_done ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg ;
wire [0:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch ;
wire [7:0] \align_inst|data_reg1 ;
wire [7:0] \align_inst|data_reg2 ;

wire [4:0] \trans_inst|clk_ins|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus ;

assign \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk [0] = \trans_inst|clk_ins|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk [1] = \trans_inst|clk_ins|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk [2] = \trans_inst|clk_ins|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk [3] = \trans_inst|clk_ins|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk [4] = \trans_inst|clk_ins|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [0];
assign \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [1] = \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [1];
assign \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [2] = \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [2];
assign \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [3] = \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [3];
assign \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [4] = \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus [4];

// Location: PLL_4
cyclone10lp_pll \trans_inst|clk_ins|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sysclk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c1_high = 8;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c1_low = 7;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk1_divide_by = 5;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk1_multiply_by = 4;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .m = 12;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .n = 1;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \trans_inst|clk_ins|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N12
cyclone10lp_lcell_comb \trans_inst|Add0~0 (
// Equation(s):
// \trans_inst|Add0~0_combout  = (\trans_inst|cnt [1] & (\trans_inst|cnt [0] $ (VCC))) # (!\trans_inst|cnt [1] & (\trans_inst|cnt [0] & VCC))
// \trans_inst|Add0~1  = CARRY((\trans_inst|cnt [1] & \trans_inst|cnt [0]))

	.dataa(\trans_inst|cnt [1]),
	.datab(\trans_inst|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\trans_inst|Add0~0_combout ),
	.cout(\trans_inst|Add0~1 ));
// synopsys translate_off
defparam \trans_inst|Add0~0 .lut_mask = 16'h6688;
defparam \trans_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N14
cyclone10lp_lcell_comb \trans_inst|Add0~2 (
// Equation(s):
// \trans_inst|Add0~2_combout  = (\trans_inst|cnt [2] & (!\trans_inst|Add0~1 )) # (!\trans_inst|cnt [2] & ((\trans_inst|Add0~1 ) # (GND)))
// \trans_inst|Add0~3  = CARRY((!\trans_inst|Add0~1 ) # (!\trans_inst|cnt [2]))

	.dataa(gnd),
	.datab(\trans_inst|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~1 ),
	.combout(\trans_inst|Add0~2_combout ),
	.cout(\trans_inst|Add0~3 ));
// synopsys translate_off
defparam \trans_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \trans_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N16
cyclone10lp_lcell_comb \trans_inst|Add0~4 (
// Equation(s):
// \trans_inst|Add0~4_combout  = (\trans_inst|cnt [3] & (\trans_inst|Add0~3  $ (GND))) # (!\trans_inst|cnt [3] & (!\trans_inst|Add0~3  & VCC))
// \trans_inst|Add0~5  = CARRY((\trans_inst|cnt [3] & !\trans_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~3 ),
	.combout(\trans_inst|Add0~4_combout ),
	.cout(\trans_inst|Add0~5 ));
// synopsys translate_off
defparam \trans_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \trans_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N18
cyclone10lp_lcell_comb \trans_inst|Add0~6 (
// Equation(s):
// \trans_inst|Add0~6_combout  = (\trans_inst|cnt [4] & (!\trans_inst|Add0~5 )) # (!\trans_inst|cnt [4] & ((\trans_inst|Add0~5 ) # (GND)))
// \trans_inst|Add0~7  = CARRY((!\trans_inst|Add0~5 ) # (!\trans_inst|cnt [4]))

	.dataa(gnd),
	.datab(\trans_inst|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~5 ),
	.combout(\trans_inst|Add0~6_combout ),
	.cout(\trans_inst|Add0~7 ));
// synopsys translate_off
defparam \trans_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \trans_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N20
cyclone10lp_lcell_comb \trans_inst|Add0~8 (
// Equation(s):
// \trans_inst|Add0~8_combout  = (\trans_inst|cnt [5] & (\trans_inst|Add0~7  $ (GND))) # (!\trans_inst|cnt [5] & (!\trans_inst|Add0~7  & VCC))
// \trans_inst|Add0~9  = CARRY((\trans_inst|cnt [5] & !\trans_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~7 ),
	.combout(\trans_inst|Add0~8_combout ),
	.cout(\trans_inst|Add0~9 ));
// synopsys translate_off
defparam \trans_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \trans_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N22
cyclone10lp_lcell_comb \trans_inst|Add0~10 (
// Equation(s):
// \trans_inst|Add0~10_combout  = (\trans_inst|cnt [6] & (!\trans_inst|Add0~9 )) # (!\trans_inst|cnt [6] & ((\trans_inst|Add0~9 ) # (GND)))
// \trans_inst|Add0~11  = CARRY((!\trans_inst|Add0~9 ) # (!\trans_inst|cnt [6]))

	.dataa(\trans_inst|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~9 ),
	.combout(\trans_inst|Add0~10_combout ),
	.cout(\trans_inst|Add0~11 ));
// synopsys translate_off
defparam \trans_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \trans_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N24
cyclone10lp_lcell_comb \trans_inst|Add0~12 (
// Equation(s):
// \trans_inst|Add0~12_combout  = (\trans_inst|cnt [7] & (\trans_inst|Add0~11  $ (GND))) # (!\trans_inst|cnt [7] & (!\trans_inst|Add0~11  & VCC))
// \trans_inst|Add0~13  = CARRY((\trans_inst|cnt [7] & !\trans_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~11 ),
	.combout(\trans_inst|Add0~12_combout ),
	.cout(\trans_inst|Add0~13 ));
// synopsys translate_off
defparam \trans_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \trans_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N26
cyclone10lp_lcell_comb \trans_inst|Add0~14 (
// Equation(s):
// \trans_inst|Add0~14_combout  = (\trans_inst|cnt [8] & (!\trans_inst|Add0~13 )) # (!\trans_inst|cnt [8] & ((\trans_inst|Add0~13 ) # (GND)))
// \trans_inst|Add0~15  = CARRY((!\trans_inst|Add0~13 ) # (!\trans_inst|cnt [8]))

	.dataa(\trans_inst|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~13 ),
	.combout(\trans_inst|Add0~14_combout ),
	.cout(\trans_inst|Add0~15 ));
// synopsys translate_off
defparam \trans_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \trans_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N28
cyclone10lp_lcell_comb \trans_inst|Add0~16 (
// Equation(s):
// \trans_inst|Add0~16_combout  = (\trans_inst|cnt [9] & (\trans_inst|Add0~15  $ (GND))) # (!\trans_inst|cnt [9] & (!\trans_inst|Add0~15  & VCC))
// \trans_inst|Add0~17  = CARRY((\trans_inst|cnt [9] & !\trans_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~15 ),
	.combout(\trans_inst|Add0~16_combout ),
	.cout(\trans_inst|Add0~17 ));
// synopsys translate_off
defparam \trans_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \trans_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N30
cyclone10lp_lcell_comb \trans_inst|Add0~18 (
// Equation(s):
// \trans_inst|Add0~18_combout  = (\trans_inst|cnt [10] & (!\trans_inst|Add0~17 )) # (!\trans_inst|cnt [10] & ((\trans_inst|Add0~17 ) # (GND)))
// \trans_inst|Add0~19  = CARRY((!\trans_inst|Add0~17 ) # (!\trans_inst|cnt [10]))

	.dataa(\trans_inst|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~17 ),
	.combout(\trans_inst|Add0~18_combout ),
	.cout(\trans_inst|Add0~19 ));
// synopsys translate_off
defparam \trans_inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \trans_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N0
cyclone10lp_lcell_comb \trans_inst|Add0~20 (
// Equation(s):
// \trans_inst|Add0~20_combout  = (\trans_inst|cnt [11] & (\trans_inst|Add0~19  $ (GND))) # (!\trans_inst|cnt [11] & (!\trans_inst|Add0~19  & VCC))
// \trans_inst|Add0~21  = CARRY((\trans_inst|cnt [11] & !\trans_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~19 ),
	.combout(\trans_inst|Add0~20_combout ),
	.cout(\trans_inst|Add0~21 ));
// synopsys translate_off
defparam \trans_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \trans_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N2
cyclone10lp_lcell_comb \trans_inst|Add0~22 (
// Equation(s):
// \trans_inst|Add0~22_combout  = (\trans_inst|cnt [12] & (!\trans_inst|Add0~21 )) # (!\trans_inst|cnt [12] & ((\trans_inst|Add0~21 ) # (GND)))
// \trans_inst|Add0~23  = CARRY((!\trans_inst|Add0~21 ) # (!\trans_inst|cnt [12]))

	.dataa(gnd),
	.datab(\trans_inst|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~21 ),
	.combout(\trans_inst|Add0~22_combout ),
	.cout(\trans_inst|Add0~23 ));
// synopsys translate_off
defparam \trans_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \trans_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N4
cyclone10lp_lcell_comb \trans_inst|Add0~24 (
// Equation(s):
// \trans_inst|Add0~24_combout  = (\trans_inst|cnt [13] & (\trans_inst|Add0~23  $ (GND))) # (!\trans_inst|cnt [13] & (!\trans_inst|Add0~23  & VCC))
// \trans_inst|Add0~25  = CARRY((\trans_inst|cnt [13] & !\trans_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~23 ),
	.combout(\trans_inst|Add0~24_combout ),
	.cout(\trans_inst|Add0~25 ));
// synopsys translate_off
defparam \trans_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \trans_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N6
cyclone10lp_lcell_comb \trans_inst|Add0~26 (
// Equation(s):
// \trans_inst|Add0~26_combout  = (\trans_inst|cnt [14] & (!\trans_inst|Add0~25 )) # (!\trans_inst|cnt [14] & ((\trans_inst|Add0~25 ) # (GND)))
// \trans_inst|Add0~27  = CARRY((!\trans_inst|Add0~25 ) # (!\trans_inst|cnt [14]))

	.dataa(\trans_inst|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~25 ),
	.combout(\trans_inst|Add0~26_combout ),
	.cout(\trans_inst|Add0~27 ));
// synopsys translate_off
defparam \trans_inst|Add0~26 .lut_mask = 16'h5A5F;
defparam \trans_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N8
cyclone10lp_lcell_comb \trans_inst|Add0~28 (
// Equation(s):
// \trans_inst|Add0~28_combout  = (\trans_inst|cnt [15] & (\trans_inst|Add0~27  $ (GND))) # (!\trans_inst|cnt [15] & (!\trans_inst|Add0~27  & VCC))
// \trans_inst|Add0~29  = CARRY((\trans_inst|cnt [15] & !\trans_inst|Add0~27 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~27 ),
	.combout(\trans_inst|Add0~28_combout ),
	.cout(\trans_inst|Add0~29 ));
// synopsys translate_off
defparam \trans_inst|Add0~28 .lut_mask = 16'hC30C;
defparam \trans_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N10
cyclone10lp_lcell_comb \trans_inst|Add0~30 (
// Equation(s):
// \trans_inst|Add0~30_combout  = (\trans_inst|cnt [16] & (!\trans_inst|Add0~29 )) # (!\trans_inst|cnt [16] & ((\trans_inst|Add0~29 ) # (GND)))
// \trans_inst|Add0~31  = CARRY((!\trans_inst|Add0~29 ) # (!\trans_inst|cnt [16]))

	.dataa(\trans_inst|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~29 ),
	.combout(\trans_inst|Add0~30_combout ),
	.cout(\trans_inst|Add0~31 ));
// synopsys translate_off
defparam \trans_inst|Add0~30 .lut_mask = 16'h5A5F;
defparam \trans_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N12
cyclone10lp_lcell_comb \trans_inst|Add0~32 (
// Equation(s):
// \trans_inst|Add0~32_combout  = (\trans_inst|cnt [17] & (\trans_inst|Add0~31  $ (GND))) # (!\trans_inst|cnt [17] & (!\trans_inst|Add0~31  & VCC))
// \trans_inst|Add0~33  = CARRY((\trans_inst|cnt [17] & !\trans_inst|Add0~31 ))

	.dataa(\trans_inst|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~31 ),
	.combout(\trans_inst|Add0~32_combout ),
	.cout(\trans_inst|Add0~33 ));
// synopsys translate_off
defparam \trans_inst|Add0~32 .lut_mask = 16'hA50A;
defparam \trans_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N14
cyclone10lp_lcell_comb \trans_inst|Add0~34 (
// Equation(s):
// \trans_inst|Add0~34_combout  = (\trans_inst|cnt [18] & (!\trans_inst|Add0~33 )) # (!\trans_inst|cnt [18] & ((\trans_inst|Add0~33 ) # (GND)))
// \trans_inst|Add0~35  = CARRY((!\trans_inst|Add0~33 ) # (!\trans_inst|cnt [18]))

	.dataa(gnd),
	.datab(\trans_inst|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~33 ),
	.combout(\trans_inst|Add0~34_combout ),
	.cout(\trans_inst|Add0~35 ));
// synopsys translate_off
defparam \trans_inst|Add0~34 .lut_mask = 16'h3C3F;
defparam \trans_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N16
cyclone10lp_lcell_comb \trans_inst|Add0~36 (
// Equation(s):
// \trans_inst|Add0~36_combout  = (\trans_inst|cnt [19] & (\trans_inst|Add0~35  $ (GND))) # (!\trans_inst|cnt [19] & (!\trans_inst|Add0~35  & VCC))
// \trans_inst|Add0~37  = CARRY((\trans_inst|cnt [19] & !\trans_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\trans_inst|cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add0~35 ),
	.combout(\trans_inst|Add0~36_combout ),
	.cout(\trans_inst|Add0~37 ));
// synopsys translate_off
defparam \trans_inst|Add0~36 .lut_mask = 16'hC30C;
defparam \trans_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N18
cyclone10lp_lcell_comb \trans_inst|Add0~38 (
// Equation(s):
// \trans_inst|Add0~38_combout  = \trans_inst|cnt [20] $ (\trans_inst|Add0~37 )

	.dataa(gnd),
	.datab(\trans_inst|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.cin(\trans_inst|Add0~37 ),
	.combout(\trans_inst|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add0~38 .lut_mask = 16'h3C3C;
defparam \trans_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N12
cyclone10lp_lcell_comb \trans_inst|Add2~0 (
// Equation(s):
// \trans_inst|Add2~0_combout  = \trans_inst|unendata [0] $ (VCC)
// \trans_inst|Add2~1  = CARRY(\trans_inst|unendata [0])

	.dataa(\trans_inst|unendata [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\trans_inst|Add2~0_combout ),
	.cout(\trans_inst|Add2~1 ));
// synopsys translate_off
defparam \trans_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \trans_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N14
cyclone10lp_lcell_comb \trans_inst|Add2~2 (
// Equation(s):
// \trans_inst|Add2~2_combout  = (\trans_inst|unendata [1] & (!\trans_inst|Add2~1 )) # (!\trans_inst|unendata [1] & ((\trans_inst|Add2~1 ) # (GND)))
// \trans_inst|Add2~3  = CARRY((!\trans_inst|Add2~1 ) # (!\trans_inst|unendata [1]))

	.dataa(gnd),
	.datab(\trans_inst|unendata [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~1 ),
	.combout(\trans_inst|Add2~2_combout ),
	.cout(\trans_inst|Add2~3 ));
// synopsys translate_off
defparam \trans_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \trans_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N16
cyclone10lp_lcell_comb \trans_inst|Add2~4 (
// Equation(s):
// \trans_inst|Add2~4_combout  = (\trans_inst|unendata [2] & (!\trans_inst|Add2~3  & VCC)) # (!\trans_inst|unendata [2] & (\trans_inst|Add2~3  $ (GND)))
// \trans_inst|Add2~5  = CARRY((!\trans_inst|unendata [2] & !\trans_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\trans_inst|unendata [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~3 ),
	.combout(\trans_inst|Add2~4_combout ),
	.cout(\trans_inst|Add2~5 ));
// synopsys translate_off
defparam \trans_inst|Add2~4 .lut_mask = 16'h3C03;
defparam \trans_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N18
cyclone10lp_lcell_comb \trans_inst|Add2~6 (
// Equation(s):
// \trans_inst|Add2~6_combout  = (\trans_inst|unendata [3] & ((\trans_inst|Add2~5 ) # (GND))) # (!\trans_inst|unendata [3] & (!\trans_inst|Add2~5 ))
// \trans_inst|Add2~7  = CARRY((\trans_inst|unendata [3]) # (!\trans_inst|Add2~5 ))

	.dataa(gnd),
	.datab(\trans_inst|unendata [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~5 ),
	.combout(\trans_inst|Add2~6_combout ),
	.cout(\trans_inst|Add2~7 ));
// synopsys translate_off
defparam \trans_inst|Add2~6 .lut_mask = 16'hC3CF;
defparam \trans_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N20
cyclone10lp_lcell_comb \trans_inst|Add2~8 (
// Equation(s):
// \trans_inst|Add2~8_combout  = (\trans_inst|unendata [4] & (!\trans_inst|Add2~7  & VCC)) # (!\trans_inst|unendata [4] & (\trans_inst|Add2~7  $ (GND)))
// \trans_inst|Add2~9  = CARRY((!\trans_inst|unendata [4] & !\trans_inst|Add2~7 ))

	.dataa(\trans_inst|unendata [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~7 ),
	.combout(\trans_inst|Add2~8_combout ),
	.cout(\trans_inst|Add2~9 ));
// synopsys translate_off
defparam \trans_inst|Add2~8 .lut_mask = 16'h5A05;
defparam \trans_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N22
cyclone10lp_lcell_comb \trans_inst|Add2~10 (
// Equation(s):
// \trans_inst|Add2~10_combout  = (\trans_inst|unendata [5] & ((\trans_inst|Add2~9 ) # (GND))) # (!\trans_inst|unendata [5] & (!\trans_inst|Add2~9 ))
// \trans_inst|Add2~11  = CARRY((\trans_inst|unendata [5]) # (!\trans_inst|Add2~9 ))

	.dataa(gnd),
	.datab(\trans_inst|unendata [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~9 ),
	.combout(\trans_inst|Add2~10_combout ),
	.cout(\trans_inst|Add2~11 ));
// synopsys translate_off
defparam \trans_inst|Add2~10 .lut_mask = 16'hC3CF;
defparam \trans_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N24
cyclone10lp_lcell_comb \trans_inst|Add2~12 (
// Equation(s):
// \trans_inst|Add2~12_combout  = (\trans_inst|unendata [6] & (\trans_inst|Add2~11  $ (GND))) # (!\trans_inst|unendata [6] & (!\trans_inst|Add2~11  & VCC))
// \trans_inst|Add2~13  = CARRY((\trans_inst|unendata [6] & !\trans_inst|Add2~11 ))

	.dataa(\trans_inst|unendata [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|Add2~11 ),
	.combout(\trans_inst|Add2~12_combout ),
	.cout(\trans_inst|Add2~13 ));
// synopsys translate_off
defparam \trans_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \trans_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N26
cyclone10lp_lcell_comb \trans_inst|Add2~14 (
// Equation(s):
// \trans_inst|Add2~14_combout  = \trans_inst|Add2~13  $ (!\trans_inst|unendata [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|unendata [7]),
	.cin(\trans_inst|Add2~13 ),
	.combout(\trans_inst|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add2~14 .lut_mask = 16'hF00F;
defparam \trans_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y6_N15
dffeas \trans_inst|count[4] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[4]~18_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[4] .is_wysiwyg = "true";
defparam \trans_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N17
dffeas \trans_inst|count[5] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[5]~20_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[5] .is_wysiwyg = "true";
defparam \trans_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N9
dffeas \trans_inst|count[1] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[1]~12_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[1] .is_wysiwyg = "true";
defparam \trans_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N11
dffeas \trans_inst|count[2] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[2]~14_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[2] .is_wysiwyg = "true";
defparam \trans_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N19
dffeas \trans_inst|count[6] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[6]~22_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[6] .is_wysiwyg = "true";
defparam \trans_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N21
dffeas \trans_inst|count[7] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[7]~24_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[7] .is_wysiwyg = "true";
defparam \trans_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N13
dffeas \trans_inst|count[3] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[3]~16_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[3] .is_wysiwyg = "true";
defparam \trans_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N23
dffeas \trans_inst|count[8] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[8]~26_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[8] .is_wysiwyg = "true";
defparam \trans_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N25
dffeas \trans_inst|count[9] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[9]~28_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[9] .is_wysiwyg = "true";
defparam \trans_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N7
dffeas \trans_inst|count[0] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|count[0]~10_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(\trans_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|count[0] .is_wysiwyg = "true";
defparam \trans_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N6
cyclone10lp_lcell_comb \trans_inst|count[0]~10 (
// Equation(s):
// \trans_inst|count[0]~10_combout  = \trans_inst|count [0] $ (VCC)
// \trans_inst|count[0]~11  = CARRY(\trans_inst|count [0])

	.dataa(\trans_inst|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\trans_inst|count[0]~10_combout ),
	.cout(\trans_inst|count[0]~11 ));
// synopsys translate_off
defparam \trans_inst|count[0]~10 .lut_mask = 16'h55AA;
defparam \trans_inst|count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N8
cyclone10lp_lcell_comb \trans_inst|count[1]~12 (
// Equation(s):
// \trans_inst|count[1]~12_combout  = (\trans_inst|count [1] & (!\trans_inst|count[0]~11 )) # (!\trans_inst|count [1] & ((\trans_inst|count[0]~11 ) # (GND)))
// \trans_inst|count[1]~13  = CARRY((!\trans_inst|count[0]~11 ) # (!\trans_inst|count [1]))

	.dataa(gnd),
	.datab(\trans_inst|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[0]~11 ),
	.combout(\trans_inst|count[1]~12_combout ),
	.cout(\trans_inst|count[1]~13 ));
// synopsys translate_off
defparam \trans_inst|count[1]~12 .lut_mask = 16'h3C3F;
defparam \trans_inst|count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N10
cyclone10lp_lcell_comb \trans_inst|count[2]~14 (
// Equation(s):
// \trans_inst|count[2]~14_combout  = (\trans_inst|count [2] & (\trans_inst|count[1]~13  $ (GND))) # (!\trans_inst|count [2] & (!\trans_inst|count[1]~13  & VCC))
// \trans_inst|count[2]~15  = CARRY((\trans_inst|count [2] & !\trans_inst|count[1]~13 ))

	.dataa(\trans_inst|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[1]~13 ),
	.combout(\trans_inst|count[2]~14_combout ),
	.cout(\trans_inst|count[2]~15 ));
// synopsys translate_off
defparam \trans_inst|count[2]~14 .lut_mask = 16'hA50A;
defparam \trans_inst|count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N12
cyclone10lp_lcell_comb \trans_inst|count[3]~16 (
// Equation(s):
// \trans_inst|count[3]~16_combout  = (\trans_inst|count [3] & (!\trans_inst|count[2]~15 )) # (!\trans_inst|count [3] & ((\trans_inst|count[2]~15 ) # (GND)))
// \trans_inst|count[3]~17  = CARRY((!\trans_inst|count[2]~15 ) # (!\trans_inst|count [3]))

	.dataa(\trans_inst|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[2]~15 ),
	.combout(\trans_inst|count[3]~16_combout ),
	.cout(\trans_inst|count[3]~17 ));
// synopsys translate_off
defparam \trans_inst|count[3]~16 .lut_mask = 16'h5A5F;
defparam \trans_inst|count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N14
cyclone10lp_lcell_comb \trans_inst|count[4]~18 (
// Equation(s):
// \trans_inst|count[4]~18_combout  = (\trans_inst|count [4] & (\trans_inst|count[3]~17  $ (GND))) # (!\trans_inst|count [4] & (!\trans_inst|count[3]~17  & VCC))
// \trans_inst|count[4]~19  = CARRY((\trans_inst|count [4] & !\trans_inst|count[3]~17 ))

	.dataa(gnd),
	.datab(\trans_inst|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[3]~17 ),
	.combout(\trans_inst|count[4]~18_combout ),
	.cout(\trans_inst|count[4]~19 ));
// synopsys translate_off
defparam \trans_inst|count[4]~18 .lut_mask = 16'hC30C;
defparam \trans_inst|count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N16
cyclone10lp_lcell_comb \trans_inst|count[5]~20 (
// Equation(s):
// \trans_inst|count[5]~20_combout  = (\trans_inst|count [5] & (!\trans_inst|count[4]~19 )) # (!\trans_inst|count [5] & ((\trans_inst|count[4]~19 ) # (GND)))
// \trans_inst|count[5]~21  = CARRY((!\trans_inst|count[4]~19 ) # (!\trans_inst|count [5]))

	.dataa(gnd),
	.datab(\trans_inst|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[4]~19 ),
	.combout(\trans_inst|count[5]~20_combout ),
	.cout(\trans_inst|count[5]~21 ));
// synopsys translate_off
defparam \trans_inst|count[5]~20 .lut_mask = 16'h3C3F;
defparam \trans_inst|count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N18
cyclone10lp_lcell_comb \trans_inst|count[6]~22 (
// Equation(s):
// \trans_inst|count[6]~22_combout  = (\trans_inst|count [6] & (\trans_inst|count[5]~21  $ (GND))) # (!\trans_inst|count [6] & (!\trans_inst|count[5]~21  & VCC))
// \trans_inst|count[6]~23  = CARRY((\trans_inst|count [6] & !\trans_inst|count[5]~21 ))

	.dataa(gnd),
	.datab(\trans_inst|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[5]~21 ),
	.combout(\trans_inst|count[6]~22_combout ),
	.cout(\trans_inst|count[6]~23 ));
// synopsys translate_off
defparam \trans_inst|count[6]~22 .lut_mask = 16'hC30C;
defparam \trans_inst|count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N20
cyclone10lp_lcell_comb \trans_inst|count[7]~24 (
// Equation(s):
// \trans_inst|count[7]~24_combout  = (\trans_inst|count [7] & (!\trans_inst|count[6]~23 )) # (!\trans_inst|count [7] & ((\trans_inst|count[6]~23 ) # (GND)))
// \trans_inst|count[7]~25  = CARRY((!\trans_inst|count[6]~23 ) # (!\trans_inst|count [7]))

	.dataa(gnd),
	.datab(\trans_inst|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[6]~23 ),
	.combout(\trans_inst|count[7]~24_combout ),
	.cout(\trans_inst|count[7]~25 ));
// synopsys translate_off
defparam \trans_inst|count[7]~24 .lut_mask = 16'h3C3F;
defparam \trans_inst|count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N22
cyclone10lp_lcell_comb \trans_inst|count[8]~26 (
// Equation(s):
// \trans_inst|count[8]~26_combout  = (\trans_inst|count [8] & (\trans_inst|count[7]~25  $ (GND))) # (!\trans_inst|count [8] & (!\trans_inst|count[7]~25  & VCC))
// \trans_inst|count[8]~27  = CARRY((\trans_inst|count [8] & !\trans_inst|count[7]~25 ))

	.dataa(\trans_inst|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\trans_inst|count[7]~25 ),
	.combout(\trans_inst|count[8]~26_combout ),
	.cout(\trans_inst|count[8]~27 ));
// synopsys translate_off
defparam \trans_inst|count[8]~26 .lut_mask = 16'hA50A;
defparam \trans_inst|count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N24
cyclone10lp_lcell_comb \trans_inst|count[9]~28 (
// Equation(s):
// \trans_inst|count[9]~28_combout  = \trans_inst|count [9] $ (\trans_inst|count[8]~27 )

	.dataa(gnd),
	.datab(\trans_inst|count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\trans_inst|count[8]~27 ),
	.combout(\trans_inst|count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|count[9]~28 .lut_mask = 16'h3C3C;
defparam \trans_inst|count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y1_N19
dffeas \trans_inst|cnt[20] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[20] .is_wysiwyg = "true";
defparam \trans_inst|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N17
dffeas \trans_inst|cnt[19] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[19] .is_wysiwyg = "true";
defparam \trans_inst|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N15
dffeas \trans_inst|cnt[18] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[18] .is_wysiwyg = "true";
defparam \trans_inst|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N13
dffeas \trans_inst|cnt[17] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[17] .is_wysiwyg = "true";
defparam \trans_inst|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N11
dffeas \trans_inst|cnt[16] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[16] .is_wysiwyg = "true";
defparam \trans_inst|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N9
dffeas \trans_inst|cnt[15] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[15] .is_wysiwyg = "true";
defparam \trans_inst|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N7
dffeas \trans_inst|cnt[14] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[14] .is_wysiwyg = "true";
defparam \trans_inst|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N5
dffeas \trans_inst|cnt[13] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[13] .is_wysiwyg = "true";
defparam \trans_inst|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N3
dffeas \trans_inst|cnt[12] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[12] .is_wysiwyg = "true";
defparam \trans_inst|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N1
dffeas \trans_inst|cnt[11] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[11] .is_wysiwyg = "true";
defparam \trans_inst|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N31
dffeas \trans_inst|cnt[10] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[10] .is_wysiwyg = "true";
defparam \trans_inst|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N29
dffeas \trans_inst|cnt[9] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[9] .is_wysiwyg = "true";
defparam \trans_inst|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N27
dffeas \trans_inst|cnt[8] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[8] .is_wysiwyg = "true";
defparam \trans_inst|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N25
dffeas \trans_inst|cnt[7] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[7] .is_wysiwyg = "true";
defparam \trans_inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N23
dffeas \trans_inst|cnt[6] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[6] .is_wysiwyg = "true";
defparam \trans_inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N21
dffeas \trans_inst|cnt[5] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[5] .is_wysiwyg = "true";
defparam \trans_inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N19
dffeas \trans_inst|cnt[4] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[4] .is_wysiwyg = "true";
defparam \trans_inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N17
dffeas \trans_inst|cnt[3] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[3] .is_wysiwyg = "true";
defparam \trans_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N15
dffeas \trans_inst|cnt[2] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[2] .is_wysiwyg = "true";
defparam \trans_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N13
dffeas \trans_inst|cnt[1] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\trans_inst|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[1] .is_wysiwyg = "true";
defparam \trans_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N9
dffeas \trans_inst|cnt[0] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|cnt[0] .is_wysiwyg = "true";
defparam \trans_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N1
dffeas \trans_inst|unendata[7] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~0_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[7] .is_wysiwyg = "true";
defparam \trans_inst|unendata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N11
dffeas \trans_inst|unendata[6] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|Add2~16_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[6] .is_wysiwyg = "true";
defparam \trans_inst|unendata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N29
dffeas \trans_inst|unendata[5] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|Add2~17_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[5] .is_wysiwyg = "true";
defparam \trans_inst|unendata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N7
dffeas \trans_inst|unendata[4] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|Add2~18_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[4] .is_wysiwyg = "true";
defparam \trans_inst|unendata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N9
dffeas \trans_inst|unendata[3] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~1_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[3] .is_wysiwyg = "true";
defparam \trans_inst|unendata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N3
dffeas \trans_inst|unendata[2] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~2_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[2] .is_wysiwyg = "true";
defparam \trans_inst|unendata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N5
dffeas \trans_inst|unendata[1] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~3_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[1] .is_wysiwyg = "true";
defparam \trans_inst|unendata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N31
dffeas \trans_inst|unendata[0] (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|unendata~4_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|unendata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|unendata[0] .is_wysiwyg = "true";
defparam \trans_inst|unendata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N28
cyclone10lp_lcell_comb \trans_inst|Equal0~0 (
// Equation(s):
// \trans_inst|Equal0~0_combout  = (!\trans_inst|cnt [17] & (!\trans_inst|cnt [20] & (!\trans_inst|cnt [18] & !\trans_inst|cnt [19])))

	.dataa(\trans_inst|cnt [17]),
	.datab(\trans_inst|cnt [20]),
	.datac(\trans_inst|cnt [18]),
	.datad(\trans_inst|cnt [19]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \trans_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N22
cyclone10lp_lcell_comb \trans_inst|Equal0~1 (
// Equation(s):
// \trans_inst|Equal0~1_combout  = (!\trans_inst|cnt [16] & (!\trans_inst|cnt [15] & (!\trans_inst|cnt [13] & !\trans_inst|cnt [14])))

	.dataa(\trans_inst|cnt [16]),
	.datab(\trans_inst|cnt [15]),
	.datac(\trans_inst|cnt [13]),
	.datad(\trans_inst|cnt [14]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \trans_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N24
cyclone10lp_lcell_comb \trans_inst|Equal0~2 (
// Equation(s):
// \trans_inst|Equal0~2_combout  = (!\trans_inst|cnt [9] & (!\trans_inst|cnt [12] & (!\trans_inst|cnt [10] & !\trans_inst|cnt [11])))

	.dataa(\trans_inst|cnt [9]),
	.datab(\trans_inst|cnt [12]),
	.datac(\trans_inst|cnt [10]),
	.datad(\trans_inst|cnt [11]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \trans_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N2
cyclone10lp_lcell_comb \trans_inst|Equal0~3 (
// Equation(s):
// \trans_inst|Equal0~3_combout  = (!\trans_inst|cnt [6] & (!\trans_inst|cnt [7] & (\trans_inst|cnt [8] & \trans_inst|cnt [5])))

	.dataa(\trans_inst|cnt [6]),
	.datab(\trans_inst|cnt [7]),
	.datac(\trans_inst|cnt [8]),
	.datad(\trans_inst|cnt [5]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~3 .lut_mask = 16'h1000;
defparam \trans_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y1_N26
cyclone10lp_lcell_comb \trans_inst|Equal0~4 (
// Equation(s):
// \trans_inst|Equal0~4_combout  = (\trans_inst|Equal0~3_combout  & (\trans_inst|Equal0~2_combout  & (\trans_inst|Equal0~1_combout  & \trans_inst|Equal0~0_combout )))

	.dataa(\trans_inst|Equal0~3_combout ),
	.datab(\trans_inst|Equal0~2_combout ),
	.datac(\trans_inst|Equal0~1_combout ),
	.datad(\trans_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\trans_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \trans_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N4
cyclone10lp_lcell_comb \trans_inst|Equal0~5 (
// Equation(s):
// \trans_inst|Equal0~5_combout  = (!\trans_inst|cnt [1] & (!\trans_inst|cnt [4] & (\trans_inst|cnt [2] & \trans_inst|cnt [3])))

	.dataa(\trans_inst|cnt [1]),
	.datab(\trans_inst|cnt [4]),
	.datac(\trans_inst|cnt [2]),
	.datad(\trans_inst|cnt [3]),
	.cin(gnd),
	.combout(\trans_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~5 .lut_mask = 16'h1000;
defparam \trans_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N6
cyclone10lp_lcell_comb \trans_inst|Equal0~6 (
// Equation(s):
// \trans_inst|Equal0~6_combout  = (\trans_inst|Equal0~4_combout  & (\trans_inst|Equal0~5_combout  & !\trans_inst|cnt [0]))

	.dataa(\trans_inst|Equal0~4_combout ),
	.datab(\trans_inst|Equal0~5_combout ),
	.datac(\trans_inst|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal0~6 .lut_mask = 16'h0808;
defparam \trans_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N8
cyclone10lp_lcell_comb \trans_inst|cnt[0]~0 (
// Equation(s):
// \trans_inst|cnt[0]~0_combout  = (!\trans_inst|cnt [0] & ((!\trans_inst|Equal0~5_combout ) # (!\trans_inst|Equal0~4_combout )))

	.dataa(\trans_inst|Equal0~4_combout ),
	.datab(\trans_inst|Equal0~5_combout ),
	.datac(\trans_inst|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|cnt[0]~0 .lut_mask = 16'h0707;
defparam \trans_inst|cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y6_N1
dffeas \trans_inst|dvalid (
	.clk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\trans_inst|always2~4_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|reset_i~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|dvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|dvalid .is_wysiwyg = "true";
defparam \trans_inst|dvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N26
cyclone10lp_lcell_comb \trans_inst|Equal2~0 (
// Equation(s):
// \trans_inst|Equal2~0_combout  = (!\trans_inst|count [2] & (!\trans_inst|count [4] & (!\trans_inst|count [1] & !\trans_inst|count [5])))

	.dataa(\trans_inst|count [2]),
	.datab(\trans_inst|count [4]),
	.datac(\trans_inst|count [1]),
	.datad(\trans_inst|count [5]),
	.cin(gnd),
	.combout(\trans_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal2~0 .lut_mask = 16'h0001;
defparam \trans_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N24
cyclone10lp_lcell_comb \trans_inst|Equal2~1 (
// Equation(s):
// \trans_inst|Equal2~1_combout  = (\trans_inst|count [7] & (!\trans_inst|count [8] & (\trans_inst|count [3] & \trans_inst|count [6])))

	.dataa(\trans_inst|count [7]),
	.datab(\trans_inst|count [8]),
	.datac(\trans_inst|count [3]),
	.datad(\trans_inst|count [6]),
	.cin(gnd),
	.combout(\trans_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal2~1 .lut_mask = 16'h2000;
defparam \trans_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N2
cyclone10lp_lcell_comb \trans_inst|Equal2~2 (
// Equation(s):
// \trans_inst|Equal2~2_combout  = (\trans_inst|Equal2~1_combout  & (\trans_inst|Equal2~0_combout  & !\trans_inst|count [9]))

	.dataa(gnd),
	.datab(\trans_inst|Equal2~1_combout ),
	.datac(\trans_inst|Equal2~0_combout ),
	.datad(\trans_inst|count [9]),
	.cin(gnd),
	.combout(\trans_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Equal2~2 .lut_mask = 16'h00C0;
defparam \trans_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N0
cyclone10lp_lcell_comb \trans_inst|unendata~0 (
// Equation(s):
// \trans_inst|unendata~0_combout  = (\trans_inst|Equal2~2_combout  & (((\trans_inst|count [0])))) # (!\trans_inst|Equal2~2_combout  & (!\trans_inst|Add2~14_combout  & ((\trans_inst|dvalid~q ))))

	.dataa(\trans_inst|Add2~14_combout ),
	.datab(\trans_inst|count [0]),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|Equal2~2_combout ),
	.cin(gnd),
	.combout(\trans_inst|unendata~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~0 .lut_mask = 16'hCC50;
defparam \trans_inst|unendata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y2_N1
dffeas \trans_inst|reset_i (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\trans_inst|reset_i~feeder_combout ),
	.asdata(vcc),
	.clrn(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trans_inst|reset_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \trans_inst|reset_i .is_wysiwyg = "true";
defparam \trans_inst|reset_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N10
cyclone10lp_lcell_comb \trans_inst|Add2~16 (
// Equation(s):
// \trans_inst|Add2~16_combout  = (\trans_inst|Equal2~2_combout  & (((!\trans_inst|count [0])))) # (!\trans_inst|Equal2~2_combout  & (\trans_inst|Add2~12_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Equal2~2_combout ),
	.datab(\trans_inst|Add2~12_combout ),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add2~16 .lut_mask = 16'h40EA;
defparam \trans_inst|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N28
cyclone10lp_lcell_comb \trans_inst|Add2~17 (
// Equation(s):
// \trans_inst|Add2~17_combout  = (!\trans_inst|Equal2~2_combout  & (\trans_inst|dvalid~q  & !\trans_inst|Add2~10_combout ))

	.dataa(\trans_inst|Equal2~2_combout ),
	.datab(\trans_inst|dvalid~q ),
	.datac(\trans_inst|Add2~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add2~17 .lut_mask = 16'h0404;
defparam \trans_inst|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N6
cyclone10lp_lcell_comb \trans_inst|Add2~18 (
// Equation(s):
// \trans_inst|Add2~18_combout  = (\trans_inst|Equal2~2_combout  & (((!\trans_inst|count [0])))) # (!\trans_inst|Equal2~2_combout  & (!\trans_inst|Add2~8_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Equal2~2_combout ),
	.datab(\trans_inst|Add2~8_combout ),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|Add2~18 .lut_mask = 16'h10BA;
defparam \trans_inst|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N8
cyclone10lp_lcell_comb \trans_inst|unendata~1 (
// Equation(s):
// \trans_inst|unendata~1_combout  = (\trans_inst|Equal2~2_combout  & (((\trans_inst|count [0])))) # (!\trans_inst|Equal2~2_combout  & (!\trans_inst|Add2~6_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Equal2~2_combout ),
	.datab(\trans_inst|Add2~6_combout ),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|unendata~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~1 .lut_mask = 16'hBA10;
defparam \trans_inst|unendata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N2
cyclone10lp_lcell_comb \trans_inst|unendata~2 (
// Equation(s):
// \trans_inst|unendata~2_combout  = (\trans_inst|Equal2~2_combout  & (((\trans_inst|count [0])))) # (!\trans_inst|Equal2~2_combout  & (!\trans_inst|Add2~4_combout  & (\trans_inst|dvalid~q )))

	.dataa(\trans_inst|Equal2~2_combout ),
	.datab(\trans_inst|Add2~4_combout ),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|unendata~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~2 .lut_mask = 16'hBA10;
defparam \trans_inst|unendata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N4
cyclone10lp_lcell_comb \trans_inst|unendata~3 (
// Equation(s):
// \trans_inst|unendata~3_combout  = (\trans_inst|Equal2~2_combout ) # ((\trans_inst|dvalid~q  & \trans_inst|Add2~2_combout ))

	.dataa(\trans_inst|Equal2~2_combout ),
	.datab(\trans_inst|dvalid~q ),
	.datac(\trans_inst|Add2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\trans_inst|unendata~3_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~3 .lut_mask = 16'hEAEA;
defparam \trans_inst|unendata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N30
cyclone10lp_lcell_comb \trans_inst|unendata~4 (
// Equation(s):
// \trans_inst|unendata~4_combout  = (\trans_inst|Equal2~2_combout  & (\trans_inst|count [0])) # (!\trans_inst|Equal2~2_combout  & (((\trans_inst|dvalid~q  & \trans_inst|Add2~0_combout ))))

	.dataa(\trans_inst|Equal2~2_combout ),
	.datab(\trans_inst|count [0]),
	.datac(\trans_inst|dvalid~q ),
	.datad(\trans_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\trans_inst|unendata~4_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|unendata~4 .lut_mask = 16'hD888;
defparam \trans_inst|unendata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N4
cyclone10lp_lcell_comb \trans_inst|always2~0 (
// Equation(s):
// \trans_inst|always2~0_combout  = ((!\trans_inst|count [3] & (!\trans_inst|count [5] & !\trans_inst|count [4]))) # (!\trans_inst|count [6])

	.dataa(\trans_inst|count [3]),
	.datab(\trans_inst|count [5]),
	.datac(\trans_inst|count [4]),
	.datad(\trans_inst|count [6]),
	.cin(gnd),
	.combout(\trans_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~0 .lut_mask = 16'h01FF;
defparam \trans_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N12
cyclone10lp_lcell_comb \trans_inst|always2~1 (
// Equation(s):
// \trans_inst|always2~1_combout  = (\trans_inst|count [8] & (((\trans_inst|count [7])))) # (!\trans_inst|count [8] & (((\trans_inst|Equal2~0_combout  & !\trans_inst|count [0])) # (!\trans_inst|count [7])))

	.dataa(\trans_inst|Equal2~0_combout ),
	.datab(\trans_inst|count [8]),
	.datac(\trans_inst|count [7]),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~1 .lut_mask = 16'hC3E3;
defparam \trans_inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N2
cyclone10lp_lcell_comb \trans_inst|always2~2 (
// Equation(s):
// \trans_inst|always2~2_combout  = (\trans_inst|count [2] & (\trans_inst|count [6] & ((\trans_inst|count [1]) # (\trans_inst|count [0]))))

	.dataa(\trans_inst|count [2]),
	.datab(\trans_inst|count [6]),
	.datac(\trans_inst|count [1]),
	.datad(\trans_inst|count [0]),
	.cin(gnd),
	.combout(\trans_inst|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~2 .lut_mask = 16'h8880;
defparam \trans_inst|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N14
cyclone10lp_lcell_comb \trans_inst|always2~3 (
// Equation(s):
// \trans_inst|always2~3_combout  = (\trans_inst|count [9]) # ((\trans_inst|always2~2_combout  & !\trans_inst|count [7]))

	.dataa(\trans_inst|always2~2_combout ),
	.datab(gnd),
	.datac(\trans_inst|count [7]),
	.datad(\trans_inst|count [9]),
	.cin(gnd),
	.combout(\trans_inst|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~3 .lut_mask = 16'hFF0A;
defparam \trans_inst|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N0
cyclone10lp_lcell_comb \trans_inst|always2~4 (
// Equation(s):
// \trans_inst|always2~4_combout  = (!\trans_inst|always2~1_combout  & (!\trans_inst|always2~3_combout  & (\trans_inst|count [7] $ (\trans_inst|always2~0_combout ))))

	.dataa(\trans_inst|always2~1_combout ),
	.datab(\trans_inst|count [7]),
	.datac(\trans_inst|always2~0_combout ),
	.datad(\trans_inst|always2~3_combout ),
	.cin(gnd),
	.combout(\trans_inst|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|always2~4 .lut_mask = 16'h0014;
defparam \trans_inst|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N8
cyclone10lp_lcell_comb \trans_inst|LessThan0~0 (
// Equation(s):
// \trans_inst|LessThan0~0_combout  = ((!\trans_inst|count [8] & !\trans_inst|count [7])) # (!\trans_inst|count [9])

	.dataa(gnd),
	.datab(\trans_inst|count [8]),
	.datac(\trans_inst|count [7]),
	.datad(\trans_inst|count [9]),
	.cin(gnd),
	.combout(\trans_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|LessThan0~0 .lut_mask = 16'h03FF;
defparam \trans_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N28
cyclone10lp_lcell_comb \trans_inst|LessThan0~1 (
// Equation(s):
// \trans_inst|LessThan0~1_combout  = (((!\trans_inst|count [3]) # (!\trans_inst|count [4])) # (!\trans_inst|count [5])) # (!\trans_inst|count [2])

	.dataa(\trans_inst|count [2]),
	.datab(\trans_inst|count [5]),
	.datac(\trans_inst|count [4]),
	.datad(\trans_inst|count [3]),
	.cin(gnd),
	.combout(\trans_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \trans_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y6_N30
cyclone10lp_lcell_comb \trans_inst|LessThan0~2 (
// Equation(s):
// \trans_inst|LessThan0~2_combout  = (!\trans_inst|LessThan0~0_combout  & (((\trans_inst|count [8]) # (\trans_inst|count [6])) # (!\trans_inst|LessThan0~1_combout )))

	.dataa(\trans_inst|LessThan0~0_combout ),
	.datab(\trans_inst|LessThan0~1_combout ),
	.datac(\trans_inst|count [8]),
	.datad(\trans_inst|count [6]),
	.cin(gnd),
	.combout(\trans_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|LessThan0~2 .lut_mask = 16'h5551;
defparam \trans_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cyclone10lp_clkctrl \sysclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sysclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sysclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sysclk~inputclkctrl .clock_type = "global clock";
defparam \sysclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G18
cyclone10lp_clkctrl \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y2_N0
cyclone10lp_lcell_comb \trans_inst|reset_i~feeder (
// Equation(s):
// \trans_inst|reset_i~feeder_combout  = \trans_inst|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trans_inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\trans_inst|reset_i~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trans_inst|reset_i~feeder .lut_mask = 16'hFF00;
defparam \trans_inst|reset_i~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N23
cyclone10lp_io_obuf \data_txp~output (
	.i(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_txp),
	.obar(\data_txp(n) ));
// synopsys translate_off
defparam \data_txp~output .bus_hold = "false";
defparam \data_txp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cyclone10lp_io_obuf \clk_out~output (
	.i(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_out_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_out),
	.obar());
// synopsys translate_off
defparam \clk_out~output .bus_hold = "false";
defparam \clk_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cyclone10lp_io_obuf \clk_out_en~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_out_en),
	.obar());
// synopsys translate_off
defparam \clk_out_en~output .bus_hold = "false";
defparam \clk_out_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cyclone10lp_io_obuf \clk_in_en~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_in_en),
	.obar());
// synopsys translate_off
defparam \clk_in_en~output .bus_hold = "false";
defparam \clk_in_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cyclone10lp_io_obuf \rx_out[0]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[0]),
	.obar());
// synopsys translate_off
defparam \rx_out[0]~output .bus_hold = "false";
defparam \rx_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N2
cyclone10lp_io_obuf \rx_out[1]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[1]),
	.obar());
// synopsys translate_off
defparam \rx_out[1]~output .bus_hold = "false";
defparam \rx_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N16
cyclone10lp_io_obuf \rx_out[2]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[2]),
	.obar());
// synopsys translate_off
defparam \rx_out[2]~output .bus_hold = "false";
defparam \rx_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N23
cyclone10lp_io_obuf \rx_out[3]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[3]),
	.obar());
// synopsys translate_off
defparam \rx_out[3]~output .bus_hold = "false";
defparam \rx_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N9
cyclone10lp_io_obuf \rx_out[4]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[4]),
	.obar());
// synopsys translate_off
defparam \rx_out[4]~output .bus_hold = "false";
defparam \rx_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cyclone10lp_io_obuf \rx_out[5]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[5]),
	.obar());
// synopsys translate_off
defparam \rx_out[5]~output .bus_hold = "false";
defparam \rx_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cyclone10lp_io_obuf \rx_out[6]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[6]),
	.obar());
// synopsys translate_off
defparam \rx_out[6]~output .bus_hold = "false";
defparam \rx_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cyclone10lp_io_obuf \rx_out[7]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[7]),
	.obar());
// synopsys translate_off
defparam \rx_out[7]~output .bus_hold = "false";
defparam \rx_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N2
cyclone10lp_io_obuf \rx_out[8]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[8]),
	.obar());
// synopsys translate_off
defparam \rx_out[8]~output .bus_hold = "false";
defparam \rx_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N16
cyclone10lp_io_obuf \rx_out[9]~output (
	.i(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rx_out[9]),
	.obar());
// synopsys translate_off
defparam \rx_out[9]~output .bus_hold = "false";
defparam \rx_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N9
cyclone10lp_io_obuf \dedata[0]~output (
	.i(\rece|decoder|ao~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dedata[0]),
	.obar());
// synopsys translate_off
defparam \dedata[0]~output .bus_hold = "false";
defparam \dedata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cyclone10lp_io_obuf \dedata[1]~output (
	.i(\rece|decoder|bo~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dedata[1]),
	.obar());
// synopsys translate_off
defparam \dedata[1]~output .bus_hold = "false";
defparam \dedata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cyclone10lp_io_obuf \dedata[2]~output (
	.i(\rece|decoder|co~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dedata[2]),
	.obar());
// synopsys translate_off
defparam \dedata[2]~output .bus_hold = "false";
defparam \dedata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N2
cyclone10lp_io_obuf \dedata[3]~output (
	.i(\rece|decoder|d_o~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dedata[3]),
	.obar());
// synopsys translate_off
defparam \dedata[3]~output .bus_hold = "false";
defparam \dedata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N9
cyclone10lp_io_obuf \dedata[4]~output (
	.i(\rece|decoder|eo~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dedata[4]),
	.obar());
// synopsys translate_off
defparam \dedata[4]~output .bus_hold = "false";
defparam \dedata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N30
cyclone10lp_io_obuf \dedata[5]~output (
	.i(\rece|decoder|fo~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dedata[5]),
	.obar());
// synopsys translate_off
defparam \dedata[5]~output .bus_hold = "false";
defparam \dedata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cyclone10lp_io_obuf \dedata[6]~output (
	.i(\rece|decoder|go~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dedata[6]),
	.obar());
// synopsys translate_off
defparam \dedata[6]~output .bus_hold = "false";
defparam \dedata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N30
cyclone10lp_io_obuf \dedata[7]~output (
	.i(\rece|decoder|ho~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dedata[7]),
	.obar());
// synopsys translate_off
defparam \dedata[7]~output .bus_hold = "false";
defparam \dedata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cyclone10lp_io_ibuf \sysclk~input (
	.i(sysclk),
	.ibar(gnd),
	.o(\sysclk~input_o ));
// synopsys translate_off
defparam \sysclk~input .bus_hold = "false";
defparam \sysclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cyclone10lp_clkctrl \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y8_N25
cyclone10lp_ddio_out \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 (
	.datainlo(gnd),
	.datainhi(gnd),
	.clkhi(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clklo(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.muxsel(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .async_mode = "none";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .power_up = "low";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .sync_mode = "none";
defparam \trans_inst|ser_ins|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKCTRL_PLL4E0
cyclone10lp_clkctrl \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_out (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_out_outclk ));
// synopsys translate_off
defparam \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_out .clock_type = "external clock output";
defparam \trans_inst|clk_ins|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk_out .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N8
cyclone10lp_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cyclone10lp_pll \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_in~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_fbout ),
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .auto_settings = "false";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .bandwidth_type = "medium";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_high = 5;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_initial = 1;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_low = 5;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_mode = "even";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c0_ph = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_high = 25;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_initial = 1;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_low = 25;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_mode = "even";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_ph = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c1_use_casc_in = "off";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_high = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_initial = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_low = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_mode = "bypass";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_ph = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c2_use_casc_in = "off";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_high = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_initial = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_low = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_mode = "bypass";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_ph = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c3_use_casc_in = "off";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_high = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_initial = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_low = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_mode = "bypass";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_ph = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .c4_use_casc_in = "off";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .charge_pump_current_bits = 1;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_counter = "c0";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_divide_by = 1;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_duty_cycle = 50;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_multiply_by = 4;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk0_phase_shift = "-6250";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_counter = "c1";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_divide_by = 5;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_duty_cycle = 50;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_multiply_by = 4;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk1_phase_shift = "-6250";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_counter = "unused";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_divide_by = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_duty_cycle = 50;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_multiply_by = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk2_phase_shift = "0";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_counter = "unused";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_divide_by = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_duty_cycle = 50;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_multiply_by = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk3_phase_shift = "0";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_counter = "unused";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_divide_by = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_duty_cycle = 50;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_multiply_by = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .clk4_phase_shift = "0";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .compensate_clock = "clock0";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .inclk0_input_frequency = 100000;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .inclk1_input_frequency = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .loop_filter_c_bits = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .loop_filter_r_bits = 20;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .m = 40;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .m_initial = 3;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .m_ph = 4;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .n = 1;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .operation_mode = "source synchronous";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .pfd_max = 200000;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .pfd_min = 3076;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .self_reset_on_loss_lock = "off";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .simulation_type = "functional";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .switch_over_type = "auto";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_center = 1538;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_divide_by = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_frequency_control = "auto";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_max = 3333;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_min = 1538;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_multiply_by = 0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_phase_shift_step = 312;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|lvds_rx_pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
cyclone10lp_clkctrl \rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl .clock_type = "global clock";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0] = \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] $ (VCC)
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0] = CARRY(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0]),
	.cout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 .lut_mask = 16'h33CC;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout  & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0 .lut_mask = 16'h0F00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclone10lp_clkctrl \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl .clock_type = "global clock";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cyclone10lp_lcell_comb \inst|cnt[0]~5 (
// Equation(s):
// \inst|cnt[0]~5_combout  = \inst|cnt [0] $ (VCC)
// \inst|cnt[0]~6  = CARRY(\inst|cnt [0])

	.dataa(\inst|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|cnt[0]~5_combout ),
	.cout(\inst|cnt[0]~6 ));
// synopsys translate_off
defparam \inst|cnt[0]~5 .lut_mask = 16'h55AA;
defparam \inst|cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cyclone10lp_lcell_comb \align_inst|cnt[0]~10 (
// Equation(s):
// \align_inst|cnt[0]~10_combout  = \align_inst|cnt [0] $ (VCC)
// \align_inst|cnt[0]~11  = CARRY(\align_inst|cnt [0])

	.dataa(gnd),
	.datab(\align_inst|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\align_inst|cnt[0]~10_combout ),
	.cout(\align_inst|cnt[0]~11 ));
// synopsys translate_off
defparam \align_inst|cnt[0]~10 .lut_mask = 16'h33CC;
defparam \align_inst|cnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N19
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N7
dffeas \rece|decoder|ci (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ci~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ci .is_wysiwyg = "true";
defparam \rece|decoder|ci .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \rece|decoder|ci_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|ci~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ci_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ci_1 .is_wysiwyg = "true";
defparam \rece|decoder|ci_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N23
dffeas \rece|decoder|ai (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ai~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ai .is_wysiwyg = "true";
defparam \rece|decoder|ai .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0] = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0])) # (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]) # (GND)))
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0] = CARRY((!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]) # 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0]),
	.cout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0]));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 .lut_mask = 16'h5A5F;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0] = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0] $ (GND))) # (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0] & VCC))
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0] = CARRY((\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// !\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0]))

	.dataa(gnd),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0]),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0]),
	.cout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0]));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 .lut_mask = 16'hC30C;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout  & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2 .lut_mask = 16'h0F00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & 
// !\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2])

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0 .lut_mask = 16'h0A0A;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N1
cyclone10lp_io_ibuf \data_rxp~input (
	.i(data_rxp),
	.ibar(\data_rxp(n) ),
	.o(\data_rxp~input_o ));
// synopsys translate_off
defparam \data_rxp~input .bus_hold = "false";
defparam \data_rxp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y18_N3
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\data_rxp~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N10
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] (
	.clk(!\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\data_rxp~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] (
	.clk(!\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout  & 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [4])) # (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3])))))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [4]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6 .lut_mask = 16'hA280;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2])) # 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1])))

	.dataa(gnd),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 .lut_mask = 16'hCCF0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// !\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 .lut_mask = 16'h0044;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5 .lut_mask = 16'h0500;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout  & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1])) # (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0])))))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7 .lut_mask = 16'h88C0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0])) # 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0])))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4 .lut_mask = 16'hAAF0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout  & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3])) # (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2])))))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8 .lut_mask = 16'h88A0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// !\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2 .lut_mask = 16'h0005;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout ) # ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout ) # 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout  & \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout )))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout ),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9 .lut_mask = 16'hFEFA;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout ) # ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout ) # 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout  & \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout )))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout ),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout ),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10 .lut_mask = 16'hFFEA;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cyclone10lp_lcell_comb \rece|decoder|di~feeder (
// Equation(s):
// \rece|decoder|di~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.cin(gnd),
	.combout(\rece|decoder|di~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|di~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|di~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N9
dffeas \rece|decoder|di (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|di~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|di~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|di .is_wysiwyg = "true";
defparam \rece|decoder|di .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N3
dffeas \rece|decoder|bi (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|bi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|bi .is_wysiwyg = "true";
defparam \rece|decoder|bi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cyclone10lp_lcell_comb \rece|decoder|p22~0 (
// Equation(s):
// \rece|decoder|p22~0_combout  = (\rece|decoder|ci~q  & ((\rece|decoder|ai~q  & (!\rece|decoder|di~q  & !\rece|decoder|bi~q )) # (!\rece|decoder|ai~q  & (\rece|decoder|di~q  $ (\rece|decoder|bi~q ))))) # (!\rece|decoder|ci~q  & ((\rece|decoder|ai~q  & 
// (\rece|decoder|di~q  $ (\rece|decoder|bi~q ))) # (!\rece|decoder|ai~q  & (\rece|decoder|di~q  & \rece|decoder|bi~q ))))

	.dataa(\rece|decoder|ci~q ),
	.datab(\rece|decoder|ai~q ),
	.datac(\rece|decoder|di~q ),
	.datad(\rece|decoder|bi~q ),
	.cin(gnd),
	.combout(\rece|decoder|p22~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p22~0 .lut_mask = 16'h1668;
defparam \rece|decoder|p22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N5
dffeas \rece|decoder|p22 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p22 .is_wysiwyg = "true";
defparam \rece|decoder|p22 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N1
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \rece|decoder|ei (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ei~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ei .is_wysiwyg = "true";
defparam \rece|decoder|ei .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \rece|decoder|ei_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|ei~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ei_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ei_1 .is_wysiwyg = "true";
defparam \rece|decoder|ei_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N13
dffeas \rece|decoder|ii (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ii~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ii .is_wysiwyg = "true";
defparam \rece|decoder|ii .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cyclone10lp_lcell_comb \rece|decoder|ii_1~feeder (
// Equation(s):
// \rece|decoder|ii_1~feeder_combout  = \rece|decoder|ii~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|ii~q ),
	.cin(gnd),
	.combout(\rece|decoder|ii_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ii_1~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|ii_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \rece|decoder|ii_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ii_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ii_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ii_1 .is_wysiwyg = "true";
defparam \rece|decoder|ii_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cyclone10lp_lcell_comb \rece|decoder|p22ancneeqi~0 (
// Equation(s):
// \rece|decoder|p22ancneeqi~0_combout  = (!\rece|decoder|ci_1~q  & (\rece|decoder|p22~q  & (\rece|decoder|ei_1~q  $ (!\rece|decoder|ii_1~q ))))

	.dataa(\rece|decoder|ci_1~q ),
	.datab(\rece|decoder|p22~q ),
	.datac(\rece|decoder|ei_1~q ),
	.datad(\rece|decoder|ii_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|p22ancneeqi~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p22ancneeqi~0 .lut_mask = 16'h4004;
defparam \rece|decoder|p22ancneeqi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cyclone10lp_lcell_comb \rece|decoder|bi_1~feeder (
// Equation(s):
// \rece|decoder|bi_1~feeder_combout  = \rece|decoder|bi~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|bi~q ),
	.cin(gnd),
	.combout(\rece|decoder|bi_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|bi_1~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|bi_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N25
dffeas \rece|decoder|bi_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|bi_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|bi_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|bi_1 .is_wysiwyg = "true";
defparam \rece|decoder|bi_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cyclone10lp_lcell_comb \rece|decoder|p22bncneeqi~0 (
// Equation(s):
// \rece|decoder|p22bncneeqi~0_combout  = (\rece|decoder|p22ancneeqi~0_combout  & !\rece|decoder|bi_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|decoder|p22ancneeqi~0_combout ),
	.datad(\rece|decoder|bi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|p22bncneeqi~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p22bncneeqi~0 .lut_mask = 16'h00F0;
defparam \rece|decoder|p22bncneeqi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \rece|decoder|p22bncneeqi (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p22bncneeqi~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p22bncneeqi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p22bncneeqi .is_wysiwyg = "true";
defparam \rece|decoder|p22bncneeqi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cyclone10lp_lcell_comb \rece|decoder|p13~0 (
// Equation(s):
// \rece|decoder|p13~0_combout  = (\rece|decoder|ci~q  & (!\rece|decoder|ai~q  & (!\rece|decoder|di~q  & !\rece|decoder|bi~q ))) # (!\rece|decoder|ci~q  & ((\rece|decoder|ai~q  & (!\rece|decoder|di~q  & !\rece|decoder|bi~q )) # (!\rece|decoder|ai~q  & 
// (\rece|decoder|di~q  $ (\rece|decoder|bi~q )))))

	.dataa(\rece|decoder|ci~q ),
	.datab(\rece|decoder|ai~q ),
	.datac(\rece|decoder|di~q ),
	.datad(\rece|decoder|bi~q ),
	.cin(gnd),
	.combout(\rece|decoder|p13~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p13~0 .lut_mask = 16'h0116;
defparam \rece|decoder|p13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \rece|decoder|p13 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p13 .is_wysiwyg = "true";
defparam \rece|decoder|p13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cyclone10lp_lcell_comb \rece|decoder|p13en~0 (
// Equation(s):
// \rece|decoder|p13en~0_combout  = (\rece|decoder|p13~q  & !\rece|decoder|ei_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|decoder|p13~q ),
	.datad(\rece|decoder|ei_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|p13en~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p13en~0 .lut_mask = 16'h00F0;
defparam \rece|decoder|p13en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \rece|decoder|p13en (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p13en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p13en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p13en .is_wysiwyg = "true";
defparam \rece|decoder|p13en .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \rece|decoder|di_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|di~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|di_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|di_1 .is_wysiwyg = "true";
defparam \rece|decoder|di_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cyclone10lp_lcell_comb \rece|decoder|p13dei~0 (
// Equation(s):
// \rece|decoder|p13dei~0_combout  = (\rece|decoder|ii_1~q  & (\rece|decoder|ei_1~q  & (\rece|decoder|p13~q  & \rece|decoder|di_1~q )))

	.dataa(\rece|decoder|ii_1~q ),
	.datab(\rece|decoder|ei_1~q ),
	.datac(\rece|decoder|p13~q ),
	.datad(\rece|decoder|di_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|p13dei~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p13dei~0 .lut_mask = 16'h8000;
defparam \rece|decoder|p13dei~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \rece|decoder|p13dei (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p13dei~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p13dei~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p13dei .is_wysiwyg = "true";
defparam \rece|decoder|p13dei .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cyclone10lp_lcell_comb \rece|decoder|cndnenin~0 (
// Equation(s):
// \rece|decoder|cndnenin~0_combout  = (!\rece|decoder|ii_1~q  & (!\rece|decoder|ei_1~q  & (!\rece|decoder|ci_1~q  & !\rece|decoder|di_1~q )))

	.dataa(\rece|decoder|ii_1~q ),
	.datab(\rece|decoder|ei_1~q ),
	.datac(\rece|decoder|ci_1~q ),
	.datad(\rece|decoder|di_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|cndnenin~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|cndnenin~0 .lut_mask = 16'h0001;
defparam \rece|decoder|cndnenin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \rece|decoder|cndnenin (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|cndnenin~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|cndnenin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|cndnenin .is_wysiwyg = "true";
defparam \rece|decoder|cndnenin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cyclone10lp_lcell_comb \rece|decoder|p31~0 (
// Equation(s):
// \rece|decoder|p31~0_combout  = (\rece|decoder|ci~q  & ((\rece|decoder|ai~q  & (\rece|decoder|di~q  $ (\rece|decoder|bi~q ))) # (!\rece|decoder|ai~q  & (\rece|decoder|di~q  & \rece|decoder|bi~q )))) # (!\rece|decoder|ci~q  & (\rece|decoder|ai~q  & 
// (\rece|decoder|di~q  & \rece|decoder|bi~q )))

	.dataa(\rece|decoder|ci~q ),
	.datab(\rece|decoder|ai~q ),
	.datac(\rece|decoder|di~q ),
	.datad(\rece|decoder|bi~q ),
	.cin(gnd),
	.combout(\rece|decoder|p31~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p31~0 .lut_mask = 16'h6880;
defparam \rece|decoder|p31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \rece|decoder|p31 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p31 .is_wysiwyg = "true";
defparam \rece|decoder|p31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cyclone10lp_lcell_comb \rece|decoder|p31i~0 (
// Equation(s):
// \rece|decoder|p31i~0_combout  = (\rece|decoder|p31~q  & \rece|decoder|ii_1~q )

	.dataa(gnd),
	.datab(\rece|decoder|p31~q ),
	.datac(gnd),
	.datad(\rece|decoder|ii_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|p31i~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p31i~0 .lut_mask = 16'hCC00;
defparam \rece|decoder|p31i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \rece|decoder|p31i (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p31i~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p31i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p31i .is_wysiwyg = "true";
defparam \rece|decoder|p31i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cyclone10lp_lcell_comb \rece|decoder|d_o~0 (
// Equation(s):
// \rece|decoder|d_o~0_combout  = (!\rece|decoder|p13en~q  & (!\rece|decoder|p13dei~q  & (!\rece|decoder|cndnenin~q  & !\rece|decoder|p31i~q )))

	.dataa(\rece|decoder|p13en~q ),
	.datab(\rece|decoder|p13dei~q ),
	.datac(\rece|decoder|cndnenin~q ),
	.datad(\rece|decoder|p31i~q ),
	.cin(gnd),
	.combout(\rece|decoder|d_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|d_o~0 .lut_mask = 16'h0001;
defparam \rece|decoder|d_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cyclone10lp_lcell_comb \rece|decoder|ai_1~feeder (
// Equation(s):
// \rece|decoder|ai_1~feeder_combout  = \rece|decoder|ai~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|ai~q ),
	.cin(gnd),
	.combout(\rece|decoder|ai_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ai_1~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|ai_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N15
dffeas \rece|decoder|ai_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ai_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ai_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ai_1 .is_wysiwyg = "true";
defparam \rece|decoder|ai_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cyclone10lp_lcell_comb \rece|decoder|abei~0 (
// Equation(s):
// \rece|decoder|abei~0_combout  = (\rece|decoder|ai_1~q  & (\rece|decoder|ei_1~q  & (\rece|decoder|ii_1~q  & \rece|decoder|bi_1~q )))

	.dataa(\rece|decoder|ai_1~q ),
	.datab(\rece|decoder|ei_1~q ),
	.datac(\rece|decoder|ii_1~q ),
	.datad(\rece|decoder|bi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|abei~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|abei~0 .lut_mask = 16'h8000;
defparam \rece|decoder|abei~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \rece|decoder|abei (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|abei~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|abei~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|abei .is_wysiwyg = "true";
defparam \rece|decoder|abei .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cyclone10lp_lcell_comb \rece|decoder|d_o~1 (
// Equation(s):
// \rece|decoder|d_o~1_combout  = (!\rece|decoder|p22bncneeqi~q  & (\rece|decoder|d_o~0_combout  & !\rece|decoder|abei~q ))

	.dataa(\rece|decoder|p22bncneeqi~q ),
	.datab(\rece|decoder|d_o~0_combout ),
	.datac(gnd),
	.datad(\rece|decoder|abei~q ),
	.cin(gnd),
	.combout(\rece|decoder|d_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|d_o~1 .lut_mask = 16'h0044;
defparam \rece|decoder|d_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N31
dffeas \rece|decoder|di_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|di_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|di_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|di_2 .is_wysiwyg = "true";
defparam \rece|decoder|di_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cyclone10lp_lcell_comb \rece|decoder|p22aceeqi~0 (
// Equation(s):
// \rece|decoder|p22aceeqi~0_combout  = (\rece|decoder|p22~q  & (\rece|decoder|ci_1~q  & (\rece|decoder|ii_1~q  $ (!\rece|decoder|ei_1~q ))))

	.dataa(\rece|decoder|ii_1~q ),
	.datab(\rece|decoder|p22~q ),
	.datac(\rece|decoder|ci_1~q ),
	.datad(\rece|decoder|ei_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|p22aceeqi~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p22aceeqi~0 .lut_mask = 16'h8040;
defparam \rece|decoder|p22aceeqi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cyclone10lp_lcell_comb \rece|decoder|p22aceeqi~1 (
// Equation(s):
// \rece|decoder|p22aceeqi~1_combout  = (\rece|decoder|ai_1~q  & \rece|decoder|p22aceeqi~0_combout )

	.dataa(\rece|decoder|ai_1~q ),
	.datab(gnd),
	.datac(\rece|decoder|p22aceeqi~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|p22aceeqi~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p22aceeqi~1 .lut_mask = 16'hA0A0;
defparam \rece|decoder|p22aceeqi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \rece|decoder|p22aceeqi (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p22aceeqi~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p22aceeqi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p22aceeqi .is_wysiwyg = "true";
defparam \rece|decoder|p22aceeqi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cyclone10lp_lcell_comb \rece|decoder|d_o~2 (
// Equation(s):
// \rece|decoder|d_o~2_combout  = \rece|decoder|di_2~q  $ (((\rece|decoder|p22aceeqi~q ) # (!\rece|decoder|d_o~1_combout )))

	.dataa(\rece|decoder|d_o~1_combout ),
	.datab(gnd),
	.datac(\rece|decoder|di_2~q ),
	.datad(\rece|decoder|p22aceeqi~q ),
	.cin(gnd),
	.combout(\rece|decoder|d_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|d_o~2 .lut_mask = 16'h0FA5;
defparam \rece|decoder|d_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \rece|decoder|d_o (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|d_o~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|d_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|d_o .is_wysiwyg = "true";
defparam \rece|decoder|d_o .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \align_inst|data_reg1[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|d_o~q ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg1[3] .is_wysiwyg = "true";
defparam \align_inst|data_reg1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cyclone10lp_lcell_comb \rece|decoder|ai_2~feeder (
// Equation(s):
// \rece|decoder|ai_2~feeder_combout  = \rece|decoder|ai_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|ai_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|ai_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ai_2~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|ai_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \rece|decoder|ai_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ai_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ai_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ai_2 .is_wysiwyg = "true";
defparam \rece|decoder|ai_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cyclone10lp_lcell_comb \rece|decoder|p22ancneeqi~1 (
// Equation(s):
// \rece|decoder|p22ancneeqi~1_combout  = (!\rece|decoder|ai_1~q  & \rece|decoder|p22ancneeqi~0_combout )

	.dataa(\rece|decoder|ai_1~q ),
	.datab(gnd),
	.datac(\rece|decoder|p22ancneeqi~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|p22ancneeqi~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p22ancneeqi~1 .lut_mask = 16'h5050;
defparam \rece|decoder|p22ancneeqi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \rece|decoder|p22ancneeqi (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p22ancneeqi~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p22ancneeqi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p22ancneeqi .is_wysiwyg = "true";
defparam \rece|decoder|p22ancneeqi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cyclone10lp_lcell_comb \rece|decoder|ao~0 (
// Equation(s):
// \rece|decoder|ao~0_combout  = \rece|decoder|ai_2~q  $ (((\rece|decoder|p22ancneeqi~q ) # (!\rece|decoder|d_o~1_combout )))

	.dataa(\rece|decoder|d_o~1_combout ),
	.datab(\rece|decoder|ai_2~q ),
	.datac(\rece|decoder|p22ancneeqi~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|ao~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ao~0 .lut_mask = 16'h3939;
defparam \rece|decoder|ao~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N1
dffeas \rece|decoder|ao (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ao~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ao .is_wysiwyg = "true";
defparam \rece|decoder|ao .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \align_inst|data_reg1[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|ao~q ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg1[0] .is_wysiwyg = "true";
defparam \align_inst|data_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cyclone10lp_lcell_comb \rece|decoder|bo~0 (
// Equation(s):
// \rece|decoder|bo~0_combout  = (\rece|decoder|p22aceeqi~q ) # (\rece|decoder|abei~q )

	.dataa(gnd),
	.datab(\rece|decoder|p22aceeqi~q ),
	.datac(gnd),
	.datad(\rece|decoder|abei~q ),
	.cin(gnd),
	.combout(\rece|decoder|bo~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|bo~0 .lut_mask = 16'hFFCC;
defparam \rece|decoder|bo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cyclone10lp_lcell_comb \rece|decoder|p22bceeqi~0 (
// Equation(s):
// \rece|decoder|p22bceeqi~0_combout  = (\rece|decoder|p22aceeqi~0_combout  & \rece|decoder|bi_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|decoder|p22aceeqi~0_combout ),
	.datad(\rece|decoder|bi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|p22bceeqi~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p22bceeqi~0 .lut_mask = 16'hF000;
defparam \rece|decoder|p22bceeqi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \rece|decoder|p22bceeqi (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p22bceeqi~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p22bceeqi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p22bceeqi .is_wysiwyg = "true";
defparam \rece|decoder|p22bceeqi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cyclone10lp_lcell_comb \rece|decoder|bi_2~feeder (
// Equation(s):
// \rece|decoder|bi_2~feeder_combout  = \rece|decoder|bi_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|bi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|bi_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|bi_2~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|bi_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \rece|decoder|bi_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|bi_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|bi_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|bi_2 .is_wysiwyg = "true";
defparam \rece|decoder|bi_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cyclone10lp_lcell_comb \rece|decoder|bo~1 (
// Equation(s):
// \rece|decoder|bo~1_combout  = \rece|decoder|bi_2~q  $ (((\rece|decoder|bo~0_combout ) # ((\rece|decoder|p22bceeqi~q ) # (!\rece|decoder|d_o~0_combout ))))

	.dataa(\rece|decoder|bo~0_combout ),
	.datab(\rece|decoder|d_o~0_combout ),
	.datac(\rece|decoder|p22bceeqi~q ),
	.datad(\rece|decoder|bi_2~q ),
	.cin(gnd),
	.combout(\rece|decoder|bo~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|bo~1 .lut_mask = 16'h04FB;
defparam \rece|decoder|bo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \rece|decoder|bo (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|bo~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|bo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|bo .is_wysiwyg = "true";
defparam \rece|decoder|bo .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \align_inst|data_reg1[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|bo~q ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg1[1] .is_wysiwyg = "true";
defparam \align_inst|data_reg1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cyclone10lp_lcell_comb \rece|decoder|anbnenin~0 (
// Equation(s):
// \rece|decoder|anbnenin~0_combout  = (!\rece|decoder|ai_1~q  & (!\rece|decoder|ei_1~q  & (!\rece|decoder|ii_1~q  & !\rece|decoder|bi_1~q )))

	.dataa(\rece|decoder|ai_1~q ),
	.datab(\rece|decoder|ei_1~q ),
	.datac(\rece|decoder|ii_1~q ),
	.datad(\rece|decoder|bi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|anbnenin~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|anbnenin~0 .lut_mask = 16'h0001;
defparam \rece|decoder|anbnenin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \rece|decoder|anbnenin (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|anbnenin~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|anbnenin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|anbnenin .is_wysiwyg = "true";
defparam \rece|decoder|anbnenin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cyclone10lp_lcell_comb \rece|decoder|co~0 (
// Equation(s):
// \rece|decoder|co~0_combout  = (!\rece|decoder|p22ancneeqi~q  & !\rece|decoder|anbnenin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|decoder|p22ancneeqi~q ),
	.datad(\rece|decoder|anbnenin~q ),
	.cin(gnd),
	.combout(\rece|decoder|co~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|co~0 .lut_mask = 16'h000F;
defparam \rece|decoder|co~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \rece|decoder|ci_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|ci_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ci_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ci_2 .is_wysiwyg = "true";
defparam \rece|decoder|ci_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cyclone10lp_lcell_comb \rece|decoder|co~1 (
// Equation(s):
// \rece|decoder|co~1_combout  = \rece|decoder|ci_2~q  $ ((((\rece|decoder|p22bceeqi~q ) # (!\rece|decoder|d_o~0_combout )) # (!\rece|decoder|co~0_combout )))

	.dataa(\rece|decoder|co~0_combout ),
	.datab(\rece|decoder|d_o~0_combout ),
	.datac(\rece|decoder|p22bceeqi~q ),
	.datad(\rece|decoder|ci_2~q ),
	.cin(gnd),
	.combout(\rece|decoder|co~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|co~1 .lut_mask = 16'h08F7;
defparam \rece|decoder|co~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \rece|decoder|co (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|co~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|co~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|co .is_wysiwyg = "true";
defparam \rece|decoder|co .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \align_inst|data_reg1[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|co~q ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg1[2] .is_wysiwyg = "true";
defparam \align_inst|data_reg1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cyclone10lp_lcell_comb \align_inst|always1~1 (
// Equation(s):
// \align_inst|always1~1_combout  = (!\align_inst|data_reg1 [3] & (\align_inst|data_reg1 [0] & (\align_inst|data_reg1 [1] & !\align_inst|data_reg1 [2])))

	.dataa(\align_inst|data_reg1 [3]),
	.datab(\align_inst|data_reg1 [0]),
	.datac(\align_inst|data_reg1 [1]),
	.datad(\align_inst|data_reg1 [2]),
	.cin(gnd),
	.combout(\align_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|always1~1 .lut_mask = 16'h0040;
defparam \align_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N11
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N21
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cyclone10lp_lcell_comb \rece|decoder|hi~feeder (
// Equation(s):
// \rece|decoder|hi~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4]),
	.cin(gnd),
	.combout(\rece|decoder|hi~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|hi~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|hi~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \rece|decoder|hi (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|hi~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|hi .is_wysiwyg = "true";
defparam \rece|decoder|hi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cyclone10lp_lcell_comb \rece|decoder|hi_1~feeder (
// Equation(s):
// \rece|decoder|hi_1~feeder_combout  = \rece|decoder|hi~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|hi~q ),
	.cin(gnd),
	.combout(\rece|decoder|hi_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|hi_1~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|hi_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \rece|decoder|hi_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|hi_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|hi_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|hi_1 .is_wysiwyg = "true";
defparam \rece|decoder|hi_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N27
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \rece|decoder|gi (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|gi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|gi .is_wysiwyg = "true";
defparam \rece|decoder|gi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cyclone10lp_lcell_comb \rece|decoder|gi_1~feeder (
// Equation(s):
// \rece|decoder|gi_1~feeder_combout  = \rece|decoder|gi~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|gi~q ),
	.cin(gnd),
	.combout(\rece|decoder|gi_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|gi_1~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|gi_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \rece|decoder|gi_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|gi_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|gi_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|gi_1 .is_wysiwyg = "true";
defparam \rece|decoder|gi_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cyclone10lp_lcell_comb \rece|decoder|k28p~0 (
// Equation(s):
// \rece|decoder|k28p~0_combout  = (!\rece|decoder|ei~q  & (!\rece|decoder|ii~q  & (!\rece|decoder|di~q  & !\rece|decoder|ci~q )))

	.dataa(\rece|decoder|ei~q ),
	.datab(\rece|decoder|ii~q ),
	.datac(\rece|decoder|di~q ),
	.datad(\rece|decoder|ci~q ),
	.cin(gnd),
	.combout(\rece|decoder|k28p~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|k28p~0 .lut_mask = 16'h0001;
defparam \rece|decoder|k28p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N31
dffeas \rece|decoder|k28p (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|k28p~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|k28p~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|k28p .is_wysiwyg = "true";
defparam \rece|decoder|k28p .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cyclone10lp_lcell_comb \rece|decoder|go_3~0 (
// Equation(s):
// \rece|decoder|go_3~0_combout  = (\rece|decoder|hi_1~q  & (\rece|decoder|gi_1~q  & !\rece|decoder|k28p~q ))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|go_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|go_3~0 .lut_mask = 16'h0808;
defparam \rece|decoder|go_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \rece|decoder|go_3 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|go_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|go_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|go_3 .is_wysiwyg = "true";
defparam \rece|decoder|go_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cyclone10lp_lcell_comb \rece|decoder|go_4~0 (
// Equation(s):
// \rece|decoder|go_4~0_combout  = (!\rece|decoder|hi_1~q  & (!\rece|decoder|gi_1~q  & \rece|decoder|k28p~q ))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|go_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|go_4~0 .lut_mask = 16'h1010;
defparam \rece|decoder|go_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \rece|decoder|go_4 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|go_4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|go_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|go_4 .is_wysiwyg = "true";
defparam \rece|decoder|go_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N5
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cyclone10lp_lcell_comb \rece|decoder|ji~feeder (
// Equation(s):
// \rece|decoder|ji~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4]),
	.cin(gnd),
	.combout(\rece|decoder|ji~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ji~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|ji~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \rece|decoder|ji (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ji~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ji~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ji .is_wysiwyg = "true";
defparam \rece|decoder|ji .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \rece|decoder|ji_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|ji~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ji_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ji_1 .is_wysiwyg = "true";
defparam \rece|decoder|ji_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \rece|decoder|fi (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|fi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|fi .is_wysiwyg = "true";
defparam \rece|decoder|fi .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \rece|decoder|fi_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|fi~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|fi_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|fi_1 .is_wysiwyg = "true";
defparam \rece|decoder|fi_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cyclone10lp_lcell_comb \rece|decoder|ho_4~0 (
// Equation(s):
// \rece|decoder|ho_4~0_combout  = (!\rece|decoder|ji_1~q  & \rece|decoder|fi_1~q )

	.dataa(\rece|decoder|ji_1~q ),
	.datab(gnd),
	.datac(\rece|decoder|fi_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|ho_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_4~0 .lut_mask = 16'h5050;
defparam \rece|decoder|ho_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cyclone10lp_lcell_comb \rece|decoder|go_2~0 (
// Equation(s):
// \rece|decoder|go_2~0_combout  = (\rece|decoder|ho_4~0_combout  & (((\rece|decoder|gi_1~q ) # (\rece|decoder|k28p~q )) # (!\rece|decoder|hi_1~q )))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(\rece|decoder|ho_4~0_combout ),
	.cin(gnd),
	.combout(\rece|decoder|go_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|go_2~0 .lut_mask = 16'hFD00;
defparam \rece|decoder|go_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \rece|decoder|go_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|go_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|go_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|go_2 .is_wysiwyg = "true";
defparam \rece|decoder|go_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cyclone10lp_lcell_comb \rece|decoder|ho_1~0 (
// Equation(s):
// \rece|decoder|ho_1~0_combout  = (\rece|decoder|ji_1~q  & !\rece|decoder|fi_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|decoder|ji_1~q ),
	.datad(\rece|decoder|fi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|ho_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_1~0 .lut_mask = 16'h00F0;
defparam \rece|decoder|ho_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cyclone10lp_lcell_comb \rece|decoder|go_1~0 (
// Equation(s):
// \rece|decoder|go_1~0_combout  = (\rece|decoder|ho_1~0_combout  & ((\rece|decoder|hi_1~q ) # ((!\rece|decoder|k28p~q ) # (!\rece|decoder|gi_1~q ))))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(\rece|decoder|ho_1~0_combout ),
	.cin(gnd),
	.combout(\rece|decoder|go_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|go_1~0 .lut_mask = 16'hBF00;
defparam \rece|decoder|go_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \rece|decoder|go_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|go_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|go_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|go_1 .is_wysiwyg = "true";
defparam \rece|decoder|go_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cyclone10lp_lcell_comb \rece|decoder|go~0 (
// Equation(s):
// \rece|decoder|go~0_combout  = (\rece|decoder|go_3~q ) # ((\rece|decoder|go_4~q ) # ((\rece|decoder|go_2~q ) # (\rece|decoder|go_1~q )))

	.dataa(\rece|decoder|go_3~q ),
	.datab(\rece|decoder|go_4~q ),
	.datac(\rece|decoder|go_2~q ),
	.datad(\rece|decoder|go_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|go~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|go~0 .lut_mask = 16'hFFFE;
defparam \rece|decoder|go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \rece|decoder|go (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|go .is_wysiwyg = "true";
defparam \rece|decoder|go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cyclone10lp_lcell_comb \align_inst|data_reg1[6]~feeder (
// Equation(s):
// \align_inst|data_reg1[6]~feeder_combout  = \rece|decoder|go~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|go~q ),
	.cin(gnd),
	.combout(\align_inst|data_reg1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|data_reg1[6]~feeder .lut_mask = 16'hFF00;
defparam \align_inst|data_reg1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \align_inst|data_reg1[6] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|data_reg1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg1[6] .is_wysiwyg = "true";
defparam \align_inst|data_reg1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \align_inst|data_reg2[6] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\align_inst|data_reg1 [6]),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg2[6] .is_wysiwyg = "true";
defparam \align_inst|data_reg2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cyclone10lp_lcell_comb \rece|decoder|ho_4~1 (
// Equation(s):
// \rece|decoder|ho_4~1_combout  = (\rece|decoder|hi_1~q  & (!\rece|decoder|gi_1~q  & (\rece|decoder|k28p~q  & \rece|decoder|ho_4~0_combout )))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(\rece|decoder|ho_4~0_combout ),
	.cin(gnd),
	.combout(\rece|decoder|ho_4~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_4~1 .lut_mask = 16'h2000;
defparam \rece|decoder|ho_4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \rece|decoder|ho_4 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ho_4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ho_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ho_4 .is_wysiwyg = "true";
defparam \rece|decoder|ho_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cyclone10lp_lcell_comb \rece|decoder|ho_3~0 (
// Equation(s):
// \rece|decoder|ho_3~0_combout  = (!\rece|decoder|hi_1~q  & (!\rece|decoder|gi_1~q  & !\rece|decoder|k28p~q ))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|ho_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_3~0 .lut_mask = 16'h0101;
defparam \rece|decoder|ho_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cyclone10lp_lcell_comb \rece|decoder|ho_3~1 (
// Equation(s):
// \rece|decoder|ho_3~1_combout  = (\rece|decoder|ji_1~q  & (\rece|decoder|ho_3~0_combout  & \rece|decoder|fi_1~q ))

	.dataa(\rece|decoder|ji_1~q ),
	.datab(gnd),
	.datac(\rece|decoder|ho_3~0_combout ),
	.datad(\rece|decoder|fi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|ho_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_3~1 .lut_mask = 16'hA000;
defparam \rece|decoder|ho_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \rece|decoder|ho_3 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ho_3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ho_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ho_3 .is_wysiwyg = "true";
defparam \rece|decoder|ho_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cyclone10lp_lcell_comb \rece|decoder|ho~1 (
// Equation(s):
// \rece|decoder|ho~1_combout  = (!\rece|decoder|ho_4~q  & !\rece|decoder|ho_3~q )

	.dataa(\rece|decoder|ho_4~q ),
	.datab(gnd),
	.datac(\rece|decoder|ho_3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|ho~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho~1 .lut_mask = 16'h0505;
defparam \rece|decoder|ho~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cyclone10lp_lcell_comb \rece|decoder|ho_1~1 (
// Equation(s):
// \rece|decoder|ho_1~1_combout  = (!\rece|decoder|hi_1~q  & (\rece|decoder|gi_1~q  & (!\rece|decoder|k28p~q  & \rece|decoder|ho_1~0_combout )))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(\rece|decoder|ho_1~0_combout ),
	.cin(gnd),
	.combout(\rece|decoder|ho_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_1~1 .lut_mask = 16'h0400;
defparam \rece|decoder|ho_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \rece|decoder|ho_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ho_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ho_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ho_1 .is_wysiwyg = "true";
defparam \rece|decoder|ho_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cyclone10lp_lcell_comb \rece|decoder|fo_3~0 (
// Equation(s):
// \rece|decoder|fo_3~0_combout  = (\rece|decoder|hi_1~q  & (\rece|decoder|gi_1~q  & \rece|decoder|k28p~q ))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|decoder|fo_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|fo_3~0 .lut_mask = 16'h8080;
defparam \rece|decoder|fo_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cyclone10lp_lcell_comb \rece|decoder|ho_2~0 (
// Equation(s):
// \rece|decoder|ho_2~0_combout  = (!\rece|decoder|ji_1~q  & (\rece|decoder|fo_3~0_combout  & !\rece|decoder|fi_1~q ))

	.dataa(\rece|decoder|ji_1~q ),
	.datab(gnd),
	.datac(\rece|decoder|fo_3~0_combout ),
	.datad(\rece|decoder|fi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|ho_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_2~0 .lut_mask = 16'h0050;
defparam \rece|decoder|ho_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \rece|decoder|ho_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ho_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ho_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ho_2 .is_wysiwyg = "true";
defparam \rece|decoder|ho_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \rece|decoder|ji_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|ji_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ji_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ji_2 .is_wysiwyg = "true";
defparam \rece|decoder|ji_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \rece|decoder|hi_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|hi_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|hi_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|hi_2 .is_wysiwyg = "true";
defparam \rece|decoder|hi_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cyclone10lp_lcell_comb \rece|decoder|ho~0 (
// Equation(s):
// \rece|decoder|ho~0_combout  = (!\rece|decoder|ho_1~q  & (!\rece|decoder|ho_2~q  & (\rece|decoder|ji_2~q  $ (\rece|decoder|hi_2~q ))))

	.dataa(\rece|decoder|ho_1~q ),
	.datab(\rece|decoder|ho_2~q ),
	.datac(\rece|decoder|ji_2~q ),
	.datad(\rece|decoder|hi_2~q ),
	.cin(gnd),
	.combout(\rece|decoder|ho~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho~0 .lut_mask = 16'h0110;
defparam \rece|decoder|ho~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cyclone10lp_lcell_comb \rece|decoder|ho_6~0 (
// Equation(s):
// \rece|decoder|ho_6~0_combout  = (!\rece|decoder|gi_1~q  & (\rece|decoder|fi_1~q  & (!\rece|decoder|ji_1~q  & !\rece|decoder|hi_1~q )))

	.dataa(\rece|decoder|gi_1~q ),
	.datab(\rece|decoder|fi_1~q ),
	.datac(\rece|decoder|ji_1~q ),
	.datad(\rece|decoder|hi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|ho_6~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_6~0 .lut_mask = 16'h0004;
defparam \rece|decoder|ho_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \rece|decoder|ho_6 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ho_6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ho_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ho_6 .is_wysiwyg = "true";
defparam \rece|decoder|ho_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cyclone10lp_lcell_comb \rece|decoder|ho_5~0 (
// Equation(s):
// \rece|decoder|ho_5~0_combout  = (\rece|decoder|gi_1~q  & (!\rece|decoder|fi_1~q  & (\rece|decoder|ji_1~q  & \rece|decoder|hi_1~q )))

	.dataa(\rece|decoder|gi_1~q ),
	.datab(\rece|decoder|fi_1~q ),
	.datac(\rece|decoder|ji_1~q ),
	.datad(\rece|decoder|hi_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|ho_5~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho_5~0 .lut_mask = 16'h2000;
defparam \rece|decoder|ho_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \rece|decoder|ho_5 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ho_5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ho_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ho_5 .is_wysiwyg = "true";
defparam \rece|decoder|ho_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cyclone10lp_lcell_comb \rece|decoder|ho~2 (
// Equation(s):
// \rece|decoder|ho~2_combout  = (\rece|decoder|ho_6~q ) # ((\rece|decoder|ho_5~q ) # ((\rece|decoder|ho~1_combout  & \rece|decoder|ho~0_combout )))

	.dataa(\rece|decoder|ho~1_combout ),
	.datab(\rece|decoder|ho~0_combout ),
	.datac(\rece|decoder|ho_6~q ),
	.datad(\rece|decoder|ho_5~q ),
	.cin(gnd),
	.combout(\rece|decoder|ho~2_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ho~2 .lut_mask = 16'hFFF8;
defparam \rece|decoder|ho~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \rece|decoder|ho (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ho~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ho~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ho .is_wysiwyg = "true";
defparam \rece|decoder|ho .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cyclone10lp_lcell_comb \align_inst|data_reg1[7]~feeder (
// Equation(s):
// \align_inst|data_reg1[7]~feeder_combout  = \rece|decoder|ho~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|ho~q ),
	.cin(gnd),
	.combout(\align_inst|data_reg1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|data_reg1[7]~feeder .lut_mask = 16'hFF00;
defparam \align_inst|data_reg1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N23
dffeas \align_inst|data_reg1[7] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|data_reg1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg1[7] .is_wysiwyg = "true";
defparam \align_inst|data_reg1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \align_inst|data_reg2[7] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\align_inst|data_reg1 [7]),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg2[7] .is_wysiwyg = "true";
defparam \align_inst|data_reg2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \rece|decoder|fo_4 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ho_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|fo_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|fo_4 .is_wysiwyg = "true";
defparam \rece|decoder|fo_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \rece|decoder|fo_3 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|fo_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|fo_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|fo_3 .is_wysiwyg = "true";
defparam \rece|decoder|fo_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cyclone10lp_lcell_comb \rece|decoder|fo_1~0 (
// Equation(s):
// \rece|decoder|fo_1~0_combout  = (\rece|decoder|ho_1~0_combout  & ((\rece|decoder|hi_1~q ) # ((\rece|decoder|k28p~q ) # (!\rece|decoder|gi_1~q ))))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(\rece|decoder|ho_1~0_combout ),
	.cin(gnd),
	.combout(\rece|decoder|fo_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|fo_1~0 .lut_mask = 16'hFB00;
defparam \rece|decoder|fo_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \rece|decoder|fo_1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|fo_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|fo_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|fo_1 .is_wysiwyg = "true";
defparam \rece|decoder|fo_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cyclone10lp_lcell_comb \rece|decoder|fo_2~0 (
// Equation(s):
// \rece|decoder|fo_2~0_combout  = (\rece|decoder|ho_4~0_combout  & (((\rece|decoder|gi_1~q ) # (!\rece|decoder|k28p~q )) # (!\rece|decoder|hi_1~q )))

	.dataa(\rece|decoder|hi_1~q ),
	.datab(\rece|decoder|gi_1~q ),
	.datac(\rece|decoder|k28p~q ),
	.datad(\rece|decoder|ho_4~0_combout ),
	.cin(gnd),
	.combout(\rece|decoder|fo_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|fo_2~0 .lut_mask = 16'hDF00;
defparam \rece|decoder|fo_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \rece|decoder|fo_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|fo_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|fo_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|fo_2 .is_wysiwyg = "true";
defparam \rece|decoder|fo_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cyclone10lp_lcell_comb \rece|decoder|fo~0 (
// Equation(s):
// \rece|decoder|fo~0_combout  = (\rece|decoder|fo_4~q ) # ((\rece|decoder|fo_3~q ) # ((\rece|decoder|fo_1~q ) # (\rece|decoder|fo_2~q )))

	.dataa(\rece|decoder|fo_4~q ),
	.datab(\rece|decoder|fo_3~q ),
	.datac(\rece|decoder|fo_1~q ),
	.datad(\rece|decoder|fo_2~q ),
	.cin(gnd),
	.combout(\rece|decoder|fo~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|fo~0 .lut_mask = 16'hFFFE;
defparam \rece|decoder|fo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \rece|decoder|fo (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|fo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|fo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|fo .is_wysiwyg = "true";
defparam \rece|decoder|fo .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N5
dffeas \align_inst|data_reg1[5] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|fo~q ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg1[5] .is_wysiwyg = "true";
defparam \align_inst|data_reg1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \align_inst|data_reg2[5] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\align_inst|data_reg1 [5]),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg2[5] .is_wysiwyg = "true";
defparam \align_inst|data_reg2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cyclone10lp_lcell_comb \rece|decoder|p13in~0 (
// Equation(s):
// \rece|decoder|p13in~0_combout  = (\rece|decoder|p13~q  & !\rece|decoder|ii_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|decoder|p13~q ),
	.datad(\rece|decoder|ii_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|p13in~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|p13in~0 .lut_mask = 16'h00F0;
defparam \rece|decoder|p13in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \rece|decoder|p13in (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|p13in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|p13in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|p13in .is_wysiwyg = "true";
defparam \rece|decoder|p13in .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cyclone10lp_lcell_comb \rece|decoder|eo~0 (
// Equation(s):
// \rece|decoder|eo~0_combout  = (\rece|decoder|p13en~q ) # ((\rece|decoder|p22bncneeqi~q ) # ((\rece|decoder|cndnenin~q ) # (\rece|decoder|p13dei~q )))

	.dataa(\rece|decoder|p13en~q ),
	.datab(\rece|decoder|p22bncneeqi~q ),
	.datac(\rece|decoder|cndnenin~q ),
	.datad(\rece|decoder|p13dei~q ),
	.cin(gnd),
	.combout(\rece|decoder|eo~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|eo~0 .lut_mask = 16'hFFFE;
defparam \rece|decoder|eo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cyclone10lp_lcell_comb \rece|decoder|ei_2~feeder (
// Equation(s):
// \rece|decoder|ei_2~feeder_combout  = \rece|decoder|ei_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|decoder|ei_1~q ),
	.cin(gnd),
	.combout(\rece|decoder|ei_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|ei_2~feeder .lut_mask = 16'hFF00;
defparam \rece|decoder|ei_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \rece|decoder|ei_2 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|ei_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|ei_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|ei_2 .is_wysiwyg = "true";
defparam \rece|decoder|ei_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cyclone10lp_lcell_comb \rece|decoder|eo~1 (
// Equation(s):
// \rece|decoder|eo~1_combout  = \rece|decoder|ei_2~q  $ (((\rece|decoder|p13in~q ) # ((\rece|decoder|eo~0_combout ) # (!\rece|decoder|co~0_combout ))))

	.dataa(\rece|decoder|p13in~q ),
	.datab(\rece|decoder|eo~0_combout ),
	.datac(\rece|decoder|co~0_combout ),
	.datad(\rece|decoder|ei_2~q ),
	.cin(gnd),
	.combout(\rece|decoder|eo~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|decoder|eo~1 .lut_mask = 16'h10EF;
defparam \rece|decoder|eo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \rece|decoder|eo (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|decoder|eo~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|align_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|decoder|eo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|decoder|eo .is_wysiwyg = "true";
defparam \rece|decoder|eo .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \align_inst|data_reg1[4] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|decoder|eo~q ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg1[4] .is_wysiwyg = "true";
defparam \align_inst|data_reg1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cyclone10lp_lcell_comb \align_inst|data_reg2[4]~feeder (
// Equation(s):
// \align_inst|data_reg2[4]~feeder_combout  = \align_inst|data_reg1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\align_inst|data_reg1 [4]),
	.cin(gnd),
	.combout(\align_inst|data_reg2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|data_reg2[4]~feeder .lut_mask = 16'hFF00;
defparam \align_inst|data_reg2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \align_inst|data_reg2[4] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|data_reg2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg2[4] .is_wysiwyg = "true";
defparam \align_inst|data_reg2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cyclone10lp_lcell_comb \align_inst|always1~2 (
// Equation(s):
// \align_inst|always1~2_combout  = (\align_inst|data_reg2 [6] & (\align_inst|data_reg2 [7] & (\align_inst|data_reg2 [5] & !\align_inst|data_reg2 [4])))

	.dataa(\align_inst|data_reg2 [6]),
	.datab(\align_inst|data_reg2 [7]),
	.datac(\align_inst|data_reg2 [5]),
	.datad(\align_inst|data_reg2 [4]),
	.cin(gnd),
	.combout(\align_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|always1~2 .lut_mask = 16'h0080;
defparam \align_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cyclone10lp_lcell_comb \align_inst|data_reg2[2]~feeder (
// Equation(s):
// \align_inst|data_reg2[2]~feeder_combout  = \align_inst|data_reg1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\align_inst|data_reg1 [2]),
	.cin(gnd),
	.combout(\align_inst|data_reg2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|data_reg2[2]~feeder .lut_mask = 16'hFF00;
defparam \align_inst|data_reg2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \align_inst|data_reg2[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|data_reg2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg2[2] .is_wysiwyg = "true";
defparam \align_inst|data_reg2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \align_inst|data_reg2[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\align_inst|data_reg1 [1]),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg2[1] .is_wysiwyg = "true";
defparam \align_inst|data_reg2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \align_inst|data_reg2[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\align_inst|data_reg1 [0]),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg2[0] .is_wysiwyg = "true";
defparam \align_inst|data_reg2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cyclone10lp_lcell_comb \align_inst|data_reg2[3]~feeder (
// Equation(s):
// \align_inst|data_reg2[3]~feeder_combout  = \align_inst|data_reg1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\align_inst|data_reg1 [3]),
	.cin(gnd),
	.combout(\align_inst|data_reg2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|data_reg2[3]~feeder .lut_mask = 16'hFF00;
defparam \align_inst|data_reg2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N11
dffeas \align_inst|data_reg2[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|data_reg2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|data_reg2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|data_reg2[3] .is_wysiwyg = "true";
defparam \align_inst|data_reg2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cyclone10lp_lcell_comb \align_inst|always1~3 (
// Equation(s):
// \align_inst|always1~3_combout  = (\align_inst|data_reg2 [2] & (\align_inst|data_reg2 [1] & (!\align_inst|data_reg2 [0] & \align_inst|data_reg2 [3])))

	.dataa(\align_inst|data_reg2 [2]),
	.datab(\align_inst|data_reg2 [1]),
	.datac(\align_inst|data_reg2 [0]),
	.datad(\align_inst|data_reg2 [3]),
	.cin(gnd),
	.combout(\align_inst|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|always1~3 .lut_mask = 16'h0800;
defparam \align_inst|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cyclone10lp_lcell_comb \align_inst|always1~0 (
// Equation(s):
// \align_inst|always1~0_combout  = (!\align_inst|data_reg1 [7] & (!\align_inst|data_reg1 [6] & (\align_inst|data_reg1 [5] & \align_inst|data_reg1 [4])))

	.dataa(\align_inst|data_reg1 [7]),
	.datab(\align_inst|data_reg1 [6]),
	.datac(\align_inst|data_reg1 [5]),
	.datad(\align_inst|data_reg1 [4]),
	.cin(gnd),
	.combout(\align_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|always1~0 .lut_mask = 16'h1000;
defparam \align_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cyclone10lp_lcell_comb \align_inst|always1~4 (
// Equation(s):
// \align_inst|always1~4_combout  = (\align_inst|always1~1_combout  & (\align_inst|always1~2_combout  & (\align_inst|always1~3_combout  & \align_inst|always1~0_combout )))

	.dataa(\align_inst|always1~1_combout ),
	.datab(\align_inst|always1~2_combout ),
	.datac(\align_inst|always1~3_combout ),
	.datad(\align_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\align_inst|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|always1~4 .lut_mask = 16'h8000;
defparam \align_inst|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N7
dffeas \align_inst|head_flag (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|always1~4_combout ),
	.asdata(vcc),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|head_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|head_flag .is_wysiwyg = "true";
defparam \align_inst|head_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cyclone10lp_lcell_comb \align_inst|cnt[1]~12 (
// Equation(s):
// \align_inst|cnt[1]~12_combout  = (\align_inst|cnt [1] & (!\align_inst|cnt[0]~11 )) # (!\align_inst|cnt [1] & ((\align_inst|cnt[0]~11 ) # (GND)))
// \align_inst|cnt[1]~13  = CARRY((!\align_inst|cnt[0]~11 ) # (!\align_inst|cnt [1]))

	.dataa(gnd),
	.datab(\align_inst|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\align_inst|cnt[0]~11 ),
	.combout(\align_inst|cnt[1]~12_combout ),
	.cout(\align_inst|cnt[1]~13 ));
// synopsys translate_off
defparam \align_inst|cnt[1]~12 .lut_mask = 16'h3C3F;
defparam \align_inst|cnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cyclone10lp_lcell_comb \align_inst|cnt[2]~14 (
// Equation(s):
// \align_inst|cnt[2]~14_combout  = (\align_inst|cnt [2] & (\align_inst|cnt[1]~13  $ (GND))) # (!\align_inst|cnt [2] & (!\align_inst|cnt[1]~13  & VCC))
// \align_inst|cnt[2]~15  = CARRY((\align_inst|cnt [2] & !\align_inst|cnt[1]~13 ))

	.dataa(gnd),
	.datab(\align_inst|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\align_inst|cnt[1]~13 ),
	.combout(\align_inst|cnt[2]~14_combout ),
	.cout(\align_inst|cnt[2]~15 ));
// synopsys translate_off
defparam \align_inst|cnt[2]~14 .lut_mask = 16'hC30C;
defparam \align_inst|cnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cyclone10lp_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N5
dffeas \align_inst|cnt[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[2] .is_wysiwyg = "true";
defparam \align_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cyclone10lp_lcell_comb \align_inst|cnt[3]~16 (
// Equation(s):
// \align_inst|cnt[3]~16_combout  = (\align_inst|cnt [3] & (!\align_inst|cnt[2]~15 )) # (!\align_inst|cnt [3] & ((\align_inst|cnt[2]~15 ) # (GND)))
// \align_inst|cnt[3]~17  = CARRY((!\align_inst|cnt[2]~15 ) # (!\align_inst|cnt [3]))

	.dataa(\align_inst|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\align_inst|cnt[2]~15 ),
	.combout(\align_inst|cnt[3]~16_combout ),
	.cout(\align_inst|cnt[3]~17 ));
// synopsys translate_off
defparam \align_inst|cnt[3]~16 .lut_mask = 16'h5A5F;
defparam \align_inst|cnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \align_inst|cnt[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[3] .is_wysiwyg = "true";
defparam \align_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cyclone10lp_lcell_comb \align_inst|cnt[4]~18 (
// Equation(s):
// \align_inst|cnt[4]~18_combout  = (\align_inst|cnt [4] & (\align_inst|cnt[3]~17  $ (GND))) # (!\align_inst|cnt [4] & (!\align_inst|cnt[3]~17  & VCC))
// \align_inst|cnt[4]~19  = CARRY((\align_inst|cnt [4] & !\align_inst|cnt[3]~17 ))

	.dataa(gnd),
	.datab(\align_inst|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\align_inst|cnt[3]~17 ),
	.combout(\align_inst|cnt[4]~18_combout ),
	.cout(\align_inst|cnt[4]~19 ));
// synopsys translate_off
defparam \align_inst|cnt[4]~18 .lut_mask = 16'hC30C;
defparam \align_inst|cnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \align_inst|cnt[4] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[4] .is_wysiwyg = "true";
defparam \align_inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cyclone10lp_lcell_comb \align_inst|cnt[5]~20 (
// Equation(s):
// \align_inst|cnt[5]~20_combout  = (\align_inst|cnt [5] & (!\align_inst|cnt[4]~19 )) # (!\align_inst|cnt [5] & ((\align_inst|cnt[4]~19 ) # (GND)))
// \align_inst|cnt[5]~21  = CARRY((!\align_inst|cnt[4]~19 ) # (!\align_inst|cnt [5]))

	.dataa(\align_inst|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\align_inst|cnt[4]~19 ),
	.combout(\align_inst|cnt[5]~20_combout ),
	.cout(\align_inst|cnt[5]~21 ));
// synopsys translate_off
defparam \align_inst|cnt[5]~20 .lut_mask = 16'h5A5F;
defparam \align_inst|cnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \align_inst|cnt[5] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[5] .is_wysiwyg = "true";
defparam \align_inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cyclone10lp_lcell_comb \align_inst|cnt[6]~22 (
// Equation(s):
// \align_inst|cnt[6]~22_combout  = (\align_inst|cnt [6] & (\align_inst|cnt[5]~21  $ (GND))) # (!\align_inst|cnt [6] & (!\align_inst|cnt[5]~21  & VCC))
// \align_inst|cnt[6]~23  = CARRY((\align_inst|cnt [6] & !\align_inst|cnt[5]~21 ))

	.dataa(\align_inst|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\align_inst|cnt[5]~21 ),
	.combout(\align_inst|cnt[6]~22_combout ),
	.cout(\align_inst|cnt[6]~23 ));
// synopsys translate_off
defparam \align_inst|cnt[6]~22 .lut_mask = 16'hA50A;
defparam \align_inst|cnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \align_inst|cnt[6] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[6] .is_wysiwyg = "true";
defparam \align_inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cyclone10lp_lcell_comb \align_inst|cnt[7]~24 (
// Equation(s):
// \align_inst|cnt[7]~24_combout  = (\align_inst|cnt [7] & (!\align_inst|cnt[6]~23 )) # (!\align_inst|cnt [7] & ((\align_inst|cnt[6]~23 ) # (GND)))
// \align_inst|cnt[7]~25  = CARRY((!\align_inst|cnt[6]~23 ) # (!\align_inst|cnt [7]))

	.dataa(gnd),
	.datab(\align_inst|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\align_inst|cnt[6]~23 ),
	.combout(\align_inst|cnt[7]~24_combout ),
	.cout(\align_inst|cnt[7]~25 ));
// synopsys translate_off
defparam \align_inst|cnt[7]~24 .lut_mask = 16'h3C3F;
defparam \align_inst|cnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \align_inst|cnt[7] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[7] .is_wysiwyg = "true";
defparam \align_inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cyclone10lp_lcell_comb \align_inst|cnt[8]~26 (
// Equation(s):
// \align_inst|cnt[8]~26_combout  = (\align_inst|cnt [8] & (\align_inst|cnt[7]~25  $ (GND))) # (!\align_inst|cnt [8] & (!\align_inst|cnt[7]~25  & VCC))
// \align_inst|cnt[8]~27  = CARRY((\align_inst|cnt [8] & !\align_inst|cnt[7]~25 ))

	.dataa(gnd),
	.datab(\align_inst|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\align_inst|cnt[7]~25 ),
	.combout(\align_inst|cnt[8]~26_combout ),
	.cout(\align_inst|cnt[8]~27 ));
// synopsys translate_off
defparam \align_inst|cnt[8]~26 .lut_mask = 16'hC30C;
defparam \align_inst|cnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \align_inst|cnt[8] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[8] .is_wysiwyg = "true";
defparam \align_inst|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cyclone10lp_lcell_comb \align_inst|cnt[9]~28 (
// Equation(s):
// \align_inst|cnt[9]~28_combout  = \align_inst|cnt[8]~27  $ (\align_inst|cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\align_inst|cnt [9]),
	.cin(\align_inst|cnt[8]~27 ),
	.combout(\align_inst|cnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|cnt[9]~28 .lut_mask = 16'h0FF0;
defparam \align_inst|cnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \align_inst|cnt[9] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[9]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[9] .is_wysiwyg = "true";
defparam \align_inst|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cyclone10lp_lcell_comb \align_inst|Equal0~3 (
// Equation(s):
// \align_inst|Equal0~3_combout  = (!\align_inst|cnt [9] & (!\align_inst|cnt [7] & !\align_inst|cnt [8]))

	.dataa(gnd),
	.datab(\align_inst|cnt [9]),
	.datac(\align_inst|cnt [7]),
	.datad(\align_inst|cnt [8]),
	.cin(gnd),
	.combout(\align_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|Equal0~3 .lut_mask = 16'h0003;
defparam \align_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cyclone10lp_lcell_comb \align_inst|always2~0 (
// Equation(s):
// \align_inst|always2~0_combout  = (\align_inst|cnt [3]) # ((\align_inst|cnt [1]) # ((\align_inst|cnt [2]) # (\align_inst|cnt [0])))

	.dataa(\align_inst|cnt [3]),
	.datab(\align_inst|cnt [1]),
	.datac(\align_inst|cnt [2]),
	.datad(\align_inst|cnt [0]),
	.cin(gnd),
	.combout(\align_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|always2~0 .lut_mask = 16'hFFFE;
defparam \align_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cyclone10lp_lcell_comb \align_inst|always2~1 (
// Equation(s):
// \align_inst|always2~1_combout  = (!\align_inst|cnt [6] & ((\align_inst|cnt [5]) # ((\align_inst|cnt [4]) # (\align_inst|always2~0_combout ))))

	.dataa(\align_inst|cnt [5]),
	.datab(\align_inst|cnt [4]),
	.datac(\align_inst|always2~0_combout ),
	.datad(\align_inst|cnt [6]),
	.cin(gnd),
	.combout(\align_inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|always2~1 .lut_mask = 16'h00FE;
defparam \align_inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cyclone10lp_lcell_comb \align_inst|Equal0~0 (
// Equation(s):
// \align_inst|Equal0~0_combout  = (\align_inst|cnt [5] & (\align_inst|cnt [4] & (\align_inst|cnt [2] & \align_inst|cnt [3])))

	.dataa(\align_inst|cnt [5]),
	.datab(\align_inst|cnt [4]),
	.datac(\align_inst|cnt [2]),
	.datad(\align_inst|cnt [3]),
	.cin(gnd),
	.combout(\align_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \align_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cyclone10lp_lcell_comb \align_inst|always2~2 (
// Equation(s):
// \align_inst|always2~2_combout  = ((!\align_inst|always2~1_combout  & ((\align_inst|Equal0~0_combout ) # (!\align_inst|cnt [6])))) # (!\align_inst|Equal0~3_combout )

	.dataa(\align_inst|cnt [6]),
	.datab(\align_inst|Equal0~3_combout ),
	.datac(\align_inst|always2~1_combout ),
	.datad(\align_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\align_inst|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|always2~2 .lut_mask = 16'h3F37;
defparam \align_inst|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \align_inst|cnt[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[0]~10_combout ),
	.asdata(\align_inst|head_flag~q ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[0] .is_wysiwyg = "true";
defparam \align_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N3
dffeas \align_inst|cnt[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\align_inst|cnt[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(\inst|align_done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\align_inst|always2~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\align_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \align_inst|cnt[1] .is_wysiwyg = "true";
defparam \align_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cyclone10lp_lcell_comb \align_inst|Equal0~1 (
// Equation(s):
// \align_inst|Equal0~1_combout  = (\align_inst|cnt [6] & (!\align_inst|cnt [9] & (!\align_inst|cnt [7] & !\align_inst|cnt [8])))

	.dataa(\align_inst|cnt [6]),
	.datab(\align_inst|cnt [9]),
	.datac(\align_inst|cnt [7]),
	.datad(\align_inst|cnt [8]),
	.cin(gnd),
	.combout(\align_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \align_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cyclone10lp_lcell_comb \align_inst|Equal0~2 (
// Equation(s):
// \align_inst|Equal0~2_combout  = (!\align_inst|cnt [1] & (\align_inst|Equal0~0_combout  & (!\align_inst|cnt [0] & \align_inst|Equal0~1_combout )))

	.dataa(\align_inst|cnt [1]),
	.datab(\align_inst|Equal0~0_combout ),
	.datac(\align_inst|cnt [0]),
	.datad(\align_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\align_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \align_inst|Equal0~2 .lut_mask = 16'h0400;
defparam \align_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cyclone10lp_lcell_comb \inst|cnt[1]~7 (
// Equation(s):
// \inst|cnt[1]~7_combout  = (\inst|cnt [1] & (!\inst|cnt[0]~6 )) # (!\inst|cnt [1] & ((\inst|cnt[0]~6 ) # (GND)))
// \inst|cnt[1]~8  = CARRY((!\inst|cnt[0]~6 ) # (!\inst|cnt [1]))

	.dataa(gnd),
	.datab(\inst|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[0]~6 ),
	.combout(\inst|cnt[1]~7_combout ),
	.cout(\inst|cnt[1]~8 ));
// synopsys translate_off
defparam \inst|cnt[1]~7 .lut_mask = 16'h3C3F;
defparam \inst|cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y41_N15
dffeas \inst|cnt[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|cnt[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(\inst|align_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[1] .is_wysiwyg = "true";
defparam \inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cyclone10lp_lcell_comb \inst|cnt[2]~9 (
// Equation(s):
// \inst|cnt[2]~9_combout  = (\inst|cnt [2] & (\inst|cnt[1]~8  $ (GND))) # (!\inst|cnt [2] & (!\inst|cnt[1]~8  & VCC))
// \inst|cnt[2]~10  = CARRY((\inst|cnt [2] & !\inst|cnt[1]~8 ))

	.dataa(gnd),
	.datab(\inst|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[1]~8 ),
	.combout(\inst|cnt[2]~9_combout ),
	.cout(\inst|cnt[2]~10 ));
// synopsys translate_off
defparam \inst|cnt[2]~9 .lut_mask = 16'hC30C;
defparam \inst|cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \inst|cnt[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|cnt[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(\inst|align_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[2] .is_wysiwyg = "true";
defparam \inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cyclone10lp_lcell_comb \inst|cnt[3]~11 (
// Equation(s):
// \inst|cnt[3]~11_combout  = (\inst|cnt [3] & (!\inst|cnt[2]~10 )) # (!\inst|cnt [3] & ((\inst|cnt[2]~10 ) # (GND)))
// \inst|cnt[3]~12  = CARRY((!\inst|cnt[2]~10 ) # (!\inst|cnt [3]))

	.dataa(gnd),
	.datab(\inst|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[2]~10 ),
	.combout(\inst|cnt[3]~11_combout ),
	.cout(\inst|cnt[3]~12 ));
// synopsys translate_off
defparam \inst|cnt[3]~11 .lut_mask = 16'h3C3F;
defparam \inst|cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \inst|cnt[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|cnt[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(\inst|align_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[3] .is_wysiwyg = "true";
defparam \inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cyclone10lp_lcell_comb \inst|cnt[4]~13 (
// Equation(s):
// \inst|cnt[4]~13_combout  = \inst|cnt[3]~12  $ (!\inst|cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cnt [4]),
	.cin(\inst|cnt[3]~12 ),
	.combout(\inst|cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt[4]~13 .lut_mask = 16'hF00F;
defparam \inst|cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y41_N21
dffeas \inst|cnt[4] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|cnt[4]~13_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(\inst|align_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[4] .is_wysiwyg = "true";
defparam \inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cyclone10lp_lcell_comb \inst|Equal6~0 (
// Equation(s):
// \inst|Equal6~0_combout  = (!\inst|cnt [2] & (!\inst|cnt [3] & \inst|cnt [4]))

	.dataa(gnd),
	.datab(\inst|cnt [2]),
	.datac(\inst|cnt [3]),
	.datad(\inst|cnt [4]),
	.cin(gnd),
	.combout(\inst|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~0 .lut_mask = 16'h0300;
defparam \inst|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cyclone10lp_lcell_comb \inst|Equal6~1 (
// Equation(s):
// \inst|Equal6~1_combout  = (\inst|Equal6~0_combout  & (\inst|cnt [1] & \inst|cnt [0]))

	.dataa(gnd),
	.datab(\inst|Equal6~0_combout ),
	.datac(\inst|cnt [1]),
	.datad(\inst|cnt [0]),
	.cin(gnd),
	.combout(\inst|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~1 .lut_mask = 16'hC000;
defparam \inst|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cyclone10lp_lcell_comb \inst|Equal5~0 (
// Equation(s):
// \inst|Equal5~0_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0] & (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2] & 
// !\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1])))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.cin(gnd),
	.combout(\inst|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~0 .lut_mask = 16'h0008;
defparam \inst|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cyclone10lp_lcell_comb \inst|Equal5~1 (
// Equation(s):
// \inst|Equal5~1_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2] & (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3] & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4])))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4]),
	.cin(gnd),
	.combout(\inst|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~1 .lut_mask = 16'h1000;
defparam \inst|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cyclone10lp_lcell_comb \inst|Equal5~2 (
// Equation(s):
// \inst|Equal5~2_combout  = (\inst|Equal5~0_combout  & (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3] & (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4] & \inst|Equal5~1_combout )))

	.dataa(\inst|Equal5~0_combout ),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4]),
	.datad(\inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~2 .lut_mask = 16'h0200;
defparam \inst|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cyclone10lp_lcell_comb \inst|Equal4~0 (
// Equation(s):
// \inst|Equal4~0_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0] & (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1] & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2])))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.cin(gnd),
	.combout(\inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~0 .lut_mask = 16'h1000;
defparam \inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cyclone10lp_lcell_comb \inst|Equal4~1 (
// Equation(s):
// \inst|Equal4~1_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2] & (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1] & 
// !\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3])))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.cin(gnd),
	.combout(\inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~1 .lut_mask = 16'h0020;
defparam \inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cyclone10lp_lcell_comb \inst|Equal4~2 (
// Equation(s):
// \inst|Equal4~2_combout  = (\inst|Equal4~0_combout  & (\inst|Equal4~1_combout  & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3] & \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4])))

	.dataa(\inst|Equal4~0_combout ),
	.datab(\inst|Equal4~1_combout ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4]),
	.cin(gnd),
	.combout(\inst|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~2 .lut_mask = 16'h8000;
defparam \inst|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cyclone10lp_lcell_comb \inst|always2~1 (
// Equation(s):
// \inst|always2~1_combout  = (\inst|Equal6~0_combout  & (!\inst|cnt [1] & ((\inst|Equal5~2_combout ) # (\inst|Equal4~2_combout ))))

	.dataa(\inst|Equal5~2_combout ),
	.datab(\inst|Equal6~0_combout ),
	.datac(\inst|cnt [1]),
	.datad(\inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always2~1 .lut_mask = 16'h0C08;
defparam \inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cyclone10lp_lcell_comb \inst|judge_done[1]~2 (
// Equation(s):
// \inst|judge_done[1]~2_combout  = (\inst|always2~1_combout  & (((\inst|judge_done [1]) # (\inst|cnt [0])))) # (!\inst|always2~1_combout  & (!\inst|Equal0~1_combout  & (\inst|judge_done [1])))

	.dataa(\inst|always2~1_combout ),
	.datab(\inst|Equal0~1_combout ),
	.datac(\inst|judge_done [1]),
	.datad(\inst|cnt [0]),
	.cin(gnd),
	.combout(\inst|judge_done[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|judge_done[1]~2 .lut_mask = 16'hBAB0;
defparam \inst|judge_done[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \inst|judge_done[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|judge_done[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|judge_done [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|judge_done[1] .is_wysiwyg = "true";
defparam \inst|judge_done[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cyclone10lp_lcell_comb \inst|judge_done~3 (
// Equation(s):
// \inst|judge_done~3_combout  = (\inst|always2~1_combout  & (((!\inst|Equal0~1_combout  & \inst|judge_done [0])) # (!\inst|cnt [0]))) # (!\inst|always2~1_combout  & (!\inst|Equal0~1_combout  & (\inst|judge_done [0])))

	.dataa(\inst|always2~1_combout ),
	.datab(\inst|Equal0~1_combout ),
	.datac(\inst|judge_done [0]),
	.datad(\inst|cnt [0]),
	.cin(gnd),
	.combout(\inst|judge_done~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|judge_done~3 .lut_mask = 16'h30BA;
defparam \inst|judge_done~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \inst|judge_done[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|judge_done~3_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|judge_done [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|judge_done[0] .is_wysiwyg = "true";
defparam \inst|judge_done[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cyclone10lp_lcell_comb \inst|judge_done[2]~0 (
// Equation(s):
// \inst|judge_done[2]~0_combout  = (\inst|cnt [1] & (!\inst|cnt [0])) # (!\inst|cnt [1] & ((\inst|judge_done [2])))

	.dataa(\inst|cnt [0]),
	.datab(gnd),
	.datac(\inst|cnt [1]),
	.datad(\inst|judge_done [2]),
	.cin(gnd),
	.combout(\inst|judge_done[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|judge_done[2]~0 .lut_mask = 16'h5F50;
defparam \inst|judge_done[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cyclone10lp_lcell_comb \inst|always2~0 (
// Equation(s):
// \inst|always2~0_combout  = (\inst|Equal6~0_combout  & ((\inst|Equal5~2_combout ) # (\inst|Equal4~2_combout )))

	.dataa(\inst|Equal5~2_combout ),
	.datab(gnd),
	.datac(\inst|Equal6~0_combout ),
	.datad(\inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always2~0 .lut_mask = 16'hF0A0;
defparam \inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cyclone10lp_lcell_comb \inst|judge_done[2]~1 (
// Equation(s):
// \inst|judge_done[2]~1_combout  = (\inst|judge_done[2]~0_combout  & ((\inst|always2~0_combout ) # ((!\inst|Equal0~1_combout  & \inst|judge_done [2])))) # (!\inst|judge_done[2]~0_combout  & (!\inst|Equal0~1_combout  & (\inst|judge_done [2])))

	.dataa(\inst|judge_done[2]~0_combout ),
	.datab(\inst|Equal0~1_combout ),
	.datac(\inst|judge_done [2]),
	.datad(\inst|always2~0_combout ),
	.cin(gnd),
	.combout(\inst|judge_done[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|judge_done[2]~1 .lut_mask = 16'hBA30;
defparam \inst|judge_done[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \inst|judge_done[2] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|judge_done[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|judge_done [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|judge_done[2] .is_wysiwyg = "true";
defparam \inst|judge_done[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cyclone10lp_lcell_comb \inst|align_done~0 (
// Equation(s):
// \inst|align_done~0_combout  = (\inst|judge_done [1] & (\inst|judge_done [0] & \inst|judge_done [2]))

	.dataa(gnd),
	.datab(\inst|judge_done [1]),
	.datac(\inst|judge_done [0]),
	.datad(\inst|judge_done [2]),
	.cin(gnd),
	.combout(\inst|align_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|align_done~0 .lut_mask = 16'hC000;
defparam \inst|align_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cyclone10lp_lcell_comb \inst|align_done~1 (
// Equation(s):
// \inst|align_done~1_combout  = (!\align_inst|Equal0~2_combout  & ((\inst|Equal6~1_combout  & ((\inst|align_done~0_combout ))) # (!\inst|Equal6~1_combout  & (\inst|align_done~q ))))

	.dataa(\align_inst|Equal0~2_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(\inst|align_done~q ),
	.datad(\inst|align_done~0_combout ),
	.cin(gnd),
	.combout(\inst|align_done~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|align_done~1 .lut_mask = 16'h5410;
defparam \inst|align_done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \inst|align_done (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|align_done~1_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|align_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|align_done .is_wysiwyg = "true";
defparam \inst|align_done .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \inst|cnt[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(\inst|align_done~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[0] .is_wysiwyg = "true";
defparam \inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cyclone10lp_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (!\inst|cnt [0] & (\inst|cnt [3] & (\inst|cnt [1] & !\inst|cnt [2])))

	.dataa(\inst|cnt [0]),
	.datab(\inst|cnt [3]),
	.datac(\inst|cnt [1]),
	.datad(\inst|cnt [2]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h0040;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cyclone10lp_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|Equal0~0_combout  & !\inst|cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Equal0~0_combout ),
	.datad(\inst|cnt [4]),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'h00F0;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \inst|rx_data_align (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\inst|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rx_data_align~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rx_data_align .is_wysiwyg = "true";
defparam \inst|rx_data_align .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout  = \inst|rx_data_align~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rx_data_align~q ),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N11
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout  = \rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder .lut_mask = 16'hFF00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0 .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1 (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1 .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip~combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q  & !\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q )

	.dataa(gnd),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip .lut_mask = 16'h0C0C;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout  & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1 .lut_mask = 16'h0F00;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout [0] = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0])) # (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0]) # (GND)))
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout [0] = CARRY((!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0]) # 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0]),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout [0]),
	.cout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout [0]));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3 .lut_mask = 16'h5A5F;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout  = !\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout [0]),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0 .lut_mask = 16'h0F0F;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ) # 
// ((!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout  & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0])))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual .lut_mask = 16'hDCCC;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout  & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout [0])

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3 .lut_mask = 16'h5050;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[3] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout  = (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3 .lut_mask = 16'h5000;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0])) # 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a [0])))

	.dataa(gnd),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a [0]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3 .lut_mask = 16'hCCF0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout  & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ) # 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout  & \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout )))) # (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout  & 
// (((\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout  & \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ))))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4 .lut_mask = 16'hF888;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3]))) # 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]))

	.dataa(gnd),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3]),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 .lut_mask = 16'hF0CC;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]))) # 
// (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.datac(gnd),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 .lut_mask = 16'hCCAA;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout  & 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ) # ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout  & 
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout )))) # (!\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout  & (\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout  & 
// (\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout )))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2 .lut_mask = 16'hEAC0;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cyclone10lp_lcell_comb \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5 (
// Equation(s):
// \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout  = (\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout ) # ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout ) # 
// ((\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout  & \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout )))

	.dataa(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout ),
	.datab(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout ),
	.datac(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout ),
	.datad(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout ),
	.cin(gnd),
	.combout(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5 .lut_mask = 16'hFFEA;
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] (
	.clk(\rece|des_ins|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\rece|des_ins|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] .is_wysiwyg = "true";
defparam \rece|des_ins|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] .power_up = "low";
// synopsys translate_on

endmodule
