

================================================================
== Vitis HLS Report for 'gsm_add'
================================================================
* Date:           Wed Jul  9 03:57:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.819 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:18]   --->   Operation 2 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 3 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %a_read" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 5 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %b_read" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 6 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.78ns)   --->   "%add_ln39 = add i16 %b_read, i16 %a_read" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 7 'add' 'add_ln39' <Predicate = (!or_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.78ns)   --->   "%sum = add i17 %sext_ln39_1, i17 %sext_ln39" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 8 'add' 'sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.79ns)   --->   "%icmp_ln40 = icmp_slt  i17 %sum, i17 98304" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 9 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 10 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.43ns)   --->   "%icmp_ln40_1 = icmp_eq  i2 %tmp, i2 1" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 11 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%select_ln40 = select i1 %icmp_ln40, i16 32768, i16 32767" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 12 'select' 'select_ln40' <Predicate = (or_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln40_1" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 13 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln40_1 = select i1 %or_ln40, i16 %select_ln40, i16 %add_ln39" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 14 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i16 %select_ln40_1" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 15 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.819ns
The critical path consists of the following:
	wire read operation ('b_read', data/benchmarks/gsm/gsm_add.c:39) on port 'b' (data/benchmarks/gsm/gsm_add.c:39) [4]  (0.000 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39) [9]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40', data/benchmarks/gsm/gsm_add.c:40) [10]  (0.791 ns)
	'or' operation 1 bit ('or_ln40', data/benchmarks/gsm/gsm_add.c:40) [14]  (0.000 ns)
	'select' operation 16 bit ('select_ln40_1', data/benchmarks/gsm/gsm_add.c:40) [15]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
