Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov  4 00:17:14 2021
| Host         : GaryPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file comparator_timing_summary_routed.rpt -pb comparator_timing_summary_routed.pb -rpx comparator_timing_summary_routed.rpx -warn_on_violation
| Design       : comparator
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          14          
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.669      -19.831                     15                   33        0.324        0.000                      0                   33        3.500        0.000                       0                    51  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.669      -19.831                     15                   33        0.324        0.000                      0                   33        3.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -1.669ns,  Total Violation      -19.831ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.669ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 3.301ns (28.311%)  route 8.359ns (71.689%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.566    12.641    mult/temp[3]_i_6_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.765 r  mult/temp[15]_i_14_comp/O
                         net (fo=4, routed)           0.844    13.609    mult/temp[15]_i_14_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  mult/temp[12]_i_9/O
                         net (fo=1, routed)           0.655    14.387    mult/temp[12]_i_9_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.511 f  mult/temp[12]_i_5/O
                         net (fo=8, routed)           0.620    15.131    mult/temp[12]_i_5_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  mult/temp[12]_i_2/O
                         net (fo=9, routed)           0.871    16.126    mult/temp[12]_i_2_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.250 r  mult/temp[12]_i_4/O
                         net (fo=4, routed)           0.577    16.827    mult/temp[12]_i_4_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.951 r  mult/temp[12]_i_1/O
                         net (fo=7, routed)           0.000    16.951    mult_n_14
    SLICE_X32Y27         FDRE                                         r  temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489    14.847    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  temp_reg[12]/C
                         clock pessimism              0.391    15.238    
                         clock uncertainty           -0.035    15.203    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.079    15.282    temp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -16.951    
  -------------------------------------------------------------------
                         slack                                 -1.669    

Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.505ns  (logic 3.301ns (28.691%)  route 8.204ns (71.309%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.566    12.641    mult/temp[3]_i_6_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.765 r  mult/temp[15]_i_14_comp/O
                         net (fo=4, routed)           0.844    13.609    mult/temp[15]_i_14_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  mult/temp[12]_i_9/O
                         net (fo=1, routed)           0.655    14.387    mult/temp[12]_i_9_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.511 f  mult/temp[12]_i_5/O
                         net (fo=8, routed)           0.620    15.131    mult/temp[12]_i_5_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  mult/temp[12]_i_2/O
                         net (fo=9, routed)           0.871    16.126    mult/temp[12]_i_2_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.250 r  mult/temp[12]_i_4/O
                         net (fo=4, routed)           0.422    16.672    mult/temp[12]_i_4_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.796 r  mult/temp[9]_i_1/O
                         net (fo=7, routed)           0.000    16.796    mult_n_15
    SLICE_X35Y27         FDRE                                         r  temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489    14.847    clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  temp_reg[9]/C
                         clock pessimism              0.391    15.238    
                         clock uncertainty           -0.035    15.203    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.032    15.235    temp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -16.796    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -1.558ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.500ns  (logic 3.301ns (28.704%)  route 8.199ns (71.296%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.566    12.641    mult/temp[3]_i_6_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.765 r  mult/temp[15]_i_14_comp/O
                         net (fo=4, routed)           0.844    13.609    mult/temp[15]_i_14_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  mult/temp[12]_i_9/O
                         net (fo=1, routed)           0.655    14.387    mult/temp[12]_i_9_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.511 f  mult/temp[12]_i_5/O
                         net (fo=8, routed)           0.620    15.131    mult/temp[12]_i_5_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  mult/temp[12]_i_2/O
                         net (fo=9, routed)           0.871    16.126    mult/temp[12]_i_2_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.250 r  mult/temp[12]_i_4/O
                         net (fo=4, routed)           0.417    16.667    mult/temp[12]_i_4_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.791 r  mult/temp[11]_i_1/O
                         net (fo=7, routed)           0.000    16.791    mult_n_12
    SLICE_X35Y27         FDRE                                         r  temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489    14.847    clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  temp_reg[11]/C
                         clock pessimism              0.391    15.238    
                         clock uncertainty           -0.035    15.203    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)        0.031    15.234    temp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -16.791    
  -------------------------------------------------------------------
                         slack                                 -1.558    

Slack (VIOLATED) :        -1.426ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.445ns  (logic 3.301ns (28.842%)  route 8.144ns (71.158%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.566    12.641    mult/temp[3]_i_6_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.765 r  mult/temp[15]_i_14_comp/O
                         net (fo=4, routed)           0.844    13.609    mult/temp[15]_i_14_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  mult/temp[12]_i_9/O
                         net (fo=1, routed)           0.655    14.387    mult/temp[12]_i_9_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.511 f  mult/temp[12]_i_5/O
                         net (fo=8, routed)           0.620    15.131    mult/temp[12]_i_5_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  mult/temp[12]_i_2/O
                         net (fo=9, routed)           0.320    15.575    mult/temp[12]_i_2_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I2_O)        0.124    15.699 r  mult/temp[7]_i_2/O
                         net (fo=4, routed)           0.913    16.612    mult/temp[7]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.736 r  mult/temp[6]_i_1/O
                         net (fo=7, routed)           0.000    16.736    bcd[5]
    SLICE_X36Y28         FDRE                                         r  temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566    14.924    clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  temp_reg[6]/C
                         clock pessimism              0.391    15.315    
                         clock uncertainty           -0.035    15.280    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.031    15.311    temp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -16.736    
  -------------------------------------------------------------------
                         slack                                 -1.426    

Slack (VIOLATED) :        -1.425ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.442ns  (logic 3.301ns (28.849%)  route 8.141ns (71.151%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.566    12.641    mult/temp[3]_i_6_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.765 r  mult/temp[15]_i_14_comp/O
                         net (fo=4, routed)           0.844    13.609    mult/temp[15]_i_14_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  mult/temp[12]_i_9/O
                         net (fo=1, routed)           0.655    14.387    mult/temp[12]_i_9_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.511 f  mult/temp[12]_i_5/O
                         net (fo=8, routed)           0.620    15.131    mult/temp[12]_i_5_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  mult/temp[12]_i_2/O
                         net (fo=9, routed)           0.320    15.575    mult/temp[12]_i_2_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I2_O)        0.124    15.699 r  mult/temp[7]_i_2/O
                         net (fo=4, routed)           0.911    16.610    mult/temp[7]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.734 r  mult/temp[5]_i_1/O
                         net (fo=7, routed)           0.000    16.734    bcd[4]
    SLICE_X36Y28         FDRE                                         r  temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566    14.924    clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  temp_reg[5]/C
                         clock pessimism              0.391    15.315    
                         clock uncertainty           -0.035    15.280    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.029    15.309    temp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -16.734    
  -------------------------------------------------------------------
                         slack                                 -1.425    

Slack (VIOLATED) :        -1.414ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.432ns  (logic 3.301ns (28.875%)  route 8.131ns (71.125%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT6=8)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.566    12.641    mult/temp[3]_i_6_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.765 r  mult/temp[15]_i_14_comp/O
                         net (fo=4, routed)           0.844    13.609    mult/temp[15]_i_14_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  mult/temp[12]_i_9/O
                         net (fo=1, routed)           0.655    14.387    mult/temp[12]_i_9_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.511 f  mult/temp[12]_i_5/O
                         net (fo=8, routed)           0.620    15.131    mult/temp[12]_i_5_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  mult/temp[12]_i_2/O
                         net (fo=9, routed)           0.871    16.126    mult/temp[12]_i_2_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.250 r  mult/temp[12]_i_4/O
                         net (fo=4, routed)           0.349    16.599    mult/temp[12]_i_4_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.723 r  mult/temp[10]_i_1/O
                         net (fo=7, routed)           0.000    16.723    mult_n_10
    SLICE_X37Y27         FDRE                                         r  temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  temp_reg[10]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.031    15.309    temp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -16.723    
  -------------------------------------------------------------------
                         slack                                 -1.414    

Slack (VIOLATED) :        -1.365ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.380ns  (logic 3.425ns (30.097%)  route 7.955ns (69.903%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.529    12.604    mult/temp[3]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.728 f  mult/temp[3]_i_4/O
                         net (fo=25, routed)          0.401    13.129    mult/temp[3]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  mult/temp[15]_i_17/O
                         net (fo=5, routed)           0.970    14.223    mult/temp[15]_i_17_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.347 f  mult/temp[7]_i_9/O
                         net (fo=3, routed)           0.590    14.937    mult/temp[7]_i_9_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    15.061 r  mult/temp[7]_i_6/O
                         net (fo=7, routed)           0.483    15.543    mult/temp[7]_i_6_n_0
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.124    15.667 r  mult/temp[3]_i_5/O
                         net (fo=4, routed)           0.595    16.262    mult/temp[3]_i_5_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124    16.386 r  mult/temp[4]_i_2/O
                         net (fo=13, routed)          0.161    16.547    mult/D[3]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.124    16.671 r  mult/temp[1]_i_1/O
                         net (fo=1, routed)           0.000    16.671    mult_n_21
    SLICE_X37Y25         FDRE                                         r  temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.561    14.919    clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  temp_reg[1]/C
                         clock pessimism              0.391    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    15.306    temp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -16.671    
  -------------------------------------------------------------------
                         slack                                 -1.365    

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.371ns  (logic 3.301ns (29.029%)  route 8.070ns (70.971%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.566    12.641    mult/temp[3]_i_6_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.765 r  mult/temp[15]_i_14_comp/O
                         net (fo=4, routed)           0.844    13.609    mult/temp[15]_i_14_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.733 f  mult/temp[12]_i_9/O
                         net (fo=1, routed)           0.655    14.387    mult/temp[12]_i_9_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.511 r  mult/temp[12]_i_5/O
                         net (fo=8, routed)           0.454    14.966    mult/temp[12]_i_5_n_0
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.124    15.090 r  mult/temp[7]_i_17/O
                         net (fo=1, routed)           0.666    15.756    mult/temp[7]_i_17_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I4_O)        0.124    15.880 r  mult/temp[7]_i_7/O
                         net (fo=4, routed)           0.659    16.538    mult/temp[7]_i_7_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  mult/temp[7]_i_1/O
                         net (fo=7, routed)           0.000    16.662    bcd[6]
    SLICE_X36Y28         FDRE                                         r  temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566    14.924    clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  temp_reg[7]/C
                         clock pessimism              0.391    15.315    
                         clock uncertainty           -0.035    15.280    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.031    15.311    temp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                 -1.352    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 3.301ns (29.064%)  route 8.057ns (70.936%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.566    12.641    mult/temp[3]_i_6_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    12.765 r  mult/temp[15]_i_14_comp/O
                         net (fo=4, routed)           0.844    13.609    mult/temp[15]_i_14_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.733 r  mult/temp[12]_i_9/O
                         net (fo=1, routed)           0.655    14.387    mult/temp[12]_i_9_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.511 f  mult/temp[12]_i_5/O
                         net (fo=8, routed)           0.620    15.131    mult/temp[12]_i_5_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  mult/temp[12]_i_2/O
                         net (fo=9, routed)           0.320    15.575    mult/temp[12]_i_2_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I2_O)        0.124    15.699 r  mult/temp[7]_i_2/O
                         net (fo=4, routed)           0.826    16.525    mult/temp[7]_i_2_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    16.649 r  mult/temp[8]_i_2/O
                         net (fo=7, routed)           0.000    16.649    mult_n_18
    SLICE_X36Y27         FDRE                                         r  temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  temp_reg[8]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.032    15.310    temp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -16.649    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 mult/op1_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.352ns  (logic 3.301ns (29.079%)  route 8.051ns (70.920%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.657     5.291    mult/CLK
    SLICE_X35Y24         FDRE                                         r  mult/op1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  mult/op1_reg[2]_replica/Q
                         net (fo=11, routed)          1.025     6.772    mult/op1[2]_repN
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.896 r  mult/Y2__30_carry__0_i_4/O
                         net (fo=2, routed)           0.622     7.518    mult/Y2__30_carry__0_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  mult/Y2__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.642    mult/Y2__30_carry__0_i_8_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.189 r  mult/Y2__30_carry__0/O[2]
                         net (fo=3, routed)           0.491     8.679    mult/Y2__30_carry__0_n_5
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.302     8.981 f  mult/Y2__60_carry__0_i_12/O
                         net (fo=2, routed)           0.654     9.635    mult/Y2__60_carry__0_i_12_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.759 r  mult/Y2__60_carry__1_i_4/O
                         net (fo=2, routed)           0.673    10.432    mult/Y2__60_carry__1_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.011 f  mult/Y2__60_carry__1/O[2]
                         net (fo=2, routed)           0.763    11.774    mult/Y2[13]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.301    12.075 f  mult/temp[3]_i_6/O
                         net (fo=14, routed)          0.529    12.604    mult/temp[3]_i_6_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.728 f  mult/temp[3]_i_4/O
                         net (fo=25, routed)          0.401    13.129    mult/temp[3]_i_4_n_0
    SLICE_X34Y28         LUT2 (Prop_lut2_I1_O)        0.124    13.253 r  mult/temp[15]_i_17/O
                         net (fo=5, routed)           0.716    13.970    mult/temp[15]_i_17_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.124    14.094 r  mult/temp[15]_i_9/O
                         net (fo=9, routed)           0.868    14.962    mult/temp[15]_i_9_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.086 f  mult/temp[7]_i_4/O
                         net (fo=9, routed)           0.690    15.776    mult/temp[7]_i_4_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.900 f  mult/temp[12]_i_3/O
                         net (fo=5, routed)           0.619    16.519    mult/temp[12]_i_3_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.124    16.643 r  mult/temp[13]_i_2/O
                         net (fo=7, routed)           0.000    16.643    data[13]
    SLICE_X37Y27         FDRE                                         r  temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  temp_reg[13]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.031    15.309    temp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -16.643    
  -------------------------------------------------------------------
                         slack                                 -1.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.464    controller/mycounter/CLK
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  controller/mycounter/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.778    controller/mycounter/counter_reg_n_0_[0]
    SLICE_X40Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  controller/mycounter/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.823    controller/mycounter/counter[0]_i_2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.893 r  controller/mycounter/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    controller/mycounter/counter_reg[0]_i_1_n_7
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.978    controller/mycounter/CLK
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[0]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.105     1.569    controller/mycounter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.466    controller/mycounter/CLK
    SLICE_X40Y32         FDRE                                         r  controller/mycounter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  controller/mycounter/counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.790    controller/mycounter/counter_reg_n_0_[11]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  controller/mycounter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    controller/mycounter/counter_reg[8]_i_1_n_4
    SLICE_X40Y32         FDRE                                         r  controller/mycounter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.855     1.980    controller/mycounter/CLK
    SLICE_X40Y32         FDRE                                         r  controller/mycounter/counter_reg[11]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.105     1.571    controller/mycounter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.464    controller/mycounter/CLK
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  controller/mycounter/counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.788    controller/mycounter/counter_reg_n_0_[3]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  controller/mycounter/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    controller/mycounter/counter_reg[0]_i_1_n_4
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.978    controller/mycounter/CLK
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[3]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.105     1.569    controller/mycounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.465    controller/mycounter/CLK
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  controller/mycounter/counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.782    controller/mycounter/counter_reg_n_0_[4]
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.897 r  controller/mycounter/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    controller/mycounter/counter_reg[4]_i_1_n_7
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.979    controller/mycounter/CLK
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[4]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.105     1.570    controller/mycounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.510%)  route 0.205ns (44.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.590     1.468    controller/mycounter/CLK
    SLICE_X40Y34         FDRE                                         r  controller/mycounter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  controller/mycounter/counter_reg[16]/Q
                         net (fo=9, routed)           0.205     1.814    controller/mycounter/counter_reg[16]_0[0]
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.929 r  controller/mycounter/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    controller/mycounter/counter_reg[16]_i_1_n_7
    SLICE_X40Y34         FDRE                                         r  controller/mycounter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.857     1.982    controller/mycounter/CLK
    SLICE_X40Y34         FDRE                                         r  controller/mycounter/counter_reg[16]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.105     1.573    controller/mycounter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.464    controller/mycounter/CLK
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  controller/mycounter/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.778    controller/mycounter/counter_reg_n_0_[0]
    SLICE_X40Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  controller/mycounter/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.823    controller/mycounter/counter[0]_i_2_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.929 r  controller/mycounter/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.929    controller/mycounter/counter_reg[0]_i_1_n_6
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.978    controller/mycounter/CLK
    SLICE_X40Y30         FDRE                                         r  controller/mycounter/counter_reg[1]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.105     1.569    controller/mycounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.465    controller/mycounter/CLK
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  controller/mycounter/counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.782    controller/mycounter/counter_reg_n_0_[4]
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.933 r  controller/mycounter/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.933    controller/mycounter/counter_reg[4]_i_1_n_6
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.979    controller/mycounter/CLK
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[5]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.105     1.570    controller/mycounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.589     1.467    controller/mycounter/CLK
    SLICE_X40Y33         FDRE                                         r  controller/mycounter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  controller/mycounter/counter_reg[12]/Q
                         net (fo=1, routed)           0.232     1.840    controller/mycounter/counter_reg_n_0_[12]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.955 r  controller/mycounter/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    controller/mycounter/counter_reg[12]_i_1_n_7
    SLICE_X40Y33         FDRE                                         r  controller/mycounter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.856     1.981    controller/mycounter/CLK
    SLICE_X40Y33         FDRE                                         r  controller/mycounter/counter_reg[12]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.105     1.572    controller/mycounter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.588     1.466    controller/mycounter/CLK
    SLICE_X40Y32         FDRE                                         r  controller/mycounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  controller/mycounter/counter_reg[8]/Q
                         net (fo=1, routed)           0.232     1.839    controller/mycounter/counter_reg_n_0_[8]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  controller/mycounter/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    controller/mycounter/counter_reg[8]_i_1_n_7
    SLICE_X40Y32         FDRE                                         r  controller/mycounter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.855     1.980    controller/mycounter/CLK
    SLICE_X40Y32         FDRE                                         r  controller/mycounter/counter_reg[8]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.105     1.571    controller/mycounter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 controller/mycounter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            controller/mycounter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.249ns (50.987%)  route 0.239ns (49.013%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.465    controller/mycounter/CLK
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  controller/mycounter/counter_reg[7]/Q
                         net (fo=1, routed)           0.239     1.845    controller/mycounter/counter_reg_n_0_[7]
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.953 r  controller/mycounter/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.953    controller/mycounter/counter_reg[4]_i_1_n_4
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.979    controller/mycounter/CLK
    SLICE_X40Y31         FDRE                                         r  controller/mycounter/counter_reg[7]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.105     1.570    controller/mycounter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25    temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y27    temp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y27    temp_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y27    temp_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y27    temp_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y28    temp_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y28    temp_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y25    temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25    temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y25    temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y25    temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y27    temp_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y27    temp_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X35Y27    temp_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X35Y27    temp_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X32Y27    temp_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X32Y27    temp_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y27    temp_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y27    temp_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y25    temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y25    temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    temp_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    temp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y27    temp_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y27    temp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y27    temp_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y27    temp_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    temp_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    temp_reg[13]/C



