Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 77865d381b154ffe8ff2c1ab9b230f13 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Top_tb_func_synth xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.softMax_v2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011001110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111010100...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111110100...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100011...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110010...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011000100...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111010111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101011110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101011001...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101110101...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101001101...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101101110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1010110000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110110001...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110011010...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101100011...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111101000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011100000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111100100...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100010111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101100100...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111111010...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011010110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100111111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1001011110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100101111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011001010...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111101110...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111001011...
Compiling module xil_defaultlib.bram_memory__parameterized4
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.bram_memory__parameterized0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101010101...
Compiling module xil_defaultlib.bram_memory__parameterized2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010101...
Compiling module xil_defaultlib.bram_memory__parameterized1
Compiling module xil_defaultlib.accumulator
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.bram_memory__parameterized3
Compiling module xil_defaultlib.bram_memory__parameterized3_0
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.hard_sigmoid
Compiling module xil_defaultlib.hard_tanh
Compiling module xil_defaultlib.hard_tanh_1
Compiling module xil_defaultlib.MAC_2
Compiling module xil_defaultlib.ifog
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111101...
Compiling module xil_defaultlib.bram_memory
Compiling module xil_defaultlib.lstm_top_tmp
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_func_synth
