#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 18:37:08 2025
# Process ID: 3572320
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3572424
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.293 ; gain = 239.832 ; free physical = 91064 ; free virtual = 201544
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.529; parent = 2372.415; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.344; parent = 3040.266; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.230 ; gain = 316.770 ; free physical = 90994 ; free virtual = 201475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.529; parent = 2372.415; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4087.312; parent = 3114.234; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.043 ; gain = 334.582 ; free physical = 90990 ; free virtual = 201470
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.529; parent = 2372.415; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.125; parent = 3132.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.043 ; gain = 334.582 ; free physical = 90990 ; free virtual = 201470
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.529; parent = 2372.415; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.125; parent = 3132.047; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3132.043 ; gain = 0.000 ; free physical = 90996 ; free virtual = 201477
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.762 ; gain = 0.000 ; free physical = 91015 ; free virtual = 201495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3299.762 ; gain = 0.000 ; free physical = 91015 ; free virtual = 201494
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.762 ; gain = 502.301 ; free physical = 91047 ; free virtual = 201527
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.838; parent = 2384.724; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.828; parent = 3267.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.762 ; gain = 502.301 ; free physical = 91047 ; free virtual = 201527
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.838; parent = 2384.724; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.828; parent = 3267.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.762 ; gain = 502.301 ; free physical = 91047 ; free virtual = 201527
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.838; parent = 2384.724; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.828; parent = 3267.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3299.762 ; gain = 502.301 ; free physical = 91076 ; free virtual = 201557
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.838; parent = 2384.724; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.828; parent = 3267.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 74    
+---Registers : 
	               25 Bit    Registers := 77    
	               18 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3299.762 ; gain = 502.301 ; free physical = 91263 ; free virtual = 201753
Synthesis current peak Physical Memory [PSS] (MB): peak = 2657.361; parent = 2403.278; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4240.828; parent = 3267.750; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3703.965 ; gain = 906.504 ; free physical = 90793 ; free virtual = 201283
Synthesis current peak Physical Memory [PSS] (MB): peak = 3241.385; parent = 2987.302; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.047; parent = 3703.969; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3726.965 ; gain = 929.504 ; free physical = 90767 ; free virtual = 201258
Synthesis current peak Physical Memory [PSS] (MB): peak = 3262.287; parent = 3008.204; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.047; parent = 3726.969; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4101.473 ; gain = 1304.012 ; free physical = 90581 ; free virtual = 201072
Synthesis current peak Physical Memory [PSS] (MB): peak = 3272.240; parent = 3018.157; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5074.555; parent = 4101.477; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4101.473 ; gain = 1304.012 ; free physical = 90596 ; free virtual = 201088
Synthesis current peak Physical Memory [PSS] (MB): peak = 3273.061; parent = 3018.978; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5074.555; parent = 4101.477; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4101.473 ; gain = 1304.012 ; free physical = 90596 ; free virtual = 201088
Synthesis current peak Physical Memory [PSS] (MB): peak = 3273.107; parent = 3019.024; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5074.555; parent = 4101.477; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4101.473 ; gain = 1304.012 ; free physical = 90600 ; free virtual = 201092
Synthesis current peak Physical Memory [PSS] (MB): peak = 3275.174; parent = 3021.091; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5074.555; parent = 4101.477; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4101.473 ; gain = 1304.012 ; free physical = 90609 ; free virtual = 201100
Synthesis current peak Physical Memory [PSS] (MB): peak = 3275.236; parent = 3021.153; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5074.555; parent = 4101.477; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 4101.473 ; gain = 1304.012 ; free physical = 90609 ; free virtual = 201100
Synthesis current peak Physical Memory [PSS] (MB): peak = 3275.881; parent = 3021.798; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5074.555; parent = 4101.477; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 4101.473 ; gain = 1304.012 ; free physical = 90609 ; free virtual = 201100
Synthesis current peak Physical Memory [PSS] (MB): peak = 3275.896; parent = 3021.813; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5074.555; parent = 4101.477; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   898|
|3     |LUT2   |  3274|
|4     |LUT4   |  1800|
|5     |LUT5   |  1350|
|6     |LUT6   |  4350|
|7     |FDRE   |  2917|
|8     |IBUF   |  2553|
|9     |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 4101.473 ; gain = 1304.012 ; free physical = 90594 ; free virtual = 201085
Synthesis current peak Physical Memory [PSS] (MB): peak = 3275.928; parent = 3021.845; children = 254.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5074.555; parent = 4101.477; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4101.473 ; gain = 1136.293 ; free physical = 90647 ; free virtual = 201138
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 4101.480 ; gain = 1304.012 ; free physical = 90646 ; free virtual = 201138
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4101.480 ; gain = 0.000 ; free physical = 90769 ; free virtual = 201261
INFO: [Netlist 29-17] Analyzing 3452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4101.480 ; gain = 0.000 ; free physical = 90769 ; free virtual = 201261
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2554 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2553 instances

Synth Design complete, checksum: 23b0340e
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 4101.480 ; gain = 2396.840 ; free physical = 90988 ; free virtual = 201481
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W13_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4555.648 ; gain = 454.168 ; free physical = 90404 ; free virtual = 200899
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:38:31 2025...
