Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jan  2 16:22:59 2024
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab8_control_sets_placed.rpt
| Design       : Lab8
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           29 |
| No           | No                    | Yes                    |              92 |           27 |
| No           | Yes                   | No                     |              60 |           17 |
| Yes          | No                    | No                     |              33 |           11 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |              56 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                            Enable Signal                            |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|  B/clk1/CLK    |                                                                     | d2/AR[0]                                                            |                1 |              1 |
|  clk_IBUF_BUFG | B/u1/trig0                                                          | d2/AR[0]                                                            |                1 |              1 |
|  B/clk1/CLK    |                                                                     |                                                                     |                1 |              3 |
|  clk_IBUF_BUFG |                                                                     | mouse_controller/MC1/Inst_Ps2Interface/data_inter0                  |                1 |              4 |
|  clk_IBUF_BUFG |                                                                     | mouse_controller/MC1/Inst_Ps2Interface/clk_inter0                   |                1 |              4 |
|  clk_IBUF_BUFG |                                                                     | stop                                                                |                1 |              4 |
|  clk_IBUF_BUFG | mouse_controller/MC1/Inst_Ps2Interface/shift_frame                  | mouse_controller/MC1/Inst_Ps2Interface/reset_bit_count              |                1 |              4 |
|  clk_IBUF_BUFG | mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |              7 |
|  clk_IBUF_BUFG | B/clk1/cnt[6]_i_1_n_0                                               |                                                                     |                4 |              7 |
|  clk_IBUF_BUFG | mouse_controller/MC1/Inst_Ps2Interface/load_rx_data                 |                                                                     |                2 |              8 |
|  clk_IBUF_BUFG | mouse_controller/MC1/write_data_1                                   |                                                                     |                3 |              8 |
|  clk_IBUF_BUFG | mouse_controller/MC1/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                     |                2 |             10 |
|  clk_IBUF_BUFG | mouse_controller/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | mouse_controller/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                4 |             11 |
|  clk_IBUF_BUFG | mouse_controller/MC1/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | mouse_controller/MC1/Inst_Ps2Interface/clear                        |                4 |             14 |
|  B/clk1/CLK    | B/u2/count[19]_i_1_n_0                                              | d2/AR[0]                                                            |                8 |             20 |
|  clk_IBUF_BUFG |                                                                     | mouse_controller/MC1/reset_timeout_cnt                              |                7 |             22 |
|  clk_IBUF_BUFG |                                                                     | mouse_controller/MC1/reset_periodic_check_cnt                       |                6 |             25 |
|  clk_IBUF_BUFG |                                                                     |                                                                     |               28 |             91 |
|  clk_IBUF_BUFG |                                                                     | d2/AR[0]                                                            |               27 |             92 |
+----------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+


