# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../src/control.v" \
"../../../../src/mhp.v" \
"../../../../src/scs.v" \
"../../../../src/task_manager.v" \

sv xil_defaultlib  \
"../../../../fpgah2022.srcs/sim_1/new/msimv.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
