
me507_term_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c54  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08004df4  08004df4  00005df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e98  08004e98  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004e98  08004e98  00005e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ea0  08004ea0  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ea0  08004ea0  00005ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ea4  08004ea4  00005ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004ea8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000370  20000064  08004f0c  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08004f0c  000063d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e010  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000207d  00000000  00000000  000140a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  00016128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a1e  00000000  00000000  00016e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d57  00000000  00000000  00017836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f579  00000000  00000000  0002e58d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f36d  00000000  00000000  0003db06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cce73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bc0  00000000  00000000  000cceb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000d0a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004ddc 	.word	0x08004ddc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08004ddc 	.word	0x08004ddc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b5b0      	push	{r4, r5, r7, lr}
 80005be:	b09a      	sub	sp, #104	@ 0x68
 80005c0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f001 fa03 	bl	80019cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f949 	bl	800085c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 fa4f 	bl	8000a6c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005ce:	f000 f9f9 	bl	80009c4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005d2:	f000 fa21 	bl	8000a18 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80005d6:	f000 f9a9 	bl	800092c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  StepperMotor_Init(
 80005da:	4b8a      	ldr	r3, [pc, #552]	@ (8000804 <main+0x248>)
 80005dc:	edd3 7a00 	vldr	s15, [r3]
 80005e0:	4b89      	ldr	r3, [pc, #548]	@ (8000808 <main+0x24c>)
 80005e2:	ed93 7a00 	vldr	s14, [r3]
 80005e6:	2340      	movs	r3, #64	@ 0x40
 80005e8:	9300      	str	r3, [sp, #0]
 80005ea:	eef0 0a47 	vmov.f32	s1, s14
 80005ee:	eeb0 0a67 	vmov.f32	s0, s15
 80005f2:	4b86      	ldr	r3, [pc, #536]	@ (800080c <main+0x250>)
 80005f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005f8:	4984      	ldr	r1, [pc, #528]	@ (800080c <main+0x250>)
 80005fa:	4885      	ldr	r0, [pc, #532]	@ (8000810 <main+0x254>)
 80005fc:	f000 fbc1 	bl	8000d82 <StepperMotor_Init>
	  GPIOB, GPIO_PIN_6,
	  max_speed,
	  max_accel
  );

  StepperMotor_Init(
 8000600:	4b80      	ldr	r3, [pc, #512]	@ (8000804 <main+0x248>)
 8000602:	edd3 7a00 	vldr	s15, [r3]
 8000606:	4b80      	ldr	r3, [pc, #512]	@ (8000808 <main+0x24c>)
 8000608:	ed93 7a00 	vldr	s14, [r3]
 800060c:	2380      	movs	r3, #128	@ 0x80
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	eef0 0a47 	vmov.f32	s1, s14
 8000614:	eeb0 0a67 	vmov.f32	s0, s15
 8000618:	4b7c      	ldr	r3, [pc, #496]	@ (800080c <main+0x250>)
 800061a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800061e:	497b      	ldr	r1, [pc, #492]	@ (800080c <main+0x250>)
 8000620:	487c      	ldr	r0, [pc, #496]	@ (8000814 <main+0x258>)
 8000622:	f000 fbae 	bl	8000d82 <StepperMotor_Init>
	  GPIOB, GPIO_PIN_7,
	  max_speed,
	  max_accel
  );

  float steps_per_mm = 80.0f;
 8000626:	4b7c      	ldr	r3, [pc, #496]	@ (8000818 <main+0x25c>)
 8000628:	64fb      	str	r3, [r7, #76]	@ 0x4c
  StepperManager_Init(
 800062a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800062e:	9302      	str	r3, [sp, #8]
 8000630:	4b76      	ldr	r3, [pc, #472]	@ (800080c <main+0x250>)
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	eef1 2a04 	vmov.f32	s5, #20	@ 0x40a00000  5.0
 800063e:	ed9f 2a77 	vldr	s4, [pc, #476]	@ 800081c <main+0x260>
 8000642:	eddf 1a77 	vldr	s3, [pc, #476]	@ 8000820 <main+0x264>
 8000646:	ed9f 1a77 	vldr	s2, [pc, #476]	@ 8000824 <main+0x268>
 800064a:	eddf 0a77 	vldr	s1, [pc, #476]	@ 8000828 <main+0x26c>
 800064e:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8000652:	4b6e      	ldr	r3, [pc, #440]	@ (800080c <main+0x250>)
 8000654:	4a6f      	ldr	r2, [pc, #444]	@ (8000814 <main+0x258>)
 8000656:	496e      	ldr	r1, [pc, #440]	@ (8000810 <main+0x254>)
 8000658:	4874      	ldr	r0, [pc, #464]	@ (800082c <main+0x270>)
 800065a:	f000 fcf7 	bl	800104c <StepperManager_Init>
		  80.0f,	// Y min soft stop
		  270.0f,	// Y max soft stop
		  5.0f	// Backoff in mm after limit switch
  );

  HAL_TIM_Base_Start_IT(&htim2);
 800065e:	4874      	ldr	r0, [pc, #464]	@ (8000830 <main+0x274>)
 8000660:	f002 fa66 	bl	8002b30 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 8000664:	2201      	movs	r2, #1
 8000666:	4973      	ldr	r1, [pc, #460]	@ (8000834 <main+0x278>)
 8000668:	4873      	ldr	r0, [pc, #460]	@ (8000838 <main+0x27c>)
 800066a:	f002 ff26 	bl	80034ba <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &uart_rx_data, 1);
 800066e:	2201      	movs	r2, #1
 8000670:	4970      	ldr	r1, [pc, #448]	@ (8000834 <main+0x278>)
 8000672:	4872      	ldr	r0, [pc, #456]	@ (800083c <main+0x280>)
 8000674:	f002 ff21 	bl	80034ba <HAL_UART_Receive_IT>
  StepperManager_StartCalibration(&mgr);
 8000678:	486c      	ldr	r0, [pc, #432]	@ (800082c <main+0x270>)
 800067a:	f000 fd49 	bl	8001110 <StepperManager_StartCalibration>
  char msg[] = "Hello from STM32!\r\n";
 800067e:	4b70      	ldr	r3, [pc, #448]	@ (8000840 <main+0x284>)
 8000680:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000684:	461d      	mov	r5, r3
 8000686:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000688:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800068a:	682b      	ldr	r3, [r5, #0]
 800068c:	6023      	str	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800068e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff fda4 	bl	80001e0 <strlen>
 8000698:	4603      	mov	r3, r0
 800069a:	b29a      	uxth	r2, r3
 800069c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80006a0:	f04f 33ff 	mov.w	r3, #4294967295
 80006a4:	4864      	ldr	r0, [pc, #400]	@ (8000838 <main+0x27c>)
 80006a6:	f002 fe7d 	bl	80033a4 <HAL_UART_Transmit>

  while (1)
  {
	  StepperManager_Update(&mgr);
 80006aa:	4860      	ldr	r0, [pc, #384]	@ (800082c <main+0x270>)
 80006ac:	f000 fe92 	bl	80013d4 <StepperManager_Update>

//	  if (mgr.state == MANAGER_IDLE) {
//		  StepperManager_MoveTo(&mgr, 200.0f, 95.0f);
//	  }

	if (new_data == true) {
 80006b0:	4b64      	ldr	r3, [pc, #400]	@ (8000844 <main+0x288>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d0f8      	beq.n	80006aa <main+0xee>
		new_data = false;
 80006b8:	4b62      	ldr	r3, [pc, #392]	@ (8000844 <main+0x288>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	701a      	strb	r2, [r3, #0]
		if (uart_rx_data == '\r' || uart_rx_data == '\n') {
 80006be:	4b5d      	ldr	r3, [pc, #372]	@ (8000834 <main+0x278>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b0d      	cmp	r3, #13
 80006c4:	d004      	beq.n	80006d0 <main+0x114>
 80006c6:	4b5b      	ldr	r3, [pc, #364]	@ (8000834 <main+0x278>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b0a      	cmp	r3, #10
 80006cc:	f040 8089 	bne.w	80007e2 <main+0x226>
			uart_rx_buffer[uart_rx_index] = '\0';
 80006d0:	4b5d      	ldr	r3, [pc, #372]	@ (8000848 <main+0x28c>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	461a      	mov	r2, r3
 80006d6:	4b5d      	ldr	r3, [pc, #372]	@ (800084c <main+0x290>)
 80006d8:	2100      	movs	r1, #0
 80006da:	5499      	strb	r1, [r3, r2]

			char reply[32];
			int len = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	657b      	str	r3, [r7, #84]	@ 0x54
			if (uart_rx_buffer[0] == 'M' && uart_rx_index >= 3) {
 80006e0:	4b5a      	ldr	r3, [pc, #360]	@ (800084c <main+0x290>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b4d      	cmp	r3, #77	@ 0x4d
 80006e6:	d145      	bne.n	8000774 <main+0x1b8>
 80006e8:	4b57      	ldr	r3, [pc, #348]	@ (8000848 <main+0x28c>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	2b02      	cmp	r3, #2
 80006ee:	d941      	bls.n	8000774 <main+0x1b8>
				int raw_pos_x = four_ascii_to_int(uart_rx_buffer[1], uart_rx_buffer[2], uart_rx_buffer[3], uart_rx_buffer[4]);
 80006f0:	4b56      	ldr	r3, [pc, #344]	@ (800084c <main+0x290>)
 80006f2:	7858      	ldrb	r0, [r3, #1]
 80006f4:	4b55      	ldr	r3, [pc, #340]	@ (800084c <main+0x290>)
 80006f6:	7899      	ldrb	r1, [r3, #2]
 80006f8:	4b54      	ldr	r3, [pc, #336]	@ (800084c <main+0x290>)
 80006fa:	78da      	ldrb	r2, [r3, #3]
 80006fc:	4b53      	ldr	r3, [pc, #332]	@ (800084c <main+0x290>)
 80006fe:	791b      	ldrb	r3, [r3, #4]
 8000700:	f000 fa6e 	bl	8000be0 <four_ascii_to_int>
 8000704:	64b8      	str	r0, [r7, #72]	@ 0x48
				int raw_pos_y = four_ascii_to_int(uart_rx_buffer[5], uart_rx_buffer[6], uart_rx_buffer[7], uart_rx_buffer[8]);
 8000706:	4b51      	ldr	r3, [pc, #324]	@ (800084c <main+0x290>)
 8000708:	7958      	ldrb	r0, [r3, #5]
 800070a:	4b50      	ldr	r3, [pc, #320]	@ (800084c <main+0x290>)
 800070c:	7999      	ldrb	r1, [r3, #6]
 800070e:	4b4f      	ldr	r3, [pc, #316]	@ (800084c <main+0x290>)
 8000710:	79da      	ldrb	r2, [r3, #7]
 8000712:	4b4e      	ldr	r3, [pc, #312]	@ (800084c <main+0x290>)
 8000714:	7a1b      	ldrb	r3, [r3, #8]
 8000716:	f000 fa63 	bl	8000be0 <four_ascii_to_int>
 800071a:	6478      	str	r0, [r7, #68]	@ 0x44
				float pos_x = raw_pos_x / 10.0f;
 800071c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800071e:	ee07 3a90 	vmov	s15, r3
 8000722:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000726:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800072a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800072e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
				float pos_y = raw_pos_y / 10.0f;
 8000732:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000734:	ee07 3a90 	vmov	s15, r3
 8000738:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800073c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000740:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000744:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

				len = snprintf(reply, sizeof(reply), "Got M cmd: xpos=%d  ypos=%d\r\n", raw_pos_x, raw_pos_y);
 8000748:	1d38      	adds	r0, r7, #4
 800074a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000750:	4a3f      	ldr	r2, [pc, #252]	@ (8000850 <main+0x294>)
 8000752:	2120      	movs	r1, #32
 8000754:	f003 fe2c 	bl	80043b0 <sniprintf>
 8000758:	6578      	str	r0, [r7, #84]	@ 0x54

				if (mgr.state == MANAGER_IDLE) {
 800075a:	4b34      	ldr	r3, [pc, #208]	@ (800082c <main+0x270>)
 800075c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000760:	2b00      	cmp	r3, #0
 8000762:	d10f      	bne.n	8000784 <main+0x1c8>
					StepperManager_MoveTo(&mgr, pos_x, pos_y);
 8000764:	edd7 0a0f 	vldr	s1, [r7, #60]	@ 0x3c
 8000768:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 800076c:	482f      	ldr	r0, [pc, #188]	@ (800082c <main+0x270>)
 800076e:	f000 fd13 	bl	8001198 <StepperManager_MoveTo>
			if (uart_rx_buffer[0] == 'M' && uart_rx_index >= 3) {
 8000772:	e007      	b.n	8000784 <main+0x1c8>
				}
			} else {
				len = snprintf(reply, sizeof(reply), "Hm, not quite right\r\n");
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	4a37      	ldr	r2, [pc, #220]	@ (8000854 <main+0x298>)
 8000778:	2120      	movs	r1, #32
 800077a:	4618      	mov	r0, r3
 800077c:	f003 fe18 	bl	80043b0 <sniprintf>
 8000780:	6578      	str	r0, [r7, #84]	@ 0x54
 8000782:	e000      	b.n	8000786 <main+0x1ca>
			if (uart_rx_buffer[0] == 'M' && uart_rx_index >= 3) {
 8000784:	bf00      	nop
			}

			HAL_UART_Transmit(&huart1, (uint8_t*)reply, len, 1000);
 8000786:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000788:	b29a      	uxth	r2, r3
 800078a:	1d39      	adds	r1, r7, #4
 800078c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000790:	4829      	ldr	r0, [pc, #164]	@ (8000838 <main+0x27c>)
 8000792:	f002 fe07 	bl	80033a4 <HAL_UART_Transmit>



			// Spit out what I put in, then add a new line
			for (uint16_t i = 0; i < uart_rx_index; ++i) {
 8000796:	2300      	movs	r3, #0
 8000798:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800079c:	e00e      	b.n	80007bc <main+0x200>
				HAL_UART_Transmit(&huart1,
								  (uint8_t*)&uart_rx_buffer[i],
 800079e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80007a2:	4a2a      	ldr	r2, [pc, #168]	@ (800084c <main+0x290>)
 80007a4:	1899      	adds	r1, r3, r2
				HAL_UART_Transmit(&huart1,
 80007a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007aa:	2201      	movs	r2, #1
 80007ac:	4822      	ldr	r0, [pc, #136]	@ (8000838 <main+0x27c>)
 80007ae:	f002 fdf9 	bl	80033a4 <HAL_UART_Transmit>
			for (uint16_t i = 0; i < uart_rx_index; ++i) {
 80007b2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80007b6:	3301      	adds	r3, #1
 80007b8:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80007bc:	4b22      	ldr	r3, [pc, #136]	@ (8000848 <main+0x28c>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	461a      	mov	r2, r3
 80007c2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d3e9      	bcc.n	800079e <main+0x1e2>
								  1,
								  1000);
			}
			const char *nl = "\r\n";
 80007ca:	4b23      	ldr	r3, [pc, #140]	@ (8000858 <main+0x29c>)
 80007cc:	63bb      	str	r3, [r7, #56]	@ 0x38
			HAL_UART_Transmit(&huart1,
 80007ce:	2364      	movs	r3, #100	@ 0x64
 80007d0:	2202      	movs	r2, #2
 80007d2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80007d4:	4818      	ldr	r0, [pc, #96]	@ (8000838 <main+0x27c>)
 80007d6:	f002 fde5 	bl	80033a4 <HAL_UART_Transmit>
							  (uint8_t*)nl,
							  2,
							  100);

			uart_rx_index = 0;
 80007da:	4b1b      	ldr	r3, [pc, #108]	@ (8000848 <main+0x28c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
		if (uart_rx_data == '\r' || uart_rx_data == '\n') {
 80007e0:	e00f      	b.n	8000802 <main+0x246>
		}
		else {
			if (uart_rx_index < RX_BUFFER_SIZE - 1) {
 80007e2:	4b19      	ldr	r3, [pc, #100]	@ (8000848 <main+0x28c>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80007e8:	f63f af5f 	bhi.w	80006aa <main+0xee>
				uart_rx_buffer[uart_rx_index++] = uart_rx_data;
 80007ec:	4b16      	ldr	r3, [pc, #88]	@ (8000848 <main+0x28c>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	1c5a      	adds	r2, r3, #1
 80007f2:	b2d1      	uxtb	r1, r2
 80007f4:	4a14      	ldr	r2, [pc, #80]	@ (8000848 <main+0x28c>)
 80007f6:	7011      	strb	r1, [r2, #0]
 80007f8:	461a      	mov	r2, r3
 80007fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000834 <main+0x278>)
 80007fc:	7819      	ldrb	r1, [r3, #0]
 80007fe:	4b13      	ldr	r3, [pc, #76]	@ (800084c <main+0x290>)
 8000800:	5499      	strb	r1, [r3, r2]
	  StepperManager_Update(&mgr);
 8000802:	e752      	b.n	80006aa <main+0xee>
 8000804:	20000000 	.word	0x20000000
 8000808:	20000004 	.word	0x20000004
 800080c:	40020400 	.word	0x40020400
 8000810:	20000080 	.word	0x20000080
 8000814:	200000cc 	.word	0x200000cc
 8000818:	42a00000 	.word	0x42a00000
 800081c:	43870000 	.word	0x43870000
 8000820:	42a00000 	.word	0x42a00000
 8000824:	43570000 	.word	0x43570000
 8000828:	428c0000 	.word	0x428c0000
 800082c:	20000118 	.word	0x20000118
 8000830:	20000164 	.word	0x20000164
 8000834:	2000023c 	.word	0x2000023c
 8000838:	200001ac 	.word	0x200001ac
 800083c:	200001f4 	.word	0x200001f4
 8000840:	08004e30 	.word	0x08004e30
 8000844:	20000281 	.word	0x20000281
 8000848:	20000280 	.word	0x20000280
 800084c:	20000240 	.word	0x20000240
 8000850:	08004df4 	.word	0x08004df4
 8000854:	08004e14 	.word	0x08004e14
 8000858:	08004e2c 	.word	0x08004e2c

0800085c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b094      	sub	sp, #80	@ 0x50
 8000860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000862:	f107 0320 	add.w	r3, r7, #32
 8000866:	2230      	movs	r2, #48	@ 0x30
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f003 fdd6 	bl	800441c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000870:	f107 030c 	add.w	r3, r7, #12
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000880:	2300      	movs	r3, #0
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	4b27      	ldr	r3, [pc, #156]	@ (8000924 <SystemClock_Config+0xc8>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	4a26      	ldr	r2, [pc, #152]	@ (8000924 <SystemClock_Config+0xc8>)
 800088a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800088e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000890:	4b24      	ldr	r3, [pc, #144]	@ (8000924 <SystemClock_Config+0xc8>)
 8000892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800089c:	2300      	movs	r3, #0
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	4b21      	ldr	r3, [pc, #132]	@ (8000928 <SystemClock_Config+0xcc>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a20      	ldr	r2, [pc, #128]	@ (8000928 <SystemClock_Config+0xcc>)
 80008a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008aa:	6013      	str	r3, [r2, #0]
 80008ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000928 <SystemClock_Config+0xcc>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b8:	2301      	movs	r3, #1
 80008ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c2:	2302      	movs	r3, #2
 80008c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80008cc:	2310      	movs	r3, #16
 80008ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80008d0:	23c0      	movs	r3, #192	@ 0xc0
 80008d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008d4:	2302      	movs	r3, #2
 80008d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008d8:	2304      	movs	r3, #4
 80008da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008dc:	f107 0320 	add.w	r3, r7, #32
 80008e0:	4618      	mov	r0, r3
 80008e2:	f001 fc3f 	bl	8002164 <HAL_RCC_OscConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008ec:	f000 f9c7 	bl	8000c7e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f0:	230f      	movs	r3, #15
 80008f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f4:	2302      	movs	r3, #2
 80008f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000900:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000902:	2300      	movs	r3, #0
 8000904:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000906:	f107 030c 	add.w	r3, r7, #12
 800090a:	2103      	movs	r1, #3
 800090c:	4618      	mov	r0, r3
 800090e:	f001 fea1 	bl	8002654 <HAL_RCC_ClockConfig>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000918:	f000 f9b1 	bl	8000c7e <Error_Handler>
  }
}
 800091c:	bf00      	nop
 800091e:	3750      	adds	r7, #80	@ 0x50
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40023800 	.word	0x40023800
 8000928:	40007000 	.word	0x40007000

0800092c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000932:	f107 0308 	add.w	r3, r7, #8
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]
 800093c:	609a      	str	r2, [r3, #8]
 800093e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000940:	463b      	mov	r3, r7
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000948:	4b1d      	ldr	r3, [pc, #116]	@ (80009c0 <MX_TIM2_Init+0x94>)
 800094a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800094e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000950:	4b1b      	ldr	r3, [pc, #108]	@ (80009c0 <MX_TIM2_Init+0x94>)
 8000952:	2200      	movs	r2, #0
 8000954:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000956:	4b1a      	ldr	r3, [pc, #104]	@ (80009c0 <MX_TIM2_Init+0x94>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2499;
 800095c:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <MX_TIM2_Init+0x94>)
 800095e:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000962:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000964:	4b16      	ldr	r3, [pc, #88]	@ (80009c0 <MX_TIM2_Init+0x94>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800096a:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <MX_TIM2_Init+0x94>)
 800096c:	2200      	movs	r2, #0
 800096e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000970:	4813      	ldr	r0, [pc, #76]	@ (80009c0 <MX_TIM2_Init+0x94>)
 8000972:	f002 f88d 	bl	8002a90 <HAL_TIM_Base_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800097c:	f000 f97f 	bl	8000c7e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000980:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000984:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000986:	f107 0308 	add.w	r3, r7, #8
 800098a:	4619      	mov	r1, r3
 800098c:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <MX_TIM2_Init+0x94>)
 800098e:	f002 fa21 	bl	8002dd4 <HAL_TIM_ConfigClockSource>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000998:	f000 f971 	bl	8000c7e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800099c:	2300      	movs	r3, #0
 800099e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a0:	2300      	movs	r3, #0
 80009a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009a4:	463b      	mov	r3, r7
 80009a6:	4619      	mov	r1, r3
 80009a8:	4805      	ldr	r0, [pc, #20]	@ (80009c0 <MX_TIM2_Init+0x94>)
 80009aa:	f002 fc29 	bl	8003200 <HAL_TIMEx_MasterConfigSynchronization>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80009b4:	f000 f963 	bl	8000c7e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009b8:	bf00      	nop
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	20000164 	.word	0x20000164

080009c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009ca:	4a12      	ldr	r2, [pc, #72]	@ (8000a14 <MX_USART1_UART_Init+0x50>)
 80009cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009ce:	4b10      	ldr	r3, [pc, #64]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009e8:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009ea:	220c      	movs	r2, #12
 80009ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009fa:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <MX_USART1_UART_Init+0x4c>)
 80009fc:	f002 fc82 	bl	8003304 <HAL_UART_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a06:	f000 f93a 	bl	8000c7e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200001ac 	.word	0x200001ac
 8000a14:	40011000 	.word	0x40011000

08000a18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a1c:	4b11      	ldr	r3, [pc, #68]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a1e:	4a12      	ldr	r2, [pc, #72]	@ (8000a68 <MX_USART2_UART_Init+0x50>)
 8000a20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a22:	4b10      	ldr	r3, [pc, #64]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a30:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a36:	4b0b      	ldr	r3, [pc, #44]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a3c:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a3e:	220c      	movs	r2, #12
 8000a40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a42:	4b08      	ldr	r3, [pc, #32]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a48:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4e:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <MX_USART2_UART_Init+0x4c>)
 8000a50:	f002 fc58 	bl	8003304 <HAL_UART_Init>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a5a:	f000 f910 	bl	8000c7e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200001f4 	.word	0x200001f4
 8000a68:	40004400 	.word	0x40004400

08000a6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08a      	sub	sp, #40	@ 0x28
 8000a70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
 8000a80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
 8000a86:	4b38      	ldr	r3, [pc, #224]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	4a37      	ldr	r2, [pc, #220]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000a8c:	f043 0304 	orr.w	r3, r3, #4
 8000a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a92:	4b35      	ldr	r3, [pc, #212]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f003 0304 	and.w	r3, r3, #4
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	4b31      	ldr	r3, [pc, #196]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa6:	4a30      	ldr	r2, [pc, #192]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000aa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aae:	4b2e      	ldr	r3, [pc, #184]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	4b2a      	ldr	r3, [pc, #168]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	4a29      	ldr	r2, [pc, #164]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000ac4:	f043 0301 	orr.w	r3, r3, #1
 8000ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aca:	4b27      	ldr	r3, [pc, #156]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b23      	ldr	r3, [pc, #140]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a22      	ldr	r2, [pc, #136]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000ae0:	f043 0302 	orr.w	r3, r3, #2
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae6:	4b20      	ldr	r3, [pc, #128]	@ (8000b68 <MX_GPIO_Init+0xfc>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	f003 0302 	and.w	r3, r3, #2
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000af2:	2200      	movs	r2, #0
 8000af4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000af8:	481c      	ldr	r0, [pc, #112]	@ (8000b6c <MX_GPIO_Init+0x100>)
 8000afa:	f001 fb19 	bl	8002130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000afe:	2200      	movs	r2, #0
 8000b00:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8000b04:	481a      	ldr	r0, [pc, #104]	@ (8000b70 <MX_GPIO_Init+0x104>)
 8000b06:	f001 fb13 	bl	8002130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b10:	2301      	movs	r3, #1
 8000b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	4619      	mov	r1, r3
 8000b22:	4812      	ldr	r0, [pc, #72]	@ (8000b6c <MX_GPIO_Init+0x100>)
 8000b24:	f001 f968 	bl	8001df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000b28:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b36:	f107 0314 	add.w	r3, r7, #20
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	480c      	ldr	r0, [pc, #48]	@ (8000b70 <MX_GPIO_Init+0x104>)
 8000b3e:	f001 f95b 	bl	8001df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000b42:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000b46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b50:	2300      	movs	r3, #0
 8000b52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <MX_GPIO_Init+0x104>)
 8000b5c:	f001 f94c 	bl	8001df8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b60:	bf00      	nop
 8000b62:	3728      	adds	r7, #40	@ 0x28
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40020800 	.word	0x40020800
 8000b70:	40020400 	.word	0x40020400

08000b74 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b84:	d105      	bne.n	8000b92 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		StepperMotor_Update(&motor1);
 8000b86:	4805      	ldr	r0, [pc, #20]	@ (8000b9c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000b88:	f000 f98a 	bl	8000ea0 <StepperMotor_Update>
		StepperMotor_Update(&motor2);
 8000b8c:	4804      	ldr	r0, [pc, #16]	@ (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b8e:	f000 f987 	bl	8000ea0 <StepperMotor_Update>
	}
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000080 	.word	0x20000080
 8000ba0:	200000cc 	.word	0x200000cc

08000ba4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	new_data = true;
 8000bac:	4b09      	ldr	r3, [pc, #36]	@ (8000bd4 <HAL_UART_RxCpltCallback+0x30>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*)&uart_rx_data, 1, 1000);
 8000bb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	4907      	ldr	r1, [pc, #28]	@ (8000bd8 <HAL_UART_RxCpltCallback+0x34>)
 8000bba:	4808      	ldr	r0, [pc, #32]	@ (8000bdc <HAL_UART_RxCpltCallback+0x38>)
 8000bbc:	f002 fbf2 	bl	80033a4 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	4905      	ldr	r1, [pc, #20]	@ (8000bd8 <HAL_UART_RxCpltCallback+0x34>)
 8000bc4:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <HAL_UART_RxCpltCallback+0x38>)
 8000bc6:	f002 fc78 	bl	80034ba <HAL_UART_Receive_IT>
}
 8000bca:	bf00      	nop
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20000281 	.word	0x20000281
 8000bd8:	2000023c 	.word	0x2000023c
 8000bdc:	200001ac 	.word	0x200001ac

08000be0 <four_ascii_to_int>:

	uint8_t combined = int1 * 1000 + int2 * 100 + int3 * 10 + int4;
	return combined;
}

int four_ascii_to_int(uint8_t d1, uint8_t d2, uint8_t d3, uint8_t d4) {
 8000be0:	b490      	push	{r4, r7}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4604      	mov	r4, r0
 8000be8:	4608      	mov	r0, r1
 8000bea:	4611      	mov	r1, r2
 8000bec:	461a      	mov	r2, r3
 8000bee:	4623      	mov	r3, r4
 8000bf0:	71fb      	strb	r3, [r7, #7]
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	71bb      	strb	r3, [r7, #6]
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	717b      	strb	r3, [r7, #5]
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	713b      	strb	r3, [r7, #4]
	if (d1 < '0' || d1 > '9') return -1;
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	2b2f      	cmp	r3, #47	@ 0x2f
 8000c02:	d902      	bls.n	8000c0a <four_ascii_to_int+0x2a>
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	2b39      	cmp	r3, #57	@ 0x39
 8000c08:	d902      	bls.n	8000c10 <four_ascii_to_int+0x30>
 8000c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c0e:	e031      	b.n	8000c74 <four_ascii_to_int+0x94>
	if (d2 < '0' || d2 > '9') return -1;
 8000c10:	79bb      	ldrb	r3, [r7, #6]
 8000c12:	2b2f      	cmp	r3, #47	@ 0x2f
 8000c14:	d902      	bls.n	8000c1c <four_ascii_to_int+0x3c>
 8000c16:	79bb      	ldrb	r3, [r7, #6]
 8000c18:	2b39      	cmp	r3, #57	@ 0x39
 8000c1a:	d902      	bls.n	8000c22 <four_ascii_to_int+0x42>
 8000c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c20:	e028      	b.n	8000c74 <four_ascii_to_int+0x94>
	if (d3 < '0' || d3 > '9') return -1;
 8000c22:	797b      	ldrb	r3, [r7, #5]
 8000c24:	2b2f      	cmp	r3, #47	@ 0x2f
 8000c26:	d902      	bls.n	8000c2e <four_ascii_to_int+0x4e>
 8000c28:	797b      	ldrb	r3, [r7, #5]
 8000c2a:	2b39      	cmp	r3, #57	@ 0x39
 8000c2c:	d902      	bls.n	8000c34 <four_ascii_to_int+0x54>
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c32:	e01f      	b.n	8000c74 <four_ascii_to_int+0x94>
	if (d4 < '0' || d4 > '9') return -1;
 8000c34:	793b      	ldrb	r3, [r7, #4]
 8000c36:	2b2f      	cmp	r3, #47	@ 0x2f
 8000c38:	d902      	bls.n	8000c40 <four_ascii_to_int+0x60>
 8000c3a:	793b      	ldrb	r3, [r7, #4]
 8000c3c:	2b39      	cmp	r3, #57	@ 0x39
 8000c3e:	d902      	bls.n	8000c46 <four_ascii_to_int+0x66>
 8000c40:	f04f 33ff 	mov.w	r3, #4294967295
 8000c44:	e016      	b.n	8000c74 <four_ascii_to_int+0x94>

	return (d1 - '0') * 1000 +
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	3b30      	subs	r3, #48	@ 0x30
 8000c4a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c4e:	fb03 f202 	mul.w	r2, r3, r2
	       (d2 - '0') * 100 +
 8000c52:	79bb      	ldrb	r3, [r7, #6]
 8000c54:	3b30      	subs	r3, #48	@ 0x30
 8000c56:	2164      	movs	r1, #100	@ 0x64
 8000c58:	fb01 f303 	mul.w	r3, r1, r3
	return (d1 - '0') * 1000 +
 8000c5c:	18d1      	adds	r1, r2, r3
	       (d3 - '0') * 10 +
 8000c5e:	797b      	ldrb	r3, [r7, #5]
 8000c60:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	005b      	lsls	r3, r3, #1
	       (d2 - '0') * 100 +
 8000c6c:	18ca      	adds	r2, r1, r3
	       (d4 - '0') * 1;
 8000c6e:	793b      	ldrb	r3, [r7, #4]
 8000c70:	3b30      	subs	r3, #48	@ 0x30
	       (d3 - '0') * 10 +
 8000c72:	4413      	add	r3, r2
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bc90      	pop	{r4, r7}
 8000c7c:	4770      	bx	lr

08000c7e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c82:	b672      	cpsid	i
}
 8000c84:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c86:	bf00      	nop
 8000c88:	e7fd      	b.n	8000c86 <Error_Handler+0x8>

08000c8a <StepperMotor_PlanMotion>:
 * @brief  Plan a trapezoidal move (compute accel_steps/decel_steps), set DIR pin, etc.
 * @param  motor: Pointer to StepperMotor object
 * @note   Called internally by MoveTo().
 */
static void StepperMotor_PlanMotion(StepperMotor *motor)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b084      	sub	sp, #16
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
    int32_t delta = motor->target_position - motor->current_position;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	69da      	ldr	r2, [r3, #28]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	699b      	ldr	r3, [r3, #24]
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	60fb      	str	r3, [r7, #12]
    if (delta == 0) {
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d104      	bne.n	8000cae <StepperMotor_PlanMotion+0x24>
        motor->moving = false;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f883 2020 	strb.w	r2, [r3, #32]
        return;
 8000cac:	e066      	b.n	8000d7c <StepperMotor_PlanMotion+0xf2>
    }

    motor->direction = (delta > 0) ? +1 : -1;
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	dd01      	ble.n	8000cb8 <StepperMotor_PlanMotion+0x2e>
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	e001      	b.n	8000cbc <StepperMotor_PlanMotion+0x32>
 8000cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    // Drive DIR pin high or low
    if (motor->direction > 0) {
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	f993 3021 	ldrsb.w	r3, [r3, #33]	@ 0x21
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	dd08      	ble.n	8000cde <StepperMotor_PlanMotion+0x54>
        HAL_GPIO_WritePin(motor->dir_port, motor->dir_pin, GPIO_PIN_SET);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6818      	ldr	r0, [r3, #0]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	889b      	ldrh	r3, [r3, #4]
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	f001 fa2a 	bl	8002130 <HAL_GPIO_WritePin>
 8000cdc:	e007      	b.n	8000cee <StepperMotor_PlanMotion+0x64>
    } else {
        HAL_GPIO_WritePin(motor->dir_port, motor->dir_pin, GPIO_PIN_RESET);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6818      	ldr	r0, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	889b      	ldrh	r3, [r3, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f001 fa21 	bl	8002130 <HAL_GPIO_WritePin>
    }

    motor->total_steps = abs(delta);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000cf4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor->step_count   = 0;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2200      	movs	r2, #0
 8000d00:	631a      	str	r2, [r3, #48]	@ 0x30

    // Compute how many steps to accelerate and decelerate:
    //   s = v^2 / (2*a).  If 2*s > total_steps, we'll do a triangular profile.
    int32_t accel_s = (int32_t)((motor->max_speed * motor->max_speed) / (2.0f * motor->accel));
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8000d0e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000d18:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000d1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d24:	ee17 3a90 	vmov	r3, s15
 8000d28:	60bb      	str	r3, [r7, #8]
    if (accel_s * 2 > motor->total_steps) {
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	005a      	lsls	r2, r3, #1
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d32:	429a      	cmp	r2, r3
 8000d34:	dd08      	ble.n	8000d48 <StepperMotor_PlanMotion+0xbe>
        // Triangular: accelerate up, then immediately decelerate
        motor->accel_steps = motor->total_steps / 2;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d3a:	0fda      	lsrs	r2, r3, #31
 8000d3c:	4413      	add	r3, r2
 8000d3e:	105b      	asrs	r3, r3, #1
 8000d40:	461a      	mov	r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d46:	e002      	b.n	8000d4e <StepperMotor_PlanMotion+0xc4>
    } else {
        motor->accel_steps = accel_s;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	68ba      	ldr	r2, [r7, #8]
 8000d4c:	635a      	str	r2, [r3, #52]	@ 0x34
    }
    motor->decel_steps = motor->accel_steps;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	639a      	str	r2, [r3, #56]	@ 0x38

    motor->current_speed = 0.0f;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	f04f 0200 	mov.w	r2, #0
 8000d5c:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->step_timer    = 0;           // so next ISR tick computes first period
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2200      	movs	r2, #0
 8000d62:	625a      	str	r2, [r3, #36]	@ 0x24
    motor->step_period   = UINT32_MAX;  // “invalid” until we compute real period
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f04f 32ff 	mov.w	r2, #4294967295
 8000d6a:	629a      	str	r2, [r3, #40]	@ 0x28
    motor->pulse_high    = false;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    motor->moving        = true;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2201      	movs	r2, #1
 8000d78:	f883 2020 	strb.w	r2, [r3, #32]
}
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <StepperMotor_Init>:
    StepperMotor *motor,
    GPIO_TypeDef *dir_port, uint16_t dir_pin,
    GPIO_TypeDef *step_port, uint16_t step_pin,
    float max_speed,
    float accel
) {
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b086      	sub	sp, #24
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6178      	str	r0, [r7, #20]
 8000d8a:	6139      	str	r1, [r7, #16]
 8000d8c:	60bb      	str	r3, [r7, #8]
 8000d8e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000d92:	edc7 0a00 	vstr	s1, [r7]
 8000d96:	4613      	mov	r3, r2
 8000d98:	81fb      	strh	r3, [r7, #14]
    motor->dir_port      = dir_port;
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	601a      	str	r2, [r3, #0]
    motor->dir_pin       = dir_pin;
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	89fa      	ldrh	r2, [r7, #14]
 8000da4:	809a      	strh	r2, [r3, #4]
    motor->step_port     = step_port;
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	68ba      	ldr	r2, [r7, #8]
 8000daa:	609a      	str	r2, [r3, #8]
    motor->step_pin      = step_pin;
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	8c3a      	ldrh	r2, [r7, #32]
 8000db0:	819a      	strh	r2, [r3, #12]
    motor->current_position = 0;
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	2200      	movs	r2, #0
 8000db6:	619a      	str	r2, [r3, #24]
    motor->target_position  = 0;
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	61da      	str	r2, [r3, #28]
    motor->moving         = false;
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f883 2020 	strb.w	r2, [r3, #32]
    motor->direction      = +1;
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    motor->step_timer     = 0;
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	625a      	str	r2, [r3, #36]	@ 0x24
    motor->step_period    = 0;
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	629a      	str	r2, [r3, #40]	@ 0x28
    motor->total_steps    = 0;
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor->step_count     = 0;
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	2200      	movs	r2, #0
 8000de4:	631a      	str	r2, [r3, #48]	@ 0x30
    motor->accel_steps    = 0;
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	2200      	movs	r2, #0
 8000dea:	635a      	str	r2, [r3, #52]	@ 0x34
    motor->decel_steps    = 0;
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	2200      	movs	r2, #0
 8000df0:	639a      	str	r2, [r3, #56]	@ 0x38
    motor->current_speed  = 0.0f;
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	f04f 0200 	mov.w	r2, #0
 8000df8:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->max_speed      = max_speed;
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->accel          = accel;
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	683a      	ldr	r2, [r7, #0]
 8000e04:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->pulse_high     = false;
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    // Initialize GPIO state: DIR=LOW, STEP=LOW
    HAL_GPIO_WritePin(motor->dir_port, motor->dir_pin, GPIO_PIN_RESET);
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	6818      	ldr	r0, [r3, #0]
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	889b      	ldrh	r3, [r3, #4]
 8000e16:	2200      	movs	r2, #0
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f001 f989 	bl	8002130 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor->step_port, motor->step_pin, GPIO_PIN_RESET);
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	6898      	ldr	r0, [r3, #8]
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	899b      	ldrh	r3, [r3, #12]
 8000e26:	2200      	movs	r2, #0
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f001 f981 	bl	8002130 <HAL_GPIO_WritePin>
    // (We assume the limit pin is already configured as input with pull-up externally.)
}
 8000e2e:	bf00      	nop
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <StepperMotor_MoveTo>:

/**
 * @see stepper_driver.h
 */
void StepperMotor_MoveTo(StepperMotor *motor, int32_t target_position)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b082      	sub	sp, #8
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
 8000e3e:	6039      	str	r1, [r7, #0]
    motor->target_position = target_position;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	683a      	ldr	r2, [r7, #0]
 8000e44:	61da      	str	r2, [r3, #28]
    StepperMotor_PlanMotion(motor);
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f7ff ff1f 	bl	8000c8a <StepperMotor_PlanMotion>
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <StepperMotor_Stop>:

/**
 * @see stepper_driver.h
 */
void StepperMotor_Stop(StepperMotor *motor)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
    motor->moving    = false;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f883 2020 	strb.w	r2, [r3, #32]
    motor->pulse_high = false;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2200      	movs	r2, #0
 8000e68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    // Ensure STEP pin is low
    HAL_GPIO_WritePin(motor->step_port, motor->step_pin, GPIO_PIN_RESET);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6898      	ldr	r0, [r3, #8]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	899b      	ldrh	r3, [r3, #12]
 8000e74:	2200      	movs	r2, #0
 8000e76:	4619      	mov	r1, r3
 8000e78:	f001 f95a 	bl	8002130 <HAL_GPIO_WritePin>
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <StepperMotor_IsMoving>:

/**
 * @see stepper_driver.h
 */
bool StepperMotor_IsMoving(StepperMotor *motor)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
    return motor->moving;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
	...

08000ea0 <StepperMotor_Update>:

/**
 * @see stepper_driver.h
 */
void StepperMotor_Update(StepperMotor *motor)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
    if (!motor->moving) {
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000eae:	f083 0301 	eor.w	r3, r3, #1
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	f040 80c3 	bne.w	8001040 <StepperMotor_Update+0x1a0>
        return;
    }

    // 2) If we are currently holding the STEP pin HIGH from the last ISR, pull it LOW now.
    if (motor->pulse_high) {
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d00c      	beq.n	8000ede <StepperMotor_Update+0x3e>
        HAL_GPIO_WritePin(motor->step_port, motor->step_pin, GPIO_PIN_RESET);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6898      	ldr	r0, [r3, #8]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	899b      	ldrh	r3, [r3, #12]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f001 f92e 	bl	8002130 <HAL_GPIO_WritePin>
        motor->pulse_high = false;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        return;
 8000edc:	e0b1      	b.n	8001042 <StepperMotor_Update+0x1a2>
    }

    // 3) Otherwise, count down our “step_timer.” When it reaches zero, generate the next pulse.
    if (motor->step_timer > 0) {
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d004      	beq.n	8000ef0 <StepperMotor_Update+0x50>
        motor->step_timer--;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eea:	1e5a      	subs	r2, r3, #1
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    if (motor->step_timer == 0) {
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	f040 80a4 	bne.w	8001042 <StepperMotor_Update+0x1a2>
        // (a) Determine our current phase: accelerate / cruise / decelerate
        if (motor->step_count < motor->accel_steps) {
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f02:	429a      	cmp	r2, r3
 8000f04:	da28      	bge.n	8000f58 <StepperMotor_Update+0xb8>
            // Acceleration: v = sqrt(2 * a * s)
            float s = (float)motor->step_count;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	ee07 3a90 	vmov	s15, r3
 8000f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f12:	edc7 7a04 	vstr	s15, [r7, #16]
            motor->current_speed = sqrtf(2.0f * motor->accel * s);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000f1c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000f20:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f28:	eeb0 0a67 	vmov.f32	s0, s15
 8000f2c:	f003 fef4 	bl	8004d18 <sqrtf>
 8000f30:	eef0 7a40 	vmov.f32	s15, s0
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            if (motor->current_speed < 1.0f) {
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8000f40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4c:	d53d      	bpl.n	8000fca <StepperMotor_Update+0x12a>
                motor->current_speed = 1.0f;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000f54:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f56:	e038      	b.n	8000fca <StepperMotor_Update+0x12a>
            }
        }
        else if (motor->step_count < (motor->total_steps - motor->decel_steps)) {
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f64:	1acb      	subs	r3, r1, r3
 8000f66:	429a      	cmp	r2, r3
 8000f68:	da04      	bge.n	8000f74 <StepperMotor_Update+0xd4>
            // Cruise at max_speed
            motor->current_speed = motor->max_speed;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f72:	e02a      	b.n	8000fca <StepperMotor_Update+0x12a>
        }
        else {
            // Deceleration: v = sqrt(2 * a * (remaining_steps))
            float s = (float)(motor->total_steps - motor->step_count);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	ee07 3a90 	vmov	s15, r3
 8000f82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f86:	edc7 7a05 	vstr	s15, [r7, #20]
            motor->current_speed = sqrtf(2.0f * motor->accel * s);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000f90:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000f94:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f9c:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa0:	f003 feba 	bl	8004d18 <sqrtf>
 8000fa4:	eef0 7a40 	vmov.f32	s15, s0
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            if (motor->current_speed < 1.0f) {
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8000fb4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc0:	d503      	bpl.n	8000fca <StepperMotor_Update+0x12a>
                motor->current_speed = 1.0f;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000fc8:	63da      	str	r2, [r3, #60]	@ 0x3c
            }
        }

        // (b) Convert speed (steps/sec) → period in “timer ticks”
        //     Timer runs at TIMER_FREQUENCY_HZ, so period_ticks = TIMER_FREQUENCY_HZ / speed
        uint32_t raw = (uint32_t)((float)TIMER_FREQUENCY_HZ / motor->current_speed);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000fd0:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001048 <StepperMotor_Update+0x1a8>
 8000fd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fdc:	ee17 3a90 	vmov	r3, s15
 8000fe0:	60fb      	str	r3, [r7, #12]
        motor->step_period = (raw < 1) ? 1 : raw;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <StepperMotor_Update+0x14c>
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	e000      	b.n	8000fee <StepperMotor_Update+0x14e>
 8000fec:	2301      	movs	r3, #1
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	6293      	str	r3, [r2, #40]	@ 0x28

        // (c) Reload our step_timer
        motor->step_timer = motor->step_period;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	625a      	str	r2, [r3, #36]	@ 0x24

        // (d) Issue a single step pulse: STEP→HIGH now; next ISR tick will drop it low
        HAL_GPIO_WritePin(motor->step_port, motor->step_pin, GPIO_PIN_SET);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6898      	ldr	r0, [r3, #8]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	899b      	ldrh	r3, [r3, #12]
 8001002:	2201      	movs	r2, #1
 8001004:	4619      	mov	r1, r3
 8001006:	f001 f893 	bl	8002130 <HAL_GPIO_WritePin>
        motor->pulse_high = true;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2201      	movs	r2, #1
 800100e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        // (e) Update bookkeeping: advance position & step_count
        motor->current_position += motor->direction;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	f992 2021 	ldrsb.w	r2, [r2, #33]	@ 0x21
 800101c:	441a      	add	r2, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	619a      	str	r2, [r3, #24]
        motor->step_count++;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	1c5a      	adds	r2, r3, #1
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	631a      	str	r2, [r3, #48]	@ 0x30

        // (f) If we have reached the desired total, stop motion completely
        if (motor->step_count >= motor->total_steps) {
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001034:	429a      	cmp	r2, r3
 8001036:	db04      	blt.n	8001042 <StepperMotor_Update+0x1a2>
            StepperMotor_Stop(motor);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff ff0b 	bl	8000e54 <StepperMotor_Stop>
 800103e:	e000      	b.n	8001042 <StepperMotor_Update+0x1a2>
        return;
 8001040:	bf00      	nop
        }
    }
}
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	461c4000 	.word	0x461c4000

0800104c <StepperManager_Init>:
    float           soft_limit_x_min_mm,
    float           soft_limit_x_max_mm,
    float           soft_limit_y_min_mm,
    float           soft_limit_y_max_mm,
    float           calib_backoff_mm
) {
 800104c:	b480      	push	{r7}
 800104e:	b08b      	sub	sp, #44	@ 0x2c
 8001050:	af00      	add	r7, sp, #0
 8001052:	6278      	str	r0, [r7, #36]	@ 0x24
 8001054:	6239      	str	r1, [r7, #32]
 8001056:	61fa      	str	r2, [r7, #28]
 8001058:	61bb      	str	r3, [r7, #24]
 800105a:	ed87 0a05 	vstr	s0, [r7, #20]
 800105e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001062:	ed87 1a03 	vstr	s2, [r7, #12]
 8001066:	edc7 1a02 	vstr	s3, [r7, #8]
 800106a:	ed87 2a01 	vstr	s4, [r7, #4]
 800106e:	edc7 2a00 	vstr	s5, [r7]
    mgr->motor_x          = motor_x;
 8001072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001074:	6a3a      	ldr	r2, [r7, #32]
 8001076:	601a      	str	r2, [r3, #0]
    mgr->motor_y          = motor_y;
 8001078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800107a:	69fa      	ldr	r2, [r7, #28]
 800107c:	605a      	str	r2, [r3, #4]
    mgr->limit_x_port     = limit_x_port;
 800107e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	609a      	str	r2, [r3, #8]
    mgr->limit_x_pin      = limit_x_pin;
 8001084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001086:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001088:	819a      	strh	r2, [r3, #12]
    mgr->limit_y_port     = limit_y_port;
 800108a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800108e:	611a      	str	r2, [r3, #16]
    mgr->limit_y_pin      = limit_y_pin;
 8001090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001092:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001094:	829a      	strh	r2, [r3, #20]
    mgr->steps_per_mm     = steps_per_mm;
 8001096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001098:	697a      	ldr	r2, [r7, #20]
 800109a:	631a      	str	r2, [r3, #48]	@ 0x30
    mgr->soft_limit_x_min_mm = soft_limit_x_min_mm;
 800109c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	621a      	str	r2, [r3, #32]
    mgr->soft_limit_x_max_mm = soft_limit_x_max_mm;
 80010a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a4:	68fa      	ldr	r2, [r7, #12]
 80010a6:	625a      	str	r2, [r3, #36]	@ 0x24
    mgr->soft_limit_y_min_mm = soft_limit_y_min_mm;
 80010a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	629a      	str	r2, [r3, #40]	@ 0x28
    mgr->soft_limit_y_max_mm = soft_limit_y_max_mm;
 80010ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    mgr->calib_backoff_mm = calib_backoff_mm;
 80010b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b6:	683a      	ldr	r2, [r7, #0]
 80010b8:	639a      	str	r2, [r3, #56]	@ 0x38

    mgr->position_x_mm = 0.0f;
 80010ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	619a      	str	r2, [r3, #24]
    mgr->position_y_mm = 0.0f;
 80010c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c4:	f04f 0200 	mov.w	r2, #0
 80010c8:	61da      	str	r2, [r3, #28]
    mgr->calib_x_homed = false;
 80010ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    mgr->calib_y_homed = false;
 80010d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
    mgr->state         = MANAGER_IDLE;
 80010da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    mgr->default_speed_a = motor_x->max_speed;
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e8:	63da      	str	r2, [r3, #60]	@ 0x3c
    mgr->default_accel_a = motor_x->accel;
 80010ea:	6a3b      	ldr	r3, [r7, #32]
 80010ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f0:	645a      	str	r2, [r3, #68]	@ 0x44
    mgr->default_speed_b = motor_y->max_speed;
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f8:	641a      	str	r2, [r3, #64]	@ 0x40
    mgr->default_accel_b = motor_y->accel;
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001100:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8001102:	bf00      	nop
 8001104:	372c      	adds	r7, #44	@ 0x2c
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
	...

08001110 <StepperManager_StartCalibration>:
 *         When X’s switch is pressed, we stop X, back off by calib_backoff_mm (positive),
 *         then immediately set current_position=0.  Same for Y.
 * @note   Must call StepperManager_Update() in your main loop to progress this sequence.
 */
void StepperManager_StartCalibration(StepperManager *mgr)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
    // 1) Clear any previous flags
    mgr->calib_x_homed = false;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    mgr->calib_y_homed = false;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

    // 2) Pick a slow “calibration” speed/accel
    float calib_speed = 100.0f;   // steps/sec
 8001128:	4b18      	ldr	r3, [pc, #96]	@ (800118c <StepperManager_StartCalibration+0x7c>)
 800112a:	617b      	str	r3, [r7, #20]
    float calib_accel = 200.0f;   // steps/sec²
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <StepperManager_StartCalibration+0x80>)
 800112e:	613b      	str	r3, [r7, #16]

    // Override the low‐level motors’ speed/accel
    mgr->motor_x->max_speed = calib_speed;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	641a      	str	r2, [r3, #64]	@ 0x40
    mgr->motor_x->accel     = calib_accel;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	645a      	str	r2, [r3, #68]	@ 0x44
    mgr->motor_y->max_speed = calib_speed;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	697a      	ldr	r2, [r7, #20]
 8001146:	641a      	str	r2, [r3, #64]	@ 0x40
    mgr->motor_y->accel     = calib_accel;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	645a      	str	r2, [r3, #68]	@ 0x44

    // 3) Home X (positive‐X direction on CoreXY).
    //
    int32_t big_pos = 1000000000;
 8001150:	4b10      	ldr	r3, [pc, #64]	@ (8001194 <StepperManager_StartCalibration+0x84>)
 8001152:	60fb      	str	r3, [r7, #12]
    StepperMotor_MoveTo(mgr->motor_x, mgr->motor_x->current_position + big_pos);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6818      	ldr	r0, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	699a      	ldr	r2, [r3, #24]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	4413      	add	r3, r2
 8001162:	4619      	mov	r1, r3
 8001164:	f7ff fe67 	bl	8000e36 <StepperMotor_MoveTo>
    StepperMotor_MoveTo(mgr->motor_y, mgr->motor_y->current_position + big_pos);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6858      	ldr	r0, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	699a      	ldr	r2, [r3, #24]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	4413      	add	r3, r2
 8001176:	4619      	mov	r1, r3
 8001178:	f7ff fe5d 	bl	8000e36 <StepperMotor_MoveTo>

    mgr->state = MANAGER_CALIBRATING;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2201      	movs	r2, #1
 8001180:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 8001184:	bf00      	nop
 8001186:	3718      	adds	r7, #24
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	42c80000 	.word	0x42c80000
 8001190:	43480000 	.word	0x43480000
 8001194:	3b9aca00 	.word	0x3b9aca00

08001198 <StepperManager_MoveTo>:
/**
 * @brief  Request a normal move to (x_mm, y_mm).  If a calibration or previous move
 *         is still running, this call is silently ignored.
 */
void StepperManager_MoveTo(StepperManager *mgr, float new_x_mm, float new_y_mm)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b092      	sub	sp, #72	@ 0x48
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80011a4:	edc7 0a01 	vstr	s1, [r7, #4]
    // 1) If we’re already homing or already moving, ignore the new request
    if (mgr->state != MANAGER_IDLE) {
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f040 810b 	bne.w	80013ca <StepperManager_MoveTo+0x232>
        return;
    }

    // 2) Clamp the desired (x,y) to the soft limits:
    if (new_x_mm < mgr->soft_limit_x_min_mm) new_x_mm = mgr->soft_limit_x_min_mm;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	edd3 7a08 	vldr	s15, [r3, #32]
 80011ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80011be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c6:	d502      	bpl.n	80011ce <StepperManager_MoveTo+0x36>
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	6a1b      	ldr	r3, [r3, #32]
 80011cc:	60bb      	str	r3, [r7, #8]
    if (new_x_mm > mgr->soft_limit_x_max_mm) new_x_mm = mgr->soft_limit_x_max_mm;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80011d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e0:	dd02      	ble.n	80011e8 <StepperManager_MoveTo+0x50>
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e6:	60bb      	str	r3, [r7, #8]
    if (new_y_mm < mgr->soft_limit_y_min_mm) new_y_mm = mgr->soft_limit_y_min_mm;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80011f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	d502      	bpl.n	8001202 <StepperManager_MoveTo+0x6a>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001200:	607b      	str	r3, [r7, #4]
    if (new_y_mm > mgr->soft_limit_y_max_mm) new_y_mm = mgr->soft_limit_y_max_mm;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001208:	ed97 7a01 	vldr	s14, [r7, #4]
 800120c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001214:	dd02      	ble.n	800121c <StepperManager_MoveTo+0x84>
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800121a:	607b      	str	r3, [r7, #4]

    // 3) Compute the required ΔX, ΔY from the current commanded position
    float dx_mm = new_x_mm - mgr->position_x_mm;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001222:	ed97 7a02 	vldr	s14, [r7, #8]
 8001226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float dy_mm = new_y_mm - mgr->position_y_mm;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	edd3 7a07 	vldr	s15, [r3, #28]
 8001234:	ed97 7a01 	vldr	s14, [r7, #4]
 8001238:	ee77 7a67 	vsub.f32	s15, s14, s15
 800123c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // 4) Convert each delta to integer steps
    int32_t steps_dx = (int32_t)lrintf(dx_mm * mgr->steps_per_mm);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001246:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800124a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124e:	eeb0 0a67 	vmov.f32	s0, s15
 8001252:	f003 fd7f 	bl	8004d54 <lrintf>
 8001256:	6378      	str	r0, [r7, #52]	@ 0x34
    int32_t steps_dy = (int32_t)lrintf(dy_mm * mgr->steps_per_mm);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800125e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001266:	eeb0 0a67 	vmov.f32	s0, s15
 800126a:	f003 fd73 	bl	8004d54 <lrintf>
 800126e:	6338      	str	r0, [r7, #48]	@ 0x30

    // 5) CoreXY formulas for motor A & B
    //    motorA_delta = +ΔX + ΔY
    //    motorB_delta = +ΔX – ΔY
    int32_t deltaA = steps_dx + steps_dy;
 8001270:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001274:	4413      	add	r3, r2
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int32_t deltaB = steps_dx - steps_dy;
 8001278:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800127a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 6) Compute each motor’s absolute target steps
    int32_t targetA = mgr->motor_x->current_position + deltaA;  // note: motor_x ↔ motor A
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	699b      	ldr	r3, [r3, #24]
 8001286:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001288:	4413      	add	r3, r2
 800128a:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t targetB = mgr->motor_y->current_position + deltaB;  //       motor_y ↔ motor B
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	699b      	ldr	r3, [r3, #24]
 8001292:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001294:	4413      	add	r3, r2
 8001296:	623b      	str	r3, [r7, #32]

    // 7) Kick off both motors (non‐blocking trapezoid each)
    float distA = fabsf((float)deltaA);
 8001298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a2:	eef0 7ae7 	vabs.f32	s15, s15
 80012a6:	edc7 7a07 	vstr	s15, [r7, #28]
    float distB = fabsf((float)deltaB);
 80012aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b4:	eef0 7ae7 	vabs.f32	s15, s15
 80012b8:	edc7 7a06 	vstr	s15, [r7, #24]

    // pick the limiting axis
    float vA, vB;
    if (distA >= distB) {
 80012bc:	ed97 7a07 	vldr	s14, [r7, #28]
 80012c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80012c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	db1d      	blt.n	800130a <StepperManager_MoveTo+0x172>
        // A is limiting: run A at its default max, scale B
        vA = mgr->default_speed_a;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012d2:	647b      	str	r3, [r7, #68]	@ 0x44
        vB = (distB / distA) * mgr->default_speed_a;
 80012d4:	edd7 6a06 	vldr	s13, [r7, #24]
 80012d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80012dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80012e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ea:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
        // clamp B to its own max if needed
        if (vB > mgr->default_speed_b) vB = mgr->default_speed_b;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80012f4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80012f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001300:	dd20      	ble.n	8001344 <StepperManager_MoveTo+0x1ac>
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001306:	643b      	str	r3, [r7, #64]	@ 0x40
 8001308:	e01c      	b.n	8001344 <StepperManager_MoveTo+0x1ac>
    } else {
        // B is limiting
        vB = mgr->default_speed_b;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	643b      	str	r3, [r7, #64]	@ 0x40
        vA = (distA / distB) * mgr->default_speed_b;
 8001310:	edd7 6a07 	vldr	s13, [r7, #28]
 8001314:	edd7 7a06 	vldr	s15, [r7, #24]
 8001318:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001326:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        if (vA > mgr->default_speed_a) vA = mgr->default_speed_a;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001330:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001334:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133c:	dd02      	ble.n	8001344 <StepperManager_MoveTo+0x1ac>
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001342:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // scale accelerations proportionally (keeps same motion profile shape)
    float aA = (vA / mgr->default_speed_a) * mgr->default_accel_a;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800134a:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800134e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800135c:	edc7 7a05 	vstr	s15, [r7, #20]
    float aB = (vB / mgr->default_speed_b) * mgr->default_accel_b;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001366:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 800136a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001374:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001378:	edc7 7a04 	vstr	s15, [r7, #16]

    // override the motors’ settings just for this move
    mgr->motor_x->max_speed = vA;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001382:	641a      	str	r2, [r3, #64]	@ 0x40
    mgr->motor_x->accel     = aA;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	645a      	str	r2, [r3, #68]	@ 0x44
    mgr->motor_y->max_speed = vB;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001392:	641a      	str	r2, [r3, #64]	@ 0x40
    mgr->motor_y->accel     = aB;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	645a      	str	r2, [r3, #68]	@ 0x44

    // now kick off both moves
    StepperMotor_MoveTo(mgr->motor_x, targetA);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fd47 	bl	8000e36 <StepperMotor_MoveTo>
    StepperMotor_MoveTo(mgr->motor_y, targetB);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	6a39      	ldr	r1, [r7, #32]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fd41 	bl	8000e36 <StepperMotor_MoveTo>

    // 8) Update the manager’s “commanded” position so we know where the carriage will be when this finishes
    mgr->position_x_mm = new_x_mm;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	68ba      	ldr	r2, [r7, #8]
 80013b8:	619a      	str	r2, [r3, #24]
    mgr->position_y_mm = new_y_mm;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	61da      	str	r2, [r3, #28]

    // 9) Switch state so Update() can watch for completion
    mgr->state = MANAGER_MOVING;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2202      	movs	r2, #2
 80013c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 80013c8:	e000      	b.n	80013cc <StepperManager_MoveTo+0x234>
        return;
 80013ca:	bf00      	nop
}
 80013cc:	3748      	adds	r7, #72	@ 0x48
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
	...

080013d4 <StepperManager_Update>:
 *         - If state==MOVING:
 *             • Check if both motors are no longer moving → state→IDLE.
 *             • Also watch for “unexpected” limit hits: if a switch is pressed during a normal move, that axis is stopped immediately.
 */
void StepperManager_Update(StepperManager *mgr)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
    if (mgr->state == MANAGER_CALIBRATING) {
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	f040 810e 	bne.w	8001604 <StepperManager_Update+0x230>
        // ─── COREXY HOMING: X‐axis first ───────────────────────────────────
        if (!mgr->calib_x_homed) {
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013ee:	f083 0301 	eor.w	r3, r3, #1
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d03e      	beq.n	8001476 <StepperManager_Update+0xa2>
            // If X endstop is pressed (active low), stop both motors immediately:
            if (HAL_GPIO_ReadPin(mgr->limit_x_port, mgr->limit_x_pin) == GPIO_PIN_RESET) {
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	899b      	ldrh	r3, [r3, #12]
 8001400:	4619      	mov	r1, r3
 8001402:	4610      	mov	r0, r2
 8001404:	f000 fe7c 	bl	8002100 <HAL_GPIO_ReadPin>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d151      	bne.n	80014b2 <StepperManager_Update+0xde>
                StepperMotor_Stop(mgr->motor_x);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fd1e 	bl	8000e54 <StepperMotor_Stop>
                StepperMotor_Stop(mgr->motor_y);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff fd19 	bl	8000e54 <StepperMotor_Stop>

                mgr->calib_x_homed = true;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2201      	movs	r2, #1
 8001426:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

                // Back off in +X by calib_backoff_mm
                int32_t backoff_steps = (int32_t) lrintf(mgr->calib_backoff_mm * mgr->steps_per_mm);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800143a:	eeb0 0a67 	vmov.f32	s0, s15
 800143e:	f003 fc89 	bl	8004d54 <lrintf>
 8001442:	6278      	str	r0, [r7, #36]	@ 0x24
                // ΔX = +backoff, ΔY = 0  ⇒  ΔA = +backoff, ΔB = +backoff
                int32_t targetA = mgr->motor_x->current_position - backoff_steps;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	699a      	ldr	r2, [r3, #24]
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	623b      	str	r3, [r7, #32]
                int32_t targetB = mgr->motor_y->current_position - backoff_steps;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	699a      	ldr	r2, [r3, #24]
 8001456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	61fb      	str	r3, [r7, #28]
                StepperMotor_MoveTo(mgr->motor_x, targetA);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6a39      	ldr	r1, [r7, #32]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fce7 	bl	8000e36 <StepperMotor_MoveTo>
                StepperMotor_MoveTo(mgr->motor_y, targetB);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	69f9      	ldr	r1, [r7, #28]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fce1 	bl	8000e36 <StepperMotor_MoveTo>
 8001474:	e01d      	b.n	80014b2 <StepperManager_Update+0xde>
            }
        }
        else {
            // Once back‐off is finished, set both motor step counts = 0
            if (!StepperMotor_IsMoving(mgr->motor_x) &&
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fd02 	bl	8000e84 <StepperMotor_IsMoving>
 8001480:	4603      	mov	r3, r0
 8001482:	f083 0301 	eor.w	r3, r3, #1
 8001486:	b2db      	uxtb	r3, r3
 8001488:	2b00      	cmp	r3, #0
 800148a:	d012      	beq.n	80014b2 <StepperManager_Update+0xde>
                !StepperMotor_IsMoving(mgr->motor_y))
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fcf7 	bl	8000e84 <StepperMotor_IsMoving>
 8001496:	4603      	mov	r3, r0
 8001498:	f083 0301 	eor.w	r3, r3, #1
 800149c:	b2db      	uxtb	r3, r3
            if (!StepperMotor_IsMoving(mgr->motor_x) &&
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d007      	beq.n	80014b2 <StepperManager_Update+0xde>
            {
                mgr->motor_x->current_position = 0;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2200      	movs	r2, #0
 80014a8:	619a      	str	r2, [r3, #24]
                mgr->motor_y->current_position = 0;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	619a      	str	r2, [r3, #24]
            }
        }

        // ─── COREXY HOMING: Y‐axis second ───────────────────────────────────
        if (mgr->calib_x_homed && !mgr->calib_y_homed) {
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d073      	beq.n	80015a4 <StepperManager_Update+0x1d0>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80014c2:	f083 0301 	eor.w	r3, r3, #1
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d06b      	beq.n	80015a4 <StepperManager_Update+0x1d0>
            // Drive toward negative Y: ΔX=0, ΔY<0 ⇒ ΔA negative, ΔB positive
            // We only need to start that move once when we detect X is done. So:
            if (!StepperMotor_IsMoving(mgr->motor_x) &&
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fcd7 	bl	8000e84 <StepperMotor_IsMoving>
 80014d6:	4603      	mov	r3, r0
 80014d8:	f083 0301 	eor.w	r3, r3, #1
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d020      	beq.n	8001524 <StepperManager_Update+0x150>
                !StepperMotor_IsMoving(mgr->motor_y))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff fccc 	bl	8000e84 <StepperMotor_IsMoving>
 80014ec:	4603      	mov	r3, r0
 80014ee:	f083 0301 	eor.w	r3, r3, #1
 80014f2:	b2db      	uxtb	r3, r3
            if (!StepperMotor_IsMoving(mgr->motor_x) &&
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d015      	beq.n	8001524 <StepperManager_Update+0x150>
            {
                int32_t big_neg = -1000000000;
 80014f8:	4b66      	ldr	r3, [pc, #408]	@ (8001694 <StepperManager_Update+0x2c0>)
 80014fa:	61bb      	str	r3, [r7, #24]
                // For Y: ΔX=0, ΔY = –∞ ⇒ ΔA = –∞, ΔB = +∞
                StepperMotor_MoveTo(mgr->motor_x, mgr->motor_x->current_position + big_neg); // A backward
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6818      	ldr	r0, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	699a      	ldr	r2, [r3, #24]
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	4413      	add	r3, r2
 800150a:	4619      	mov	r1, r3
 800150c:	f7ff fc93 	bl	8000e36 <StepperMotor_MoveTo>
                StepperMotor_MoveTo(mgr->motor_y, mgr->motor_y->current_position - big_neg); // B forward
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6858      	ldr	r0, [r3, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	699a      	ldr	r2, [r3, #24]
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	4619      	mov	r1, r3
 8001520:	f7ff fc89 	bl	8000e36 <StepperMotor_MoveTo>
            }

            // Check if Y endstop is pressed:
            if (HAL_GPIO_ReadPin(mgr->limit_y_port, mgr->limit_y_pin) == GPIO_PIN_RESET) {
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691a      	ldr	r2, [r3, #16]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	8a9b      	ldrh	r3, [r3, #20]
 800152c:	4619      	mov	r1, r3
 800152e:	4610      	mov	r0, r2
 8001530:	f000 fde6 	bl	8002100 <HAL_GPIO_ReadPin>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	f040 80a8 	bne.w	800168c <StepperManager_Update+0x2b8>
                StepperMotor_Stop(mgr->motor_x);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fc87 	bl	8000e54 <StepperMotor_Stop>
                StepperMotor_Stop(mgr->motor_y);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fc82 	bl	8000e54 <StepperMotor_Stop>
                mgr->calib_y_homed = true;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2201      	movs	r2, #1
 8001554:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

                // Back off in +Y (which, in CoreXY, is “A_forward & B_forward”)
                int32_t backoff_steps = (int32_t) lrintf(mgr->calib_backoff_mm * mgr->steps_per_mm);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001564:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001568:	eeb0 0a67 	vmov.f32	s0, s15
 800156c:	f003 fbf2 	bl	8004d54 <lrintf>
 8001570:	6178      	str	r0, [r7, #20]
                // ΔX=0, ΔY=+backoff ⇒ ΔA=+backoff, ΔB=+backoff
                int32_t targetA = mgr->motor_x->current_position + backoff_steps;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	4413      	add	r3, r2
 800157c:	613b      	str	r3, [r7, #16]
                int32_t targetB = mgr->motor_y->current_position - backoff_steps;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	699a      	ldr	r2, [r3, #24]
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	60fb      	str	r3, [r7, #12]
                StepperMotor_MoveTo(mgr->motor_x, targetA);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	6939      	ldr	r1, [r7, #16]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fc50 	bl	8000e36 <StepperMotor_MoveTo>
                StepperMotor_MoveTo(mgr->motor_y, targetB);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	68f9      	ldr	r1, [r7, #12]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fc4a 	bl	8000e36 <StepperMotor_MoveTo>
            if (HAL_GPIO_ReadPin(mgr->limit_y_port, mgr->limit_y_pin) == GPIO_PIN_RESET) {
 80015a2:	e073      	b.n	800168c <StepperManager_Update+0x2b8>
            }
        }
        else if (mgr->calib_y_homed) {
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d06e      	beq.n	800168c <StepperManager_Update+0x2b8>
            // Once both back-off moves complete, zero out step counts, report (0,0)
            if (!StepperMotor_IsMoving(mgr->motor_x) &&
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff fc66 	bl	8000e84 <StepperMotor_IsMoving>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f083 0301 	eor.w	r3, r3, #1
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d063      	beq.n	800168c <StepperManager_Update+0x2b8>
                !StepperMotor_IsMoving(mgr->motor_y))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fc5b 	bl	8000e84 <StepperMotor_IsMoving>
 80015ce:	4603      	mov	r3, r0
 80015d0:	f083 0301 	eor.w	r3, r3, #1
 80015d4:	b2db      	uxtb	r3, r3
            if (!StepperMotor_IsMoving(mgr->motor_x) &&
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d058      	beq.n	800168c <StepperManager_Update+0x2b8>
            {
                mgr->motor_x->current_position = 0;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2200      	movs	r2, #0
 80015e0:	619a      	str	r2, [r3, #24]
                mgr->motor_y->current_position = 0;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	619a      	str	r2, [r3, #24]
                mgr->position_x_mm = mgr->soft_limit_x_max_mm;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	619a      	str	r2, [r3, #24]
                mgr->position_y_mm = mgr->soft_limit_y_min_mm;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	61da      	str	r2, [r3, #28]
                mgr->state = MANAGER_IDLE;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 8001602:	e043      	b.n	800168c <StepperManager_Update+0x2b8>
            }
        }
    }
    else if (mgr->state == MANAGER_MOVING) {
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800160a:	2b02      	cmp	r3, #2
 800160c:	d13e      	bne.n	800168c <StepperManager_Update+0x2b8>
        // ─── During normal moves, if any limit switch is unexpectedly hit, stop that axis ─────
        // For CoreXY, if X or Y endstop is tripped during a normal move, you still want to
        // immediately kill both motors—otherwise the carriage may try to plow into the endstop.
        if (HAL_GPIO_ReadPin(mgr->limit_x_port, mgr->limit_x_pin) == GPIO_PIN_RESET ||
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	689a      	ldr	r2, [r3, #8]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	899b      	ldrh	r3, [r3, #12]
 8001616:	4619      	mov	r1, r3
 8001618:	4610      	mov	r0, r2
 800161a:	f000 fd71 	bl	8002100 <HAL_GPIO_ReadPin>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d00a      	beq.n	800163a <StepperManager_Update+0x266>
            HAL_GPIO_ReadPin(mgr->limit_y_port, mgr->limit_y_pin) == GPIO_PIN_RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	691a      	ldr	r2, [r3, #16]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	8a9b      	ldrh	r3, [r3, #20]
 800162c:	4619      	mov	r1, r3
 800162e:	4610      	mov	r0, r2
 8001630:	f000 fd66 	bl	8002100 <HAL_GPIO_ReadPin>
 8001634:	4603      	mov	r3, r0
        if (HAL_GPIO_ReadPin(mgr->limit_x_port, mgr->limit_x_pin) == GPIO_PIN_RESET ||
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10e      	bne.n	8001658 <StepperManager_Update+0x284>
        {
            StepperMotor_Stop(mgr->motor_x);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff fc08 	bl	8000e54 <StepperMotor_Stop>
            StepperMotor_Stop(mgr->motor_y);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff fc03 	bl	8000e54 <StepperMotor_Stop>
            mgr->state = MANAGER_IDLE;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            return;
 8001656:	e019      	b.n	800168c <StepperManager_Update+0x2b8>
        }

        // If both motors finished their planned trapezoidal runs → done
        if (!StepperMotor_IsMoving(mgr->motor_x) &&
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fc11 	bl	8000e84 <StepperMotor_IsMoving>
 8001662:	4603      	mov	r3, r0
 8001664:	f083 0301 	eor.w	r3, r3, #1
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00e      	beq.n	800168c <StepperManager_Update+0x2b8>
            !StepperMotor_IsMoving(mgr->motor_y))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff fc06 	bl	8000e84 <StepperMotor_IsMoving>
 8001678:	4603      	mov	r3, r0
 800167a:	f083 0301 	eor.w	r3, r3, #1
 800167e:	b2db      	uxtb	r3, r3
        if (!StepperMotor_IsMoving(mgr->motor_x) &&
 8001680:	2b00      	cmp	r3, #0
 8001682:	d003      	beq.n	800168c <StepperManager_Update+0x2b8>
        {
            mgr->state = MANAGER_IDLE;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }
    }
    // else (mgr->state == MANAGER_IDLE) → nothing to do
}
 800168c:	3728      	adds	r7, #40	@ 0x28
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	c4653600 	.word	0xc4653600

08001698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	4b10      	ldr	r3, [pc, #64]	@ (80016e4 <HAL_MspInit+0x4c>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a6:	4a0f      	ldr	r2, [pc, #60]	@ (80016e4 <HAL_MspInit+0x4c>)
 80016a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ae:	4b0d      	ldr	r3, [pc, #52]	@ (80016e4 <HAL_MspInit+0x4c>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	603b      	str	r3, [r7, #0]
 80016be:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <HAL_MspInit+0x4c>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c2:	4a08      	ldr	r2, [pc, #32]	@ (80016e4 <HAL_MspInit+0x4c>)
 80016c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ca:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <HAL_MspInit+0x4c>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016f8:	d115      	bne.n	8001726 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <HAL_TIM_Base_MspInit+0x48>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001702:	4a0b      	ldr	r2, [pc, #44]	@ (8001730 <HAL_TIM_Base_MspInit+0x48>)
 8001704:	f043 0301 	orr.w	r3, r3, #1
 8001708:	6413      	str	r3, [r2, #64]	@ 0x40
 800170a:	4b09      	ldr	r3, [pc, #36]	@ (8001730 <HAL_TIM_Base_MspInit+0x48>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2100      	movs	r1, #0
 800171a:	201c      	movs	r0, #28
 800171c:	f000 faa3 	bl	8001c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001720:	201c      	movs	r0, #28
 8001722:	f000 fabc 	bl	8001c9e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40023800 	.word	0x40023800

08001734 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08c      	sub	sp, #48	@ 0x30
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 031c 	add.w	r3, r7, #28
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a3a      	ldr	r2, [pc, #232]	@ (800183c <HAL_UART_MspInit+0x108>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d135      	bne.n	80017c2 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	61bb      	str	r3, [r7, #24]
 800175a:	4b39      	ldr	r3, [pc, #228]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	4a38      	ldr	r2, [pc, #224]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 8001760:	f043 0310 	orr.w	r3, r3, #16
 8001764:	6453      	str	r3, [r2, #68]	@ 0x44
 8001766:	4b36      	ldr	r3, [pc, #216]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176a:	f003 0310 	and.w	r3, r3, #16
 800176e:	61bb      	str	r3, [r7, #24]
 8001770:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	4b32      	ldr	r3, [pc, #200]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	4a31      	ldr	r2, [pc, #196]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	6313      	str	r3, [r2, #48]	@ 0x30
 8001782:	4b2f      	ldr	r3, [pc, #188]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	617b      	str	r3, [r7, #20]
 800178c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800178e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001794:	2302      	movs	r3, #2
 8001796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800179c:	2303      	movs	r3, #3
 800179e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017a0:	2307      	movs	r3, #7
 80017a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a4:	f107 031c 	add.w	r3, r7, #28
 80017a8:	4619      	mov	r1, r3
 80017aa:	4826      	ldr	r0, [pc, #152]	@ (8001844 <HAL_UART_MspInit+0x110>)
 80017ac:	f000 fb24 	bl	8001df8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017b0:	2200      	movs	r2, #0
 80017b2:	2100      	movs	r1, #0
 80017b4:	2025      	movs	r0, #37	@ 0x25
 80017b6:	f000 fa56 	bl	8001c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017ba:	2025      	movs	r0, #37	@ 0x25
 80017bc:	f000 fa6f 	bl	8001c9e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80017c0:	e038      	b.n	8001834 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a20      	ldr	r2, [pc, #128]	@ (8001848 <HAL_UART_MspInit+0x114>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d133      	bne.n	8001834 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017cc:	2300      	movs	r3, #0
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 80017d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 80017d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017da:	6413      	str	r3, [r2, #64]	@ 0x40
 80017dc:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 80017de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017e4:	613b      	str	r3, [r7, #16]
 80017e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 80017ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f0:	4a13      	ldr	r2, [pc, #76]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f8:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <HAL_UART_MspInit+0x10c>)
 80017fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001804:	230c      	movs	r3, #12
 8001806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001810:	2303      	movs	r3, #3
 8001812:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001814:	2307      	movs	r3, #7
 8001816:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001818:	f107 031c 	add.w	r3, r7, #28
 800181c:	4619      	mov	r1, r3
 800181e:	4809      	ldr	r0, [pc, #36]	@ (8001844 <HAL_UART_MspInit+0x110>)
 8001820:	f000 faea 	bl	8001df8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001824:	2200      	movs	r2, #0
 8001826:	2100      	movs	r1, #0
 8001828:	2026      	movs	r0, #38	@ 0x26
 800182a:	f000 fa1c 	bl	8001c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800182e:	2026      	movs	r0, #38	@ 0x26
 8001830:	f000 fa35 	bl	8001c9e <HAL_NVIC_EnableIRQ>
}
 8001834:	bf00      	nop
 8001836:	3730      	adds	r7, #48	@ 0x30
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40011000 	.word	0x40011000
 8001840:	40023800 	.word	0x40023800
 8001844:	40020000 	.word	0x40020000
 8001848:	40004400 	.word	0x40004400

0800184c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <NMI_Handler+0x4>

08001854 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <HardFault_Handler+0x4>

0800185c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <MemManage_Handler+0x4>

08001864 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <BusFault_Handler+0x4>

0800186c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <UsageFault_Handler+0x4>

08001874 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a2:	f000 f8e5 	bl	8001a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
	...

080018ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018b0:	4802      	ldr	r0, [pc, #8]	@ (80018bc <TIM2_IRQHandler+0x10>)
 80018b2:	f001 f99f 	bl	8002bf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000164 	.word	0x20000164

080018c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018c4:	4802      	ldr	r0, [pc, #8]	@ (80018d0 <USART1_IRQHandler+0x10>)
 80018c6:	f001 fe1d 	bl	8003504 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200001ac 	.word	0x200001ac

080018d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018d8:	4802      	ldr	r0, [pc, #8]	@ (80018e4 <USART2_IRQHandler+0x10>)
 80018da:	f001 fe13 	bl	8003504 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200001f4 	.word	0x200001f4

080018e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f0:	4a14      	ldr	r2, [pc, #80]	@ (8001944 <_sbrk+0x5c>)
 80018f2:	4b15      	ldr	r3, [pc, #84]	@ (8001948 <_sbrk+0x60>)
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018fc:	4b13      	ldr	r3, [pc, #76]	@ (800194c <_sbrk+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d102      	bne.n	800190a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001904:	4b11      	ldr	r3, [pc, #68]	@ (800194c <_sbrk+0x64>)
 8001906:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <_sbrk+0x68>)
 8001908:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800190a:	4b10      	ldr	r3, [pc, #64]	@ (800194c <_sbrk+0x64>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	429a      	cmp	r2, r3
 8001916:	d207      	bcs.n	8001928 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001918:	f002 fd88 	bl	800442c <__errno>
 800191c:	4603      	mov	r3, r0
 800191e:	220c      	movs	r2, #12
 8001920:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
 8001926:	e009      	b.n	800193c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001928:	4b08      	ldr	r3, [pc, #32]	@ (800194c <_sbrk+0x64>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800192e:	4b07      	ldr	r3, [pc, #28]	@ (800194c <_sbrk+0x64>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4413      	add	r3, r2
 8001936:	4a05      	ldr	r2, [pc, #20]	@ (800194c <_sbrk+0x64>)
 8001938:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800193a:	68fb      	ldr	r3, [r7, #12]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20020000 	.word	0x20020000
 8001948:	00000400 	.word	0x00000400
 800194c:	20000284 	.word	0x20000284
 8001950:	200003d8 	.word	0x200003d8

08001954 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001958:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <SystemInit+0x20>)
 800195a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800195e:	4a05      	ldr	r2, [pc, #20]	@ (8001974 <SystemInit+0x20>)
 8001960:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001964:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001978:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800197c:	f7ff ffea 	bl	8001954 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001980:	480c      	ldr	r0, [pc, #48]	@ (80019b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001982:	490d      	ldr	r1, [pc, #52]	@ (80019b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001984:	4a0d      	ldr	r2, [pc, #52]	@ (80019bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001988:	e002      	b.n	8001990 <LoopCopyDataInit>

0800198a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800198c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800198e:	3304      	adds	r3, #4

08001990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001994:	d3f9      	bcc.n	800198a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001996:	4a0a      	ldr	r2, [pc, #40]	@ (80019c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001998:	4c0a      	ldr	r4, [pc, #40]	@ (80019c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800199a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800199c:	e001      	b.n	80019a2 <LoopFillZerobss>

0800199e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800199e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a0:	3204      	adds	r2, #4

080019a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a4:	d3fb      	bcc.n	800199e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019a6:	f002 fd47 	bl	8004438 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019aa:	f7fe fe07 	bl	80005bc <main>
  bx  lr    
 80019ae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80019b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80019bc:	08004ea8 	.word	0x08004ea8
  ldr r2, =_sbss
 80019c0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80019c4:	200003d4 	.word	0x200003d4

080019c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019c8:	e7fe      	b.n	80019c8 <ADC_IRQHandler>
	...

080019cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019d0:	4b0e      	ldr	r3, [pc, #56]	@ (8001a0c <HAL_Init+0x40>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a0c <HAL_Init+0x40>)
 80019d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019dc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <HAL_Init+0x40>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a0a      	ldr	r2, [pc, #40]	@ (8001a0c <HAL_Init+0x40>)
 80019e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019e8:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <HAL_Init+0x40>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a07      	ldr	r2, [pc, #28]	@ (8001a0c <HAL_Init+0x40>)
 80019ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019f4:	2003      	movs	r0, #3
 80019f6:	f000 f92b 	bl	8001c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019fa:	200f      	movs	r0, #15
 80019fc:	f000 f808 	bl	8001a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a00:	f7ff fe4a 	bl	8001698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40023c00 	.word	0x40023c00

08001a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a18:	4b12      	ldr	r3, [pc, #72]	@ (8001a64 <HAL_InitTick+0x54>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <HAL_InitTick+0x58>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	4619      	mov	r1, r3
 8001a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f000 f943 	bl	8001cba <HAL_SYSTICK_Config>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e00e      	b.n	8001a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b0f      	cmp	r3, #15
 8001a42:	d80a      	bhi.n	8001a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a44:	2200      	movs	r2, #0
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	f04f 30ff 	mov.w	r0, #4294967295
 8001a4c:	f000 f90b 	bl	8001c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a50:	4a06      	ldr	r2, [pc, #24]	@ (8001a6c <HAL_InitTick+0x5c>)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
 8001a58:	e000      	b.n	8001a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000008 	.word	0x20000008
 8001a68:	20000010 	.word	0x20000010
 8001a6c:	2000000c 	.word	0x2000000c

08001a70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <HAL_IncTick+0x20>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <HAL_IncTick+0x24>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4413      	add	r3, r2
 8001a80:	4a04      	ldr	r2, [pc, #16]	@ (8001a94 <HAL_IncTick+0x24>)
 8001a82:	6013      	str	r3, [r2, #0]
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	20000010 	.word	0x20000010
 8001a94:	20000288 	.word	0x20000288

08001a98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a9c:	4b03      	ldr	r3, [pc, #12]	@ (8001aac <HAL_GetTick+0x14>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	20000288 	.word	0x20000288

08001ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001acc:	4013      	ands	r3, r2
 8001ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ad8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae2:	4a04      	ldr	r2, [pc, #16]	@ (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	60d3      	str	r3, [r2, #12]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001afc:	4b04      	ldr	r3, [pc, #16]	@ (8001b10 <__NVIC_GetPriorityGrouping+0x18>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	0a1b      	lsrs	r3, r3, #8
 8001b02:	f003 0307 	and.w	r3, r3, #7
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	db0b      	blt.n	8001b3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	f003 021f 	and.w	r2, r3, #31
 8001b2c:	4907      	ldr	r1, [pc, #28]	@ (8001b4c <__NVIC_EnableIRQ+0x38>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	095b      	lsrs	r3, r3, #5
 8001b34:	2001      	movs	r0, #1
 8001b36:	fa00 f202 	lsl.w	r2, r0, r2
 8001b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b3e:	bf00      	nop
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	e000e100 	.word	0xe000e100

08001b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	6039      	str	r1, [r7, #0]
 8001b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	db0a      	blt.n	8001b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	490c      	ldr	r1, [pc, #48]	@ (8001b9c <__NVIC_SetPriority+0x4c>)
 8001b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6e:	0112      	lsls	r2, r2, #4
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	440b      	add	r3, r1
 8001b74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b78:	e00a      	b.n	8001b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	4908      	ldr	r1, [pc, #32]	@ (8001ba0 <__NVIC_SetPriority+0x50>)
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	3b04      	subs	r3, #4
 8001b88:	0112      	lsls	r2, r2, #4
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	761a      	strb	r2, [r3, #24]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	e000e100 	.word	0xe000e100
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b089      	sub	sp, #36	@ 0x24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f1c3 0307 	rsb	r3, r3, #7
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	bf28      	it	cs
 8001bc2:	2304      	movcs	r3, #4
 8001bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	2b06      	cmp	r3, #6
 8001bcc:	d902      	bls.n	8001bd4 <NVIC_EncodePriority+0x30>
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	3b03      	subs	r3, #3
 8001bd2:	e000      	b.n	8001bd6 <NVIC_EncodePriority+0x32>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	43da      	mvns	r2, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	401a      	ands	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bec:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	43d9      	mvns	r1, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bfc:	4313      	orrs	r3, r2
         );
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3724      	adds	r7, #36	@ 0x24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
	...

08001c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c1c:	d301      	bcc.n	8001c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e00f      	b.n	8001c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c22:	4a0a      	ldr	r2, [pc, #40]	@ (8001c4c <SysTick_Config+0x40>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2a:	210f      	movs	r1, #15
 8001c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c30:	f7ff ff8e 	bl	8001b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c34:	4b05      	ldr	r3, [pc, #20]	@ (8001c4c <SysTick_Config+0x40>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3a:	4b04      	ldr	r3, [pc, #16]	@ (8001c4c <SysTick_Config+0x40>)
 8001c3c:	2207      	movs	r2, #7
 8001c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	e000e010 	.word	0xe000e010

08001c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f7ff ff29 	bl	8001ab0 <__NVIC_SetPriorityGrouping>
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b086      	sub	sp, #24
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	60b9      	str	r1, [r7, #8]
 8001c70:	607a      	str	r2, [r7, #4]
 8001c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c78:	f7ff ff3e 	bl	8001af8 <__NVIC_GetPriorityGrouping>
 8001c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	68b9      	ldr	r1, [r7, #8]
 8001c82:	6978      	ldr	r0, [r7, #20]
 8001c84:	f7ff ff8e 	bl	8001ba4 <NVIC_EncodePriority>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff5d 	bl	8001b50 <__NVIC_SetPriority>
}
 8001c96:	bf00      	nop
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff31 	bl	8001b14 <__NVIC_EnableIRQ>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ffa2 	bl	8001c0c <SysTick_Config>
 8001cc8:	4603      	mov	r3, r0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b084      	sub	sp, #16
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cde:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001ce0:	f7ff feda 	bl	8001a98 <HAL_GetTick>
 8001ce4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d008      	beq.n	8001d04 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2280      	movs	r2, #128	@ 0x80
 8001cf6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e052      	b.n	8001daa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f022 0216 	bic.w	r2, r2, #22
 8001d12:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	695a      	ldr	r2, [r3, #20]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d22:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d103      	bne.n	8001d34 <HAL_DMA_Abort+0x62>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d007      	beq.n	8001d44 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0208 	bic.w	r2, r2, #8
 8001d42:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 0201 	bic.w	r2, r2, #1
 8001d52:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d54:	e013      	b.n	8001d7e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d56:	f7ff fe9f 	bl	8001a98 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b05      	cmp	r3, #5
 8001d62:	d90c      	bls.n	8001d7e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2220      	movs	r2, #32
 8001d68:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e015      	b.n	8001daa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1e4      	bne.n	8001d56 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d90:	223f      	movs	r2, #63	@ 0x3f
 8001d92:	409a      	lsls	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d004      	beq.n	8001dd0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2280      	movs	r2, #128	@ 0x80
 8001dca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e00c      	b.n	8001dea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2205      	movs	r2, #5
 8001dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f022 0201 	bic.w	r2, r2, #1
 8001de6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
	...

08001df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b089      	sub	sp, #36	@ 0x24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e06:	2300      	movs	r3, #0
 8001e08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
 8001e12:	e159      	b.n	80020c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e14:	2201      	movs	r2, #1
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	4013      	ands	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	f040 8148 	bne.w	80020c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f003 0303 	and.w	r3, r3, #3
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d005      	beq.n	8001e4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d130      	bne.n	8001eac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	2203      	movs	r2, #3
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	68da      	ldr	r2, [r3, #12]
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e80:	2201      	movs	r2, #1
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	091b      	lsrs	r3, r3, #4
 8001e96:	f003 0201 	and.w	r2, r3, #1
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 0303 	and.w	r3, r3, #3
 8001eb4:	2b03      	cmp	r3, #3
 8001eb6:	d017      	beq.n	8001ee8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	2203      	movs	r2, #3
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d123      	bne.n	8001f3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	08da      	lsrs	r2, r3, #3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	3208      	adds	r2, #8
 8001efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	f003 0307 	and.w	r3, r3, #7
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	220f      	movs	r2, #15
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	43db      	mvns	r3, r3
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	691a      	ldr	r2, [r3, #16]
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f003 0307 	and.w	r3, r3, #7
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	08da      	lsrs	r2, r3, #3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	3208      	adds	r2, #8
 8001f36:	69b9      	ldr	r1, [r7, #24]
 8001f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	2203      	movs	r2, #3
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4013      	ands	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 0203 	and.w	r2, r3, #3
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	f000 80a2 	beq.w	80020c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	4b57      	ldr	r3, [pc, #348]	@ (80020e0 <HAL_GPIO_Init+0x2e8>)
 8001f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f86:	4a56      	ldr	r2, [pc, #344]	@ (80020e0 <HAL_GPIO_Init+0x2e8>)
 8001f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8e:	4b54      	ldr	r3, [pc, #336]	@ (80020e0 <HAL_GPIO_Init+0x2e8>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f9a:	4a52      	ldr	r2, [pc, #328]	@ (80020e4 <HAL_GPIO_Init+0x2ec>)
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	089b      	lsrs	r3, r3, #2
 8001fa0:	3302      	adds	r3, #2
 8001fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	220f      	movs	r2, #15
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a49      	ldr	r2, [pc, #292]	@ (80020e8 <HAL_GPIO_Init+0x2f0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d019      	beq.n	8001ffa <HAL_GPIO_Init+0x202>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a48      	ldr	r2, [pc, #288]	@ (80020ec <HAL_GPIO_Init+0x2f4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d013      	beq.n	8001ff6 <HAL_GPIO_Init+0x1fe>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a47      	ldr	r2, [pc, #284]	@ (80020f0 <HAL_GPIO_Init+0x2f8>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d00d      	beq.n	8001ff2 <HAL_GPIO_Init+0x1fa>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a46      	ldr	r2, [pc, #280]	@ (80020f4 <HAL_GPIO_Init+0x2fc>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d007      	beq.n	8001fee <HAL_GPIO_Init+0x1f6>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a45      	ldr	r2, [pc, #276]	@ (80020f8 <HAL_GPIO_Init+0x300>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d101      	bne.n	8001fea <HAL_GPIO_Init+0x1f2>
 8001fe6:	2304      	movs	r3, #4
 8001fe8:	e008      	b.n	8001ffc <HAL_GPIO_Init+0x204>
 8001fea:	2307      	movs	r3, #7
 8001fec:	e006      	b.n	8001ffc <HAL_GPIO_Init+0x204>
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e004      	b.n	8001ffc <HAL_GPIO_Init+0x204>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	e002      	b.n	8001ffc <HAL_GPIO_Init+0x204>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <HAL_GPIO_Init+0x204>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	69fa      	ldr	r2, [r7, #28]
 8001ffe:	f002 0203 	and.w	r2, r2, #3
 8002002:	0092      	lsls	r2, r2, #2
 8002004:	4093      	lsls	r3, r2
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4313      	orrs	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800200c:	4935      	ldr	r1, [pc, #212]	@ (80020e4 <HAL_GPIO_Init+0x2ec>)
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	089b      	lsrs	r3, r3, #2
 8002012:	3302      	adds	r3, #2
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800201a:	4b38      	ldr	r3, [pc, #224]	@ (80020fc <HAL_GPIO_Init+0x304>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	43db      	mvns	r3, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4313      	orrs	r3, r2
 800203c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800203e:	4a2f      	ldr	r2, [pc, #188]	@ (80020fc <HAL_GPIO_Init+0x304>)
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002044:	4b2d      	ldr	r3, [pc, #180]	@ (80020fc <HAL_GPIO_Init+0x304>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	43db      	mvns	r3, r3
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	4013      	ands	r3, r2
 8002052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	4313      	orrs	r3, r2
 8002066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002068:	4a24      	ldr	r2, [pc, #144]	@ (80020fc <HAL_GPIO_Init+0x304>)
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800206e:	4b23      	ldr	r3, [pc, #140]	@ (80020fc <HAL_GPIO_Init+0x304>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	43db      	mvns	r3, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4013      	ands	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002092:	4a1a      	ldr	r2, [pc, #104]	@ (80020fc <HAL_GPIO_Init+0x304>)
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002098:	4b18      	ldr	r3, [pc, #96]	@ (80020fc <HAL_GPIO_Init+0x304>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	43db      	mvns	r3, r3
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4013      	ands	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020bc:	4a0f      	ldr	r2, [pc, #60]	@ (80020fc <HAL_GPIO_Init+0x304>)
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	3301      	adds	r3, #1
 80020c6:	61fb      	str	r3, [r7, #28]
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	2b0f      	cmp	r3, #15
 80020cc:	f67f aea2 	bls.w	8001e14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020d0:	bf00      	nop
 80020d2:	bf00      	nop
 80020d4:	3724      	adds	r7, #36	@ 0x24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40023800 	.word	0x40023800
 80020e4:	40013800 	.word	0x40013800
 80020e8:	40020000 	.word	0x40020000
 80020ec:	40020400 	.word	0x40020400
 80020f0:	40020800 	.word	0x40020800
 80020f4:	40020c00 	.word	0x40020c00
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40013c00 	.word	0x40013c00

08002100 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	460b      	mov	r3, r1
 800210a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	691a      	ldr	r2, [r3, #16]
 8002110:	887b      	ldrh	r3, [r7, #2]
 8002112:	4013      	ands	r3, r2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d002      	beq.n	800211e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002118:	2301      	movs	r3, #1
 800211a:	73fb      	strb	r3, [r7, #15]
 800211c:	e001      	b.n	8002122 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800211e:	2300      	movs	r3, #0
 8002120:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002122:	7bfb      	ldrb	r3, [r7, #15]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	460b      	mov	r3, r1
 800213a:	807b      	strh	r3, [r7, #2]
 800213c:	4613      	mov	r3, r2
 800213e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002140:	787b      	ldrb	r3, [r7, #1]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d003      	beq.n	800214e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002146:	887a      	ldrh	r2, [r7, #2]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800214c:	e003      	b.n	8002156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800214e:	887b      	ldrh	r3, [r7, #2]
 8002150:	041a      	lsls	r2, r3, #16
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	619a      	str	r2, [r3, #24]
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
	...

08002164 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e267      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	d075      	beq.n	800226e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002182:	4b88      	ldr	r3, [pc, #544]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f003 030c 	and.w	r3, r3, #12
 800218a:	2b04      	cmp	r3, #4
 800218c:	d00c      	beq.n	80021a8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800218e:	4b85      	ldr	r3, [pc, #532]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002196:	2b08      	cmp	r3, #8
 8002198:	d112      	bne.n	80021c0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800219a:	4b82      	ldr	r3, [pc, #520]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021a6:	d10b      	bne.n	80021c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a8:	4b7e      	ldr	r3, [pc, #504]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d05b      	beq.n	800226c <HAL_RCC_OscConfig+0x108>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d157      	bne.n	800226c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e242      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021c8:	d106      	bne.n	80021d8 <HAL_RCC_OscConfig+0x74>
 80021ca:	4b76      	ldr	r3, [pc, #472]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a75      	ldr	r2, [pc, #468]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80021d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	e01d      	b.n	8002214 <HAL_RCC_OscConfig+0xb0>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021e0:	d10c      	bne.n	80021fc <HAL_RCC_OscConfig+0x98>
 80021e2:	4b70      	ldr	r3, [pc, #448]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a6f      	ldr	r2, [pc, #444]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80021e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021ec:	6013      	str	r3, [r2, #0]
 80021ee:	4b6d      	ldr	r3, [pc, #436]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a6c      	ldr	r2, [pc, #432]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80021f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f8:	6013      	str	r3, [r2, #0]
 80021fa:	e00b      	b.n	8002214 <HAL_RCC_OscConfig+0xb0>
 80021fc:	4b69      	ldr	r3, [pc, #420]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a68      	ldr	r2, [pc, #416]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002202:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002206:	6013      	str	r3, [r2, #0]
 8002208:	4b66      	ldr	r3, [pc, #408]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a65      	ldr	r2, [pc, #404]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 800220e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002212:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d013      	beq.n	8002244 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221c:	f7ff fc3c 	bl	8001a98 <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002224:	f7ff fc38 	bl	8001a98 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b64      	cmp	r3, #100	@ 0x64
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e207      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002236:	4b5b      	ldr	r3, [pc, #364]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d0f0      	beq.n	8002224 <HAL_RCC_OscConfig+0xc0>
 8002242:	e014      	b.n	800226e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002244:	f7ff fc28 	bl	8001a98 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800224c:	f7ff fc24 	bl	8001a98 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b64      	cmp	r3, #100	@ 0x64
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e1f3      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225e:	4b51      	ldr	r3, [pc, #324]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1f0      	bne.n	800224c <HAL_RCC_OscConfig+0xe8>
 800226a:	e000      	b.n	800226e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800226c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d063      	beq.n	8002342 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800227a:	4b4a      	ldr	r3, [pc, #296]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00b      	beq.n	800229e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002286:	4b47      	ldr	r3, [pc, #284]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800228e:	2b08      	cmp	r3, #8
 8002290:	d11c      	bne.n	80022cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002292:	4b44      	ldr	r3, [pc, #272]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d116      	bne.n	80022cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800229e:	4b41      	ldr	r3, [pc, #260]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d005      	beq.n	80022b6 <HAL_RCC_OscConfig+0x152>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d001      	beq.n	80022b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e1c7      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b6:	4b3b      	ldr	r3, [pc, #236]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	4937      	ldr	r1, [pc, #220]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ca:	e03a      	b.n	8002342 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d020      	beq.n	8002316 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022d4:	4b34      	ldr	r3, [pc, #208]	@ (80023a8 <HAL_RCC_OscConfig+0x244>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022da:	f7ff fbdd 	bl	8001a98 <HAL_GetTick>
 80022de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e0:	e008      	b.n	80022f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022e2:	f7ff fbd9 	bl	8001a98 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e1a8      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f4:	4b2b      	ldr	r3, [pc, #172]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0302 	and.w	r3, r3, #2
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d0f0      	beq.n	80022e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002300:	4b28      	ldr	r3, [pc, #160]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4925      	ldr	r1, [pc, #148]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002310:	4313      	orrs	r3, r2
 8002312:	600b      	str	r3, [r1, #0]
 8002314:	e015      	b.n	8002342 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002316:	4b24      	ldr	r3, [pc, #144]	@ (80023a8 <HAL_RCC_OscConfig+0x244>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800231c:	f7ff fbbc 	bl	8001a98 <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002324:	f7ff fbb8 	bl	8001a98 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e187      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002336:	4b1b      	ldr	r3, [pc, #108]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f0      	bne.n	8002324 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0308 	and.w	r3, r3, #8
 800234a:	2b00      	cmp	r3, #0
 800234c:	d036      	beq.n	80023bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d016      	beq.n	8002384 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002356:	4b15      	ldr	r3, [pc, #84]	@ (80023ac <HAL_RCC_OscConfig+0x248>)
 8002358:	2201      	movs	r2, #1
 800235a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800235c:	f7ff fb9c 	bl	8001a98 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002364:	f7ff fb98 	bl	8001a98 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e167      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002376:	4b0b      	ldr	r3, [pc, #44]	@ (80023a4 <HAL_RCC_OscConfig+0x240>)
 8002378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0f0      	beq.n	8002364 <HAL_RCC_OscConfig+0x200>
 8002382:	e01b      	b.n	80023bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002384:	4b09      	ldr	r3, [pc, #36]	@ (80023ac <HAL_RCC_OscConfig+0x248>)
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800238a:	f7ff fb85 	bl	8001a98 <HAL_GetTick>
 800238e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002390:	e00e      	b.n	80023b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002392:	f7ff fb81 	bl	8001a98 <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d907      	bls.n	80023b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e150      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
 80023a4:	40023800 	.word	0x40023800
 80023a8:	42470000 	.word	0x42470000
 80023ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023b0:	4b88      	ldr	r3, [pc, #544]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80023b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1ea      	bne.n	8002392 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 8097 	beq.w	80024f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ca:	2300      	movs	r3, #0
 80023cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ce:	4b81      	ldr	r3, [pc, #516]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10f      	bne.n	80023fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	4b7d      	ldr	r3, [pc, #500]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	4a7c      	ldr	r2, [pc, #496]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80023e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ea:	4b7a      	ldr	r3, [pc, #488]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f2:	60bb      	str	r3, [r7, #8]
 80023f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023f6:	2301      	movs	r3, #1
 80023f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023fa:	4b77      	ldr	r3, [pc, #476]	@ (80025d8 <HAL_RCC_OscConfig+0x474>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002402:	2b00      	cmp	r3, #0
 8002404:	d118      	bne.n	8002438 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002406:	4b74      	ldr	r3, [pc, #464]	@ (80025d8 <HAL_RCC_OscConfig+0x474>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a73      	ldr	r2, [pc, #460]	@ (80025d8 <HAL_RCC_OscConfig+0x474>)
 800240c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002410:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002412:	f7ff fb41 	bl	8001a98 <HAL_GetTick>
 8002416:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002418:	e008      	b.n	800242c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800241a:	f7ff fb3d 	bl	8001a98 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d901      	bls.n	800242c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e10c      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242c:	4b6a      	ldr	r3, [pc, #424]	@ (80025d8 <HAL_RCC_OscConfig+0x474>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002434:	2b00      	cmp	r3, #0
 8002436:	d0f0      	beq.n	800241a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d106      	bne.n	800244e <HAL_RCC_OscConfig+0x2ea>
 8002440:	4b64      	ldr	r3, [pc, #400]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002444:	4a63      	ldr	r2, [pc, #396]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002446:	f043 0301 	orr.w	r3, r3, #1
 800244a:	6713      	str	r3, [r2, #112]	@ 0x70
 800244c:	e01c      	b.n	8002488 <HAL_RCC_OscConfig+0x324>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	2b05      	cmp	r3, #5
 8002454:	d10c      	bne.n	8002470 <HAL_RCC_OscConfig+0x30c>
 8002456:	4b5f      	ldr	r3, [pc, #380]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800245a:	4a5e      	ldr	r2, [pc, #376]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 800245c:	f043 0304 	orr.w	r3, r3, #4
 8002460:	6713      	str	r3, [r2, #112]	@ 0x70
 8002462:	4b5c      	ldr	r3, [pc, #368]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002466:	4a5b      	ldr	r2, [pc, #364]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6713      	str	r3, [r2, #112]	@ 0x70
 800246e:	e00b      	b.n	8002488 <HAL_RCC_OscConfig+0x324>
 8002470:	4b58      	ldr	r3, [pc, #352]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002474:	4a57      	ldr	r2, [pc, #348]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002476:	f023 0301 	bic.w	r3, r3, #1
 800247a:	6713      	str	r3, [r2, #112]	@ 0x70
 800247c:	4b55      	ldr	r3, [pc, #340]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 800247e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002480:	4a54      	ldr	r2, [pc, #336]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002482:	f023 0304 	bic.w	r3, r3, #4
 8002486:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d015      	beq.n	80024bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002490:	f7ff fb02 	bl	8001a98 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002496:	e00a      	b.n	80024ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002498:	f7ff fafe 	bl	8001a98 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e0cb      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ae:	4b49      	ldr	r3, [pc, #292]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80024b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d0ee      	beq.n	8002498 <HAL_RCC_OscConfig+0x334>
 80024ba:	e014      	b.n	80024e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024bc:	f7ff faec 	bl	8001a98 <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c2:	e00a      	b.n	80024da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c4:	f7ff fae8 	bl	8001a98 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e0b5      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024da:	4b3e      	ldr	r3, [pc, #248]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80024dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1ee      	bne.n	80024c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80024e6:	7dfb      	ldrb	r3, [r7, #23]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d105      	bne.n	80024f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024ec:	4b39      	ldr	r3, [pc, #228]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80024ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f0:	4a38      	ldr	r2, [pc, #224]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80024f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 80a1 	beq.w	8002644 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002502:	4b34      	ldr	r3, [pc, #208]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	f003 030c 	and.w	r3, r3, #12
 800250a:	2b08      	cmp	r3, #8
 800250c:	d05c      	beq.n	80025c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	2b02      	cmp	r3, #2
 8002514:	d141      	bne.n	800259a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002516:	4b31      	ldr	r3, [pc, #196]	@ (80025dc <HAL_RCC_OscConfig+0x478>)
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251c:	f7ff fabc 	bl	8001a98 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002524:	f7ff fab8 	bl	8001a98 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b02      	cmp	r3, #2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e087      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002536:	4b27      	ldr	r3, [pc, #156]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1f0      	bne.n	8002524 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	69da      	ldr	r2, [r3, #28]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	431a      	orrs	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002550:	019b      	lsls	r3, r3, #6
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002558:	085b      	lsrs	r3, r3, #1
 800255a:	3b01      	subs	r3, #1
 800255c:	041b      	lsls	r3, r3, #16
 800255e:	431a      	orrs	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002564:	061b      	lsls	r3, r3, #24
 8002566:	491b      	ldr	r1, [pc, #108]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 8002568:	4313      	orrs	r3, r2
 800256a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800256c:	4b1b      	ldr	r3, [pc, #108]	@ (80025dc <HAL_RCC_OscConfig+0x478>)
 800256e:	2201      	movs	r2, #1
 8002570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002572:	f7ff fa91 	bl	8001a98 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800257a:	f7ff fa8d 	bl	8001a98 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e05c      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800258c:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d0f0      	beq.n	800257a <HAL_RCC_OscConfig+0x416>
 8002598:	e054      	b.n	8002644 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800259a:	4b10      	ldr	r3, [pc, #64]	@ (80025dc <HAL_RCC_OscConfig+0x478>)
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a0:	f7ff fa7a 	bl	8001a98 <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a8:	f7ff fa76 	bl	8001a98 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e045      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ba:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <HAL_RCC_OscConfig+0x470>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0x444>
 80025c6:	e03d      	b.n	8002644 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d107      	bne.n	80025e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e038      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
 80025d4:	40023800 	.word	0x40023800
 80025d8:	40007000 	.word	0x40007000
 80025dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002650 <HAL_RCC_OscConfig+0x4ec>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d028      	beq.n	8002640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d121      	bne.n	8002640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002606:	429a      	cmp	r2, r3
 8002608:	d11a      	bne.n	8002640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002610:	4013      	ands	r3, r2
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002616:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002618:	4293      	cmp	r3, r2
 800261a:	d111      	bne.n	8002640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002626:	085b      	lsrs	r3, r3, #1
 8002628:	3b01      	subs	r3, #1
 800262a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800262c:	429a      	cmp	r2, r3
 800262e:	d107      	bne.n	8002640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800263c:	429a      	cmp	r2, r3
 800263e:	d001      	beq.n	8002644 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3718      	adds	r7, #24
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40023800 	.word	0x40023800

08002654 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e0cc      	b.n	8002802 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002668:	4b68      	ldr	r3, [pc, #416]	@ (800280c <HAL_RCC_ClockConfig+0x1b8>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	429a      	cmp	r2, r3
 8002674:	d90c      	bls.n	8002690 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002676:	4b65      	ldr	r3, [pc, #404]	@ (800280c <HAL_RCC_ClockConfig+0x1b8>)
 8002678:	683a      	ldr	r2, [r7, #0]
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800267e:	4b63      	ldr	r3, [pc, #396]	@ (800280c <HAL_RCC_ClockConfig+0x1b8>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d001      	beq.n	8002690 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0b8      	b.n	8002802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d020      	beq.n	80026de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0304 	and.w	r3, r3, #4
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026a8:	4b59      	ldr	r3, [pc, #356]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	4a58      	ldr	r2, [pc, #352]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80026ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80026b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0308 	and.w	r3, r3, #8
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d005      	beq.n	80026cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026c0:	4b53      	ldr	r3, [pc, #332]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	4a52      	ldr	r2, [pc, #328]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80026c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80026ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026cc:	4b50      	ldr	r3, [pc, #320]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	494d      	ldr	r1, [pc, #308]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d044      	beq.n	8002774 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d107      	bne.n	8002702 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f2:	4b47      	ldr	r3, [pc, #284]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d119      	bne.n	8002732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e07f      	b.n	8002802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	2b02      	cmp	r3, #2
 8002708:	d003      	beq.n	8002712 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800270e:	2b03      	cmp	r3, #3
 8002710:	d107      	bne.n	8002722 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002712:	4b3f      	ldr	r3, [pc, #252]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d109      	bne.n	8002732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e06f      	b.n	8002802 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002722:	4b3b      	ldr	r3, [pc, #236]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e067      	b.n	8002802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002732:	4b37      	ldr	r3, [pc, #220]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f023 0203 	bic.w	r2, r3, #3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	4934      	ldr	r1, [pc, #208]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 8002740:	4313      	orrs	r3, r2
 8002742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002744:	f7ff f9a8 	bl	8001a98 <HAL_GetTick>
 8002748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274a:	e00a      	b.n	8002762 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800274c:	f7ff f9a4 	bl	8001a98 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800275a:	4293      	cmp	r3, r2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e04f      	b.n	8002802 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002762:	4b2b      	ldr	r3, [pc, #172]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 020c 	and.w	r2, r3, #12
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	429a      	cmp	r2, r3
 8002772:	d1eb      	bne.n	800274c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002774:	4b25      	ldr	r3, [pc, #148]	@ (800280c <HAL_RCC_ClockConfig+0x1b8>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0307 	and.w	r3, r3, #7
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	d20c      	bcs.n	800279c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002782:	4b22      	ldr	r3, [pc, #136]	@ (800280c <HAL_RCC_ClockConfig+0x1b8>)
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	b2d2      	uxtb	r2, r2
 8002788:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800278a:	4b20      	ldr	r3, [pc, #128]	@ (800280c <HAL_RCC_ClockConfig+0x1b8>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0307 	and.w	r3, r3, #7
 8002792:	683a      	ldr	r2, [r7, #0]
 8002794:	429a      	cmp	r2, r3
 8002796:	d001      	beq.n	800279c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e032      	b.n	8002802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0304 	and.w	r3, r3, #4
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d008      	beq.n	80027ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027a8:	4b19      	ldr	r3, [pc, #100]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	4916      	ldr	r1, [pc, #88]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d009      	beq.n	80027da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027c6:	4b12      	ldr	r3, [pc, #72]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	490e      	ldr	r1, [pc, #56]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027da:	f000 f821 	bl	8002820 <HAL_RCC_GetSysClockFreq>
 80027de:	4602      	mov	r2, r0
 80027e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002810 <HAL_RCC_ClockConfig+0x1bc>)
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	091b      	lsrs	r3, r3, #4
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	490a      	ldr	r1, [pc, #40]	@ (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 80027ec:	5ccb      	ldrb	r3, [r1, r3]
 80027ee:	fa22 f303 	lsr.w	r3, r2, r3
 80027f2:	4a09      	ldr	r2, [pc, #36]	@ (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80027f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80027f6:	4b09      	ldr	r3, [pc, #36]	@ (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff f908 	bl	8001a10 <HAL_InitTick>

  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	40023c00 	.word	0x40023c00
 8002810:	40023800 	.word	0x40023800
 8002814:	08004e44 	.word	0x08004e44
 8002818:	20000008 	.word	0x20000008
 800281c:	2000000c 	.word	0x2000000c

08002820 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002820:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002824:	b094      	sub	sp, #80	@ 0x50
 8002826:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002834:	2300      	movs	r3, #0
 8002836:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002838:	4b79      	ldr	r3, [pc, #484]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x200>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 030c 	and.w	r3, r3, #12
 8002840:	2b08      	cmp	r3, #8
 8002842:	d00d      	beq.n	8002860 <HAL_RCC_GetSysClockFreq+0x40>
 8002844:	2b08      	cmp	r3, #8
 8002846:	f200 80e1 	bhi.w	8002a0c <HAL_RCC_GetSysClockFreq+0x1ec>
 800284a:	2b00      	cmp	r3, #0
 800284c:	d002      	beq.n	8002854 <HAL_RCC_GetSysClockFreq+0x34>
 800284e:	2b04      	cmp	r3, #4
 8002850:	d003      	beq.n	800285a <HAL_RCC_GetSysClockFreq+0x3a>
 8002852:	e0db      	b.n	8002a0c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002854:	4b73      	ldr	r3, [pc, #460]	@ (8002a24 <HAL_RCC_GetSysClockFreq+0x204>)
 8002856:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002858:	e0db      	b.n	8002a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800285a:	4b72      	ldr	r3, [pc, #456]	@ (8002a24 <HAL_RCC_GetSysClockFreq+0x204>)
 800285c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800285e:	e0d8      	b.n	8002a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002860:	4b6f      	ldr	r3, [pc, #444]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002868:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800286a:	4b6d      	ldr	r3, [pc, #436]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x200>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d063      	beq.n	800293e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002876:	4b6a      	ldr	r3, [pc, #424]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	099b      	lsrs	r3, r3, #6
 800287c:	2200      	movs	r2, #0
 800287e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002880:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002888:	633b      	str	r3, [r7, #48]	@ 0x30
 800288a:	2300      	movs	r3, #0
 800288c:	637b      	str	r3, [r7, #52]	@ 0x34
 800288e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002892:	4622      	mov	r2, r4
 8002894:	462b      	mov	r3, r5
 8002896:	f04f 0000 	mov.w	r0, #0
 800289a:	f04f 0100 	mov.w	r1, #0
 800289e:	0159      	lsls	r1, r3, #5
 80028a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028a4:	0150      	lsls	r0, r2, #5
 80028a6:	4602      	mov	r2, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	4621      	mov	r1, r4
 80028ac:	1a51      	subs	r1, r2, r1
 80028ae:	6139      	str	r1, [r7, #16]
 80028b0:	4629      	mov	r1, r5
 80028b2:	eb63 0301 	sbc.w	r3, r3, r1
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	f04f 0300 	mov.w	r3, #0
 80028c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028c4:	4659      	mov	r1, fp
 80028c6:	018b      	lsls	r3, r1, #6
 80028c8:	4651      	mov	r1, sl
 80028ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028ce:	4651      	mov	r1, sl
 80028d0:	018a      	lsls	r2, r1, #6
 80028d2:	4651      	mov	r1, sl
 80028d4:	ebb2 0801 	subs.w	r8, r2, r1
 80028d8:	4659      	mov	r1, fp
 80028da:	eb63 0901 	sbc.w	r9, r3, r1
 80028de:	f04f 0200 	mov.w	r2, #0
 80028e2:	f04f 0300 	mov.w	r3, #0
 80028e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028f2:	4690      	mov	r8, r2
 80028f4:	4699      	mov	r9, r3
 80028f6:	4623      	mov	r3, r4
 80028f8:	eb18 0303 	adds.w	r3, r8, r3
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	462b      	mov	r3, r5
 8002900:	eb49 0303 	adc.w	r3, r9, r3
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	f04f 0300 	mov.w	r3, #0
 800290e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002912:	4629      	mov	r1, r5
 8002914:	028b      	lsls	r3, r1, #10
 8002916:	4621      	mov	r1, r4
 8002918:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800291c:	4621      	mov	r1, r4
 800291e:	028a      	lsls	r2, r1, #10
 8002920:	4610      	mov	r0, r2
 8002922:	4619      	mov	r1, r3
 8002924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002926:	2200      	movs	r2, #0
 8002928:	62bb      	str	r3, [r7, #40]	@ 0x28
 800292a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800292c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002930:	f7fd fcae 	bl	8000290 <__aeabi_uldivmod>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4613      	mov	r3, r2
 800293a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800293c:	e058      	b.n	80029f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800293e:	4b38      	ldr	r3, [pc, #224]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	099b      	lsrs	r3, r3, #6
 8002944:	2200      	movs	r2, #0
 8002946:	4618      	mov	r0, r3
 8002948:	4611      	mov	r1, r2
 800294a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800294e:	623b      	str	r3, [r7, #32]
 8002950:	2300      	movs	r3, #0
 8002952:	627b      	str	r3, [r7, #36]	@ 0x24
 8002954:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002958:	4642      	mov	r2, r8
 800295a:	464b      	mov	r3, r9
 800295c:	f04f 0000 	mov.w	r0, #0
 8002960:	f04f 0100 	mov.w	r1, #0
 8002964:	0159      	lsls	r1, r3, #5
 8002966:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800296a:	0150      	lsls	r0, r2, #5
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4641      	mov	r1, r8
 8002972:	ebb2 0a01 	subs.w	sl, r2, r1
 8002976:	4649      	mov	r1, r9
 8002978:	eb63 0b01 	sbc.w	fp, r3, r1
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	f04f 0300 	mov.w	r3, #0
 8002984:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002988:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800298c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002990:	ebb2 040a 	subs.w	r4, r2, sl
 8002994:	eb63 050b 	sbc.w	r5, r3, fp
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	00eb      	lsls	r3, r5, #3
 80029a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029a6:	00e2      	lsls	r2, r4, #3
 80029a8:	4614      	mov	r4, r2
 80029aa:	461d      	mov	r5, r3
 80029ac:	4643      	mov	r3, r8
 80029ae:	18e3      	adds	r3, r4, r3
 80029b0:	603b      	str	r3, [r7, #0]
 80029b2:	464b      	mov	r3, r9
 80029b4:	eb45 0303 	adc.w	r3, r5, r3
 80029b8:	607b      	str	r3, [r7, #4]
 80029ba:	f04f 0200 	mov.w	r2, #0
 80029be:	f04f 0300 	mov.w	r3, #0
 80029c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029c6:	4629      	mov	r1, r5
 80029c8:	028b      	lsls	r3, r1, #10
 80029ca:	4621      	mov	r1, r4
 80029cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029d0:	4621      	mov	r1, r4
 80029d2:	028a      	lsls	r2, r1, #10
 80029d4:	4610      	mov	r0, r2
 80029d6:	4619      	mov	r1, r3
 80029d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029da:	2200      	movs	r2, #0
 80029dc:	61bb      	str	r3, [r7, #24]
 80029de:	61fa      	str	r2, [r7, #28]
 80029e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029e4:	f7fd fc54 	bl	8000290 <__aeabi_uldivmod>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	4613      	mov	r3, r2
 80029ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80029f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x200>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	0c1b      	lsrs	r3, r3, #16
 80029f6:	f003 0303 	and.w	r3, r3, #3
 80029fa:	3301      	adds	r3, #1
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002a00:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a0a:	e002      	b.n	8002a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a0c:	4b05      	ldr	r3, [pc, #20]	@ (8002a24 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3750      	adds	r7, #80	@ 0x50
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a1e:	bf00      	nop
 8002a20:	40023800 	.word	0x40023800
 8002a24:	00f42400 	.word	0x00f42400

08002a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a2c:	4b03      	ldr	r3, [pc, #12]	@ (8002a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	20000008 	.word	0x20000008

08002a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a44:	f7ff fff0 	bl	8002a28 <HAL_RCC_GetHCLKFreq>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	0a9b      	lsrs	r3, r3, #10
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	4903      	ldr	r1, [pc, #12]	@ (8002a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a56:	5ccb      	ldrb	r3, [r1, r3]
 8002a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40023800 	.word	0x40023800
 8002a64:	08004e54 	.word	0x08004e54

08002a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a6c:	f7ff ffdc 	bl	8002a28 <HAL_RCC_GetHCLKFreq>
 8002a70:	4602      	mov	r2, r0
 8002a72:	4b05      	ldr	r3, [pc, #20]	@ (8002a88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	0b5b      	lsrs	r3, r3, #13
 8002a78:	f003 0307 	and.w	r3, r3, #7
 8002a7c:	4903      	ldr	r1, [pc, #12]	@ (8002a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a7e:	5ccb      	ldrb	r3, [r1, r3]
 8002a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	08004e54 	.word	0x08004e54

08002a90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e041      	b.n	8002b26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d106      	bne.n	8002abc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7fe fe16 	bl	80016e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	3304      	adds	r3, #4
 8002acc:	4619      	mov	r1, r3
 8002ace:	4610      	mov	r0, r2
 8002ad0:	f000 fa70 	bl	8002fb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d001      	beq.n	8002b48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e044      	b.n	8002bd2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f042 0201 	orr.w	r2, r2, #1
 8002b5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a1e      	ldr	r2, [pc, #120]	@ (8002be0 <HAL_TIM_Base_Start_IT+0xb0>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d018      	beq.n	8002b9c <HAL_TIM_Base_Start_IT+0x6c>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b72:	d013      	beq.n	8002b9c <HAL_TIM_Base_Start_IT+0x6c>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a1a      	ldr	r2, [pc, #104]	@ (8002be4 <HAL_TIM_Base_Start_IT+0xb4>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d00e      	beq.n	8002b9c <HAL_TIM_Base_Start_IT+0x6c>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a19      	ldr	r2, [pc, #100]	@ (8002be8 <HAL_TIM_Base_Start_IT+0xb8>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d009      	beq.n	8002b9c <HAL_TIM_Base_Start_IT+0x6c>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a17      	ldr	r2, [pc, #92]	@ (8002bec <HAL_TIM_Base_Start_IT+0xbc>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d004      	beq.n	8002b9c <HAL_TIM_Base_Start_IT+0x6c>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a16      	ldr	r2, [pc, #88]	@ (8002bf0 <HAL_TIM_Base_Start_IT+0xc0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d111      	bne.n	8002bc0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2b06      	cmp	r3, #6
 8002bac:	d010      	beq.n	8002bd0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f042 0201 	orr.w	r2, r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bbe:	e007      	b.n	8002bd0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f042 0201 	orr.w	r2, r2, #1
 8002bce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40010000 	.word	0x40010000
 8002be4:	40000400 	.word	0x40000400
 8002be8:	40000800 	.word	0x40000800
 8002bec:	40000c00 	.word	0x40000c00
 8002bf0:	40014000 	.word	0x40014000

08002bf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d020      	beq.n	8002c58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d01b      	beq.n	8002c58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f06f 0202 	mvn.w	r2, #2
 8002c28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f999 	bl	8002f76 <HAL_TIM_IC_CaptureCallback>
 8002c44:	e005      	b.n	8002c52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f98b 	bl	8002f62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f99c 	bl	8002f8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d020      	beq.n	8002ca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d01b      	beq.n	8002ca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f06f 0204 	mvn.w	r2, #4
 8002c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2202      	movs	r2, #2
 8002c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f973 	bl	8002f76 <HAL_TIM_IC_CaptureCallback>
 8002c90:	e005      	b.n	8002c9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f965 	bl	8002f62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f976 	bl	8002f8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	f003 0308 	and.w	r3, r3, #8
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d020      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f003 0308 	and.w	r3, r3, #8
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d01b      	beq.n	8002cf0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f06f 0208 	mvn.w	r2, #8
 8002cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2204      	movs	r2, #4
 8002cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f94d 	bl	8002f76 <HAL_TIM_IC_CaptureCallback>
 8002cdc:	e005      	b.n	8002cea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f93f 	bl	8002f62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 f950 	bl	8002f8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	f003 0310 	and.w	r3, r3, #16
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d020      	beq.n	8002d3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f003 0310 	and.w	r3, r3, #16
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d01b      	beq.n	8002d3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0210 	mvn.w	r2, #16
 8002d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2208      	movs	r2, #8
 8002d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 f927 	bl	8002f76 <HAL_TIM_IC_CaptureCallback>
 8002d28:	e005      	b.n	8002d36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f919 	bl	8002f62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 f92a 	bl	8002f8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00c      	beq.n	8002d60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d007      	beq.n	8002d60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0201 	mvn.w	r2, #1
 8002d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7fd ff0a 	bl	8000b74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00c      	beq.n	8002d84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d007      	beq.n	8002d84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fab6 	bl	80032f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00c      	beq.n	8002da8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d007      	beq.n	8002da8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f8fb 	bl	8002f9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f003 0320 	and.w	r3, r3, #32
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00c      	beq.n	8002dcc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f003 0320 	and.w	r3, r3, #32
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d007      	beq.n	8002dcc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f06f 0220 	mvn.w	r2, #32
 8002dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 fa88 	bl	80032dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002dcc:	bf00      	nop
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d101      	bne.n	8002df0 <HAL_TIM_ConfigClockSource+0x1c>
 8002dec:	2302      	movs	r3, #2
 8002dee:	e0b4      	b.n	8002f5a <HAL_TIM_ConfigClockSource+0x186>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002e0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68ba      	ldr	r2, [r7, #8]
 8002e1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e28:	d03e      	beq.n	8002ea8 <HAL_TIM_ConfigClockSource+0xd4>
 8002e2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e2e:	f200 8087 	bhi.w	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
 8002e32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e36:	f000 8086 	beq.w	8002f46 <HAL_TIM_ConfigClockSource+0x172>
 8002e3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e3e:	d87f      	bhi.n	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
 8002e40:	2b70      	cmp	r3, #112	@ 0x70
 8002e42:	d01a      	beq.n	8002e7a <HAL_TIM_ConfigClockSource+0xa6>
 8002e44:	2b70      	cmp	r3, #112	@ 0x70
 8002e46:	d87b      	bhi.n	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
 8002e48:	2b60      	cmp	r3, #96	@ 0x60
 8002e4a:	d050      	beq.n	8002eee <HAL_TIM_ConfigClockSource+0x11a>
 8002e4c:	2b60      	cmp	r3, #96	@ 0x60
 8002e4e:	d877      	bhi.n	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
 8002e50:	2b50      	cmp	r3, #80	@ 0x50
 8002e52:	d03c      	beq.n	8002ece <HAL_TIM_ConfigClockSource+0xfa>
 8002e54:	2b50      	cmp	r3, #80	@ 0x50
 8002e56:	d873      	bhi.n	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
 8002e58:	2b40      	cmp	r3, #64	@ 0x40
 8002e5a:	d058      	beq.n	8002f0e <HAL_TIM_ConfigClockSource+0x13a>
 8002e5c:	2b40      	cmp	r3, #64	@ 0x40
 8002e5e:	d86f      	bhi.n	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
 8002e60:	2b30      	cmp	r3, #48	@ 0x30
 8002e62:	d064      	beq.n	8002f2e <HAL_TIM_ConfigClockSource+0x15a>
 8002e64:	2b30      	cmp	r3, #48	@ 0x30
 8002e66:	d86b      	bhi.n	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
 8002e68:	2b20      	cmp	r3, #32
 8002e6a:	d060      	beq.n	8002f2e <HAL_TIM_ConfigClockSource+0x15a>
 8002e6c:	2b20      	cmp	r3, #32
 8002e6e:	d867      	bhi.n	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d05c      	beq.n	8002f2e <HAL_TIM_ConfigClockSource+0x15a>
 8002e74:	2b10      	cmp	r3, #16
 8002e76:	d05a      	beq.n	8002f2e <HAL_TIM_ConfigClockSource+0x15a>
 8002e78:	e062      	b.n	8002f40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e8a:	f000 f999 	bl	80031c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002e9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	68ba      	ldr	r2, [r7, #8]
 8002ea4:	609a      	str	r2, [r3, #8]
      break;
 8002ea6:	e04f      	b.n	8002f48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002eb8:	f000 f982 	bl	80031c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689a      	ldr	r2, [r3, #8]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002eca:	609a      	str	r2, [r3, #8]
      break;
 8002ecc:	e03c      	b.n	8002f48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eda:	461a      	mov	r2, r3
 8002edc:	f000 f8f6 	bl	80030cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2150      	movs	r1, #80	@ 0x50
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f000 f94f 	bl	800318a <TIM_ITRx_SetConfig>
      break;
 8002eec:	e02c      	b.n	8002f48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002efa:	461a      	mov	r2, r3
 8002efc:	f000 f915 	bl	800312a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2160      	movs	r1, #96	@ 0x60
 8002f06:	4618      	mov	r0, r3
 8002f08:	f000 f93f 	bl	800318a <TIM_ITRx_SetConfig>
      break;
 8002f0c:	e01c      	b.n	8002f48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	f000 f8d6 	bl	80030cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2140      	movs	r1, #64	@ 0x40
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 f92f 	bl	800318a <TIM_ITRx_SetConfig>
      break;
 8002f2c:	e00c      	b.n	8002f48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4619      	mov	r1, r3
 8002f38:	4610      	mov	r0, r2
 8002f3a:	f000 f926 	bl	800318a <TIM_ITRx_SetConfig>
      break;
 8002f3e:	e003      	b.n	8002f48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	73fb      	strb	r3, [r7, #15]
      break;
 8002f44:	e000      	b.n	8002f48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f62:	b480      	push	{r7}
 8002f64:	b083      	sub	sp, #12
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f6a:	bf00      	nop
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr

08002f76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b083      	sub	sp, #12
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr

08002f9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b083      	sub	sp, #12
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
	...

08002fb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a3a      	ldr	r2, [pc, #232]	@ (80030b0 <TIM_Base_SetConfig+0xfc>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d00f      	beq.n	8002fec <TIM_Base_SetConfig+0x38>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fd2:	d00b      	beq.n	8002fec <TIM_Base_SetConfig+0x38>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a37      	ldr	r2, [pc, #220]	@ (80030b4 <TIM_Base_SetConfig+0x100>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d007      	beq.n	8002fec <TIM_Base_SetConfig+0x38>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a36      	ldr	r2, [pc, #216]	@ (80030b8 <TIM_Base_SetConfig+0x104>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d003      	beq.n	8002fec <TIM_Base_SetConfig+0x38>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a35      	ldr	r2, [pc, #212]	@ (80030bc <TIM_Base_SetConfig+0x108>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d108      	bne.n	8002ffe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ff2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a2b      	ldr	r2, [pc, #172]	@ (80030b0 <TIM_Base_SetConfig+0xfc>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d01b      	beq.n	800303e <TIM_Base_SetConfig+0x8a>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800300c:	d017      	beq.n	800303e <TIM_Base_SetConfig+0x8a>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a28      	ldr	r2, [pc, #160]	@ (80030b4 <TIM_Base_SetConfig+0x100>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d013      	beq.n	800303e <TIM_Base_SetConfig+0x8a>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a27      	ldr	r2, [pc, #156]	@ (80030b8 <TIM_Base_SetConfig+0x104>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d00f      	beq.n	800303e <TIM_Base_SetConfig+0x8a>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a26      	ldr	r2, [pc, #152]	@ (80030bc <TIM_Base_SetConfig+0x108>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d00b      	beq.n	800303e <TIM_Base_SetConfig+0x8a>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a25      	ldr	r2, [pc, #148]	@ (80030c0 <TIM_Base_SetConfig+0x10c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d007      	beq.n	800303e <TIM_Base_SetConfig+0x8a>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a24      	ldr	r2, [pc, #144]	@ (80030c4 <TIM_Base_SetConfig+0x110>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d003      	beq.n	800303e <TIM_Base_SetConfig+0x8a>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a23      	ldr	r2, [pc, #140]	@ (80030c8 <TIM_Base_SetConfig+0x114>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d108      	bne.n	8003050 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003044:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	4313      	orrs	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	4313      	orrs	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a0e      	ldr	r2, [pc, #56]	@ (80030b0 <TIM_Base_SetConfig+0xfc>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d103      	bne.n	8003084 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	691a      	ldr	r2, [r3, #16]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b01      	cmp	r3, #1
 8003094:	d105      	bne.n	80030a2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	f023 0201 	bic.w	r2, r3, #1
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	611a      	str	r2, [r3, #16]
  }
}
 80030a2:	bf00      	nop
 80030a4:	3714      	adds	r7, #20
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	40010000 	.word	0x40010000
 80030b4:	40000400 	.word	0x40000400
 80030b8:	40000800 	.word	0x40000800
 80030bc:	40000c00 	.word	0x40000c00
 80030c0:	40014000 	.word	0x40014000
 80030c4:	40014400 	.word	0x40014400
 80030c8:	40014800 	.word	0x40014800

080030cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b087      	sub	sp, #28
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	f023 0201 	bic.w	r2, r3, #1
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4313      	orrs	r3, r2
 8003100:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	f023 030a 	bic.w	r3, r3, #10
 8003108:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	4313      	orrs	r3, r2
 8003110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	621a      	str	r2, [r3, #32]
}
 800311e:	bf00      	nop
 8003120:	371c      	adds	r7, #28
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800312a:	b480      	push	{r7}
 800312c:	b087      	sub	sp, #28
 800312e:	af00      	add	r7, sp, #0
 8003130:	60f8      	str	r0, [r7, #12]
 8003132:	60b9      	str	r1, [r7, #8]
 8003134:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	f023 0210 	bic.w	r2, r3, #16
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003154:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	031b      	lsls	r3, r3, #12
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	4313      	orrs	r3, r2
 800315e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003166:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	011b      	lsls	r3, r3, #4
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	4313      	orrs	r3, r2
 8003170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	621a      	str	r2, [r3, #32]
}
 800317e:	bf00      	nop
 8003180:	371c      	adds	r7, #28
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800318a:	b480      	push	{r7}
 800318c:	b085      	sub	sp, #20
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
 8003192:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	f043 0307 	orr.w	r3, r3, #7
 80031ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	609a      	str	r2, [r3, #8]
}
 80031b4:	bf00      	nop
 80031b6:	3714      	adds	r7, #20
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b087      	sub	sp, #28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	021a      	lsls	r2, r3, #8
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	697a      	ldr	r2, [r7, #20]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	609a      	str	r2, [r3, #8]
}
 80031f4:	bf00      	nop
 80031f6:	371c      	adds	r7, #28
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003200:	b480      	push	{r7}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003210:	2b01      	cmp	r3, #1
 8003212:	d101      	bne.n	8003218 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003214:	2302      	movs	r3, #2
 8003216:	e050      	b.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2202      	movs	r2, #2
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800323e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	4313      	orrs	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a1c      	ldr	r2, [pc, #112]	@ (80032c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d018      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003264:	d013      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a18      	ldr	r2, [pc, #96]	@ (80032cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d00e      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a16      	ldr	r2, [pc, #88]	@ (80032d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d009      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a15      	ldr	r2, [pc, #84]	@ (80032d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d004      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a13      	ldr	r2, [pc, #76]	@ (80032d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d10c      	bne.n	80032a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003294:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	4313      	orrs	r3, r2
 800329e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40010000 	.word	0x40010000
 80032cc:	40000400 	.word	0x40000400
 80032d0:	40000800 	.word	0x40000800
 80032d4:	40000c00 	.word	0x40000c00
 80032d8:	40014000 	.word	0x40014000

080032dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e042      	b.n	800339c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d106      	bne.n	8003330 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7fe fa02 	bl	8001734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2224      	movs	r2, #36	@ 0x24
 8003334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68da      	ldr	r2, [r3, #12]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003346:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 fdbd 	bl	8003ec8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	691a      	ldr	r2, [r3, #16]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800335c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	695a      	ldr	r2, [r3, #20]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800336c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68da      	ldr	r2, [r3, #12]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800337c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2220      	movs	r2, #32
 8003388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2220      	movs	r2, #32
 8003390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b08a      	sub	sp, #40	@ 0x28
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	603b      	str	r3, [r7, #0]
 80033b0:	4613      	mov	r3, r2
 80033b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b20      	cmp	r3, #32
 80033c2:	d175      	bne.n	80034b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d002      	beq.n	80033d0 <HAL_UART_Transmit+0x2c>
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e06e      	b.n	80034b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2221      	movs	r2, #33	@ 0x21
 80033de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033e2:	f7fe fb59 	bl	8001a98 <HAL_GetTick>
 80033e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	88fa      	ldrh	r2, [r7, #6]
 80033ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	88fa      	ldrh	r2, [r7, #6]
 80033f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033fc:	d108      	bne.n	8003410 <HAL_UART_Transmit+0x6c>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d104      	bne.n	8003410 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003406:	2300      	movs	r3, #0
 8003408:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	61bb      	str	r3, [r7, #24]
 800340e:	e003      	b.n	8003418 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003414:	2300      	movs	r3, #0
 8003416:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003418:	e02e      	b.n	8003478 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2200      	movs	r2, #0
 8003422:	2180      	movs	r1, #128	@ 0x80
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 fb1f 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d005      	beq.n	800343c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2220      	movs	r2, #32
 8003434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e03a      	b.n	80034b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10b      	bne.n	800345a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	881b      	ldrh	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003450:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	3302      	adds	r3, #2
 8003456:	61bb      	str	r3, [r7, #24]
 8003458:	e007      	b.n	800346a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	781a      	ldrb	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	3301      	adds	r3, #1
 8003468:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800346e:	b29b      	uxth	r3, r3
 8003470:	3b01      	subs	r3, #1
 8003472:	b29a      	uxth	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800347c:	b29b      	uxth	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1cb      	bne.n	800341a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	2200      	movs	r2, #0
 800348a:	2140      	movs	r1, #64	@ 0x40
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 faeb 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d005      	beq.n	80034a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e006      	b.n	80034b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80034ac:	2300      	movs	r3, #0
 80034ae:	e000      	b.n	80034b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80034b0:	2302      	movs	r3, #2
  }
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3720      	adds	r7, #32
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	60f8      	str	r0, [r7, #12]
 80034c2:	60b9      	str	r1, [r7, #8]
 80034c4:	4613      	mov	r3, r2
 80034c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b20      	cmp	r3, #32
 80034d2:	d112      	bne.n	80034fa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d002      	beq.n	80034e0 <HAL_UART_Receive_IT+0x26>
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e00b      	b.n	80034fc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80034ea:	88fb      	ldrh	r3, [r7, #6]
 80034ec:	461a      	mov	r2, r3
 80034ee:	68b9      	ldr	r1, [r7, #8]
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f000 fb12 	bl	8003b1a <UART_Start_Receive_IT>
 80034f6:	4603      	mov	r3, r0
 80034f8:	e000      	b.n	80034fc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80034fa:	2302      	movs	r3, #2
  }
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b0ba      	sub	sp, #232	@ 0xe8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800352a:	2300      	movs	r3, #0
 800352c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003530:	2300      	movs	r3, #0
 8003532:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800353a:	f003 030f 	and.w	r3, r3, #15
 800353e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003542:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10f      	bne.n	800356a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800354a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800354e:	f003 0320 	and.w	r3, r3, #32
 8003552:	2b00      	cmp	r3, #0
 8003554:	d009      	beq.n	800356a <HAL_UART_IRQHandler+0x66>
 8003556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b00      	cmp	r3, #0
 8003560:	d003      	beq.n	800356a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 fbf2 	bl	8003d4c <UART_Receive_IT>
      return;
 8003568:	e25b      	b.n	8003a22 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800356a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 80de 	beq.w	8003730 <HAL_UART_IRQHandler+0x22c>
 8003574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d106      	bne.n	800358e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003584:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003588:	2b00      	cmp	r3, #0
 800358a:	f000 80d1 	beq.w	8003730 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800358e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00b      	beq.n	80035b2 <HAL_UART_IRQHandler+0xae>
 800359a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800359e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d005      	beq.n	80035b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035aa:	f043 0201 	orr.w	r2, r3, #1
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035b6:	f003 0304 	and.w	r3, r3, #4
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00b      	beq.n	80035d6 <HAL_UART_IRQHandler+0xd2>
 80035be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d005      	beq.n	80035d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ce:	f043 0202 	orr.w	r2, r3, #2
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00b      	beq.n	80035fa <HAL_UART_IRQHandler+0xf6>
 80035e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d005      	beq.n	80035fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f2:	f043 0204 	orr.w	r2, r3, #4
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80035fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d011      	beq.n	800362a <HAL_UART_IRQHandler+0x126>
 8003606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800360a:	f003 0320 	and.w	r3, r3, #32
 800360e:	2b00      	cmp	r3, #0
 8003610:	d105      	bne.n	800361e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003612:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d005      	beq.n	800362a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003622:	f043 0208 	orr.w	r2, r3, #8
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 81f2 	beq.w	8003a18 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003638:	f003 0320 	and.w	r3, r3, #32
 800363c:	2b00      	cmp	r3, #0
 800363e:	d008      	beq.n	8003652 <HAL_UART_IRQHandler+0x14e>
 8003640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003644:	f003 0320 	and.w	r3, r3, #32
 8003648:	2b00      	cmp	r3, #0
 800364a:	d002      	beq.n	8003652 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 fb7d 	bl	8003d4c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800365c:	2b40      	cmp	r3, #64	@ 0x40
 800365e:	bf0c      	ite	eq
 8003660:	2301      	moveq	r3, #1
 8003662:	2300      	movne	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b00      	cmp	r3, #0
 8003674:	d103      	bne.n	800367e <HAL_UART_IRQHandler+0x17a>
 8003676:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800367a:	2b00      	cmp	r3, #0
 800367c:	d04f      	beq.n	800371e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 fa85 	bl	8003b8e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800368e:	2b40      	cmp	r3, #64	@ 0x40
 8003690:	d141      	bne.n	8003716 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3314      	adds	r3, #20
 8003698:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80036a0:	e853 3f00 	ldrex	r3, [r3]
 80036a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80036a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80036ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	3314      	adds	r3, #20
 80036ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80036be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80036c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80036ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80036ce:	e841 2300 	strex	r3, r2, [r1]
 80036d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80036d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1d9      	bne.n	8003692 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d013      	beq.n	800370e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ea:	4a7e      	ldr	r2, [pc, #504]	@ (80038e4 <HAL_UART_IRQHandler+0x3e0>)
 80036ec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7fe fb5d 	bl	8001db2 <HAL_DMA_Abort_IT>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d016      	beq.n	800372c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003708:	4610      	mov	r0, r2
 800370a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800370c:	e00e      	b.n	800372c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f994 	bl	8003a3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003714:	e00a      	b.n	800372c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f990 	bl	8003a3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800371c:	e006      	b.n	800372c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f98c 	bl	8003a3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800372a:	e175      	b.n	8003a18 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800372c:	bf00      	nop
    return;
 800372e:	e173      	b.n	8003a18 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003734:	2b01      	cmp	r3, #1
 8003736:	f040 814f 	bne.w	80039d8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800373a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800373e:	f003 0310 	and.w	r3, r3, #16
 8003742:	2b00      	cmp	r3, #0
 8003744:	f000 8148 	beq.w	80039d8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800374c:	f003 0310 	and.w	r3, r3, #16
 8003750:	2b00      	cmp	r3, #0
 8003752:	f000 8141 	beq.w	80039d8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003756:	2300      	movs	r3, #0
 8003758:	60bb      	str	r3, [r7, #8]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	60bb      	str	r3, [r7, #8]
 800376a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003776:	2b40      	cmp	r3, #64	@ 0x40
 8003778:	f040 80b6 	bne.w	80038e8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003788:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800378c:	2b00      	cmp	r3, #0
 800378e:	f000 8145 	beq.w	8003a1c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003796:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800379a:	429a      	cmp	r2, r3
 800379c:	f080 813e 	bcs.w	8003a1c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037b2:	f000 8088 	beq.w	80038c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	330c      	adds	r3, #12
 80037bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80037c4:	e853 3f00 	ldrex	r3, [r3]
 80037c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80037cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80037d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	330c      	adds	r3, #12
 80037de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80037e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80037e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80037ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80037f2:	e841 2300 	strex	r3, r2, [r1]
 80037f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80037fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1d9      	bne.n	80037b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3314      	adds	r3, #20
 8003808:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800380c:	e853 3f00 	ldrex	r3, [r3]
 8003810:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003812:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003814:	f023 0301 	bic.w	r3, r3, #1
 8003818:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3314      	adds	r3, #20
 8003822:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003826:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800382a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800382e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003832:	e841 2300 	strex	r3, r2, [r1]
 8003836:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003838:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1e1      	bne.n	8003802 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	3314      	adds	r3, #20
 8003844:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003846:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003848:	e853 3f00 	ldrex	r3, [r3]
 800384c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800384e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003850:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003854:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3314      	adds	r3, #20
 800385e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003862:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003864:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003866:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003868:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800386a:	e841 2300 	strex	r3, r2, [r1]
 800386e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003870:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1e3      	bne.n	800383e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2220      	movs	r2, #32
 800387a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	330c      	adds	r3, #12
 800388a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800388e:	e853 3f00 	ldrex	r3, [r3]
 8003892:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003896:	f023 0310 	bic.w	r3, r3, #16
 800389a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	330c      	adds	r3, #12
 80038a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80038a8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80038aa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80038b0:	e841 2300 	strex	r3, r2, [r1]
 80038b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80038b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e3      	bne.n	8003884 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7fe fa06 	bl	8001cd2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2202      	movs	r2, #2
 80038ca:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	b29b      	uxth	r3, r3
 80038da:	4619      	mov	r1, r3
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 f8b7 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80038e2:	e09b      	b.n	8003a1c <HAL_UART_IRQHandler+0x518>
 80038e4:	08003c55 	.word	0x08003c55
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f000 808e 	beq.w	8003a20 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003904:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 8089 	beq.w	8003a20 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	330c      	adds	r3, #12
 8003914:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003918:	e853 3f00 	ldrex	r3, [r3]
 800391c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800391e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003920:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003924:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	330c      	adds	r3, #12
 800392e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003932:	647a      	str	r2, [r7, #68]	@ 0x44
 8003934:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003936:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003938:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800393a:	e841 2300 	strex	r3, r2, [r1]
 800393e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1e3      	bne.n	800390e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	3314      	adds	r3, #20
 800394c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003950:	e853 3f00 	ldrex	r3, [r3]
 8003954:	623b      	str	r3, [r7, #32]
   return(result);
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3314      	adds	r3, #20
 8003966:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800396a:	633a      	str	r2, [r7, #48]	@ 0x30
 800396c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003972:	e841 2300 	strex	r3, r2, [r1]
 8003976:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1e3      	bne.n	8003946 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	330c      	adds	r3, #12
 8003992:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	e853 3f00 	ldrex	r3, [r3]
 800399a:	60fb      	str	r3, [r7, #12]
   return(result);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f023 0310 	bic.w	r3, r3, #16
 80039a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	330c      	adds	r3, #12
 80039ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80039b0:	61fa      	str	r2, [r7, #28]
 80039b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b4:	69b9      	ldr	r1, [r7, #24]
 80039b6:	69fa      	ldr	r2, [r7, #28]
 80039b8:	e841 2300 	strex	r3, r2, [r1]
 80039bc:	617b      	str	r3, [r7, #20]
   return(result);
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1e3      	bne.n	800398c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2202      	movs	r2, #2
 80039c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80039ce:	4619      	mov	r1, r3
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 f83d 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80039d6:	e023      	b.n	8003a20 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80039d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d009      	beq.n	80039f8 <HAL_UART_IRQHandler+0x4f4>
 80039e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 f943 	bl	8003c7c <UART_Transmit_IT>
    return;
 80039f6:	e014      	b.n	8003a22 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00e      	beq.n	8003a22 <HAL_UART_IRQHandler+0x51e>
 8003a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d008      	beq.n	8003a22 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 f983 	bl	8003d1c <UART_EndTransmit_IT>
    return;
 8003a16:	e004      	b.n	8003a22 <HAL_UART_IRQHandler+0x51e>
    return;
 8003a18:	bf00      	nop
 8003a1a:	e002      	b.n	8003a22 <HAL_UART_IRQHandler+0x51e>
      return;
 8003a1c:	bf00      	nop
 8003a1e:	e000      	b.n	8003a22 <HAL_UART_IRQHandler+0x51e>
      return;
 8003a20:	bf00      	nop
  }
}
 8003a22:	37e8      	adds	r7, #232	@ 0xe8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a44:	bf00      	nop
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	603b      	str	r3, [r7, #0]
 8003a74:	4613      	mov	r3, r2
 8003a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a78:	e03b      	b.n	8003af2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7a:	6a3b      	ldr	r3, [r7, #32]
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a80:	d037      	beq.n	8003af2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a82:	f7fe f809 	bl	8001a98 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	6a3a      	ldr	r2, [r7, #32]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d302      	bcc.n	8003a98 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a92:	6a3b      	ldr	r3, [r7, #32]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e03a      	b.n	8003b12 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d023      	beq.n	8003af2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b80      	cmp	r3, #128	@ 0x80
 8003aae:	d020      	beq.n	8003af2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b40      	cmp	r3, #64	@ 0x40
 8003ab4:	d01d      	beq.n	8003af2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0308 	and.w	r3, r3, #8
 8003ac0:	2b08      	cmp	r3, #8
 8003ac2:	d116      	bne.n	8003af2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	617b      	str	r3, [r7, #20]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	617b      	str	r3, [r7, #20]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	617b      	str	r3, [r7, #20]
 8003ad8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f857 	bl	8003b8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e00f      	b.n	8003b12 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	4013      	ands	r3, r2
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	bf0c      	ite	eq
 8003b02:	2301      	moveq	r3, #1
 8003b04:	2300      	movne	r3, #0
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	461a      	mov	r2, r3
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d0b4      	beq.n	8003a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b085      	sub	sp, #20
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	60f8      	str	r0, [r7, #12]
 8003b22:	60b9      	str	r1, [r7, #8]
 8003b24:	4613      	mov	r3, r2
 8003b26:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	88fa      	ldrh	r2, [r7, #6]
 8003b32:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	88fa      	ldrh	r2, [r7, #6]
 8003b38:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2222      	movs	r2, #34	@ 0x22
 8003b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d007      	beq.n	8003b60 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b5e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695a      	ldr	r2, [r3, #20]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f042 0201 	orr.w	r2, r2, #1
 8003b6e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68da      	ldr	r2, [r3, #12]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 0220 	orr.w	r2, r2, #32
 8003b7e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3714      	adds	r7, #20
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b095      	sub	sp, #84	@ 0x54
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	330c      	adds	r3, #12
 8003b9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ba0:	e853 3f00 	ldrex	r3, [r3]
 8003ba4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	330c      	adds	r3, #12
 8003bb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bb6:	643a      	str	r2, [r7, #64]	@ 0x40
 8003bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bbe:	e841 2300 	strex	r3, r2, [r1]
 8003bc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1e5      	bne.n	8003b96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	3314      	adds	r3, #20
 8003bd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	e853 3f00 	ldrex	r3, [r3]
 8003bd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	f023 0301 	bic.w	r3, r3, #1
 8003be0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	3314      	adds	r3, #20
 8003be8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bf2:	e841 2300 	strex	r3, r2, [r1]
 8003bf6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1e5      	bne.n	8003bca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d119      	bne.n	8003c3a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	330c      	adds	r3, #12
 8003c0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	e853 3f00 	ldrex	r3, [r3]
 8003c14:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	f023 0310 	bic.w	r3, r3, #16
 8003c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	330c      	adds	r3, #12
 8003c24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c26:	61ba      	str	r2, [r7, #24]
 8003c28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c2a:	6979      	ldr	r1, [r7, #20]
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	e841 2300 	strex	r3, r2, [r1]
 8003c32:	613b      	str	r3, [r7, #16]
   return(result);
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1e5      	bne.n	8003c06 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c48:	bf00      	nop
 8003c4a:	3754      	adds	r7, #84	@ 0x54
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f7ff fee4 	bl	8003a3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c74:	bf00      	nop
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b21      	cmp	r3, #33	@ 0x21
 8003c8e:	d13e      	bne.n	8003d0e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c98:	d114      	bne.n	8003cc4 <UART_Transmit_IT+0x48>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d110      	bne.n	8003cc4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	881b      	ldrh	r3, [r3, #0]
 8003cac:	461a      	mov	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cb6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	1c9a      	adds	r2, r3, #2
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	621a      	str	r2, [r3, #32]
 8003cc2:	e008      	b.n	8003cd6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	1c59      	adds	r1, r3, #1
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6211      	str	r1, [r2, #32]
 8003cce:	781a      	ldrb	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10f      	bne.n	8003d0a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68da      	ldr	r2, [r3, #12]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003cf8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68da      	ldr	r2, [r3, #12]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d08:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	e000      	b.n	8003d10 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d0e:	2302      	movs	r3, #2
  }
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3714      	adds	r7, #20
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68da      	ldr	r2, [r3, #12]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d32:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2220      	movs	r2, #32
 8003d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff fe73 	bl	8003a28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b08c      	sub	sp, #48	@ 0x30
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	2b22      	cmp	r3, #34	@ 0x22
 8003d5e:	f040 80ae 	bne.w	8003ebe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d6a:	d117      	bne.n	8003d9c <UART_Receive_IT+0x50>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d113      	bne.n	8003d9c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003d74:	2300      	movs	r3, #0
 8003d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d94:	1c9a      	adds	r2, r3, #2
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d9a:	e026      	b.n	8003dea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003da2:	2300      	movs	r3, #0
 8003da4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dae:	d007      	beq.n	8003dc0 <UART_Receive_IT+0x74>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10a      	bne.n	8003dce <UART_Receive_IT+0x82>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d106      	bne.n	8003dce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	b2da      	uxtb	r2, r3
 8003dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dca:	701a      	strb	r2, [r3, #0]
 8003dcc:	e008      	b.n	8003de0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dde:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de4:	1c5a      	adds	r2, r3, #1
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	4619      	mov	r1, r3
 8003df8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d15d      	bne.n	8003eba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68da      	ldr	r2, [r3, #12]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 0220 	bic.w	r2, r2, #32
 8003e0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68da      	ldr	r2, [r3, #12]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	695a      	ldr	r2, [r3, #20]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 0201 	bic.w	r2, r2, #1
 8003e2c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2220      	movs	r2, #32
 8003e32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d135      	bne.n	8003eb0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	330c      	adds	r3, #12
 8003e50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	e853 3f00 	ldrex	r3, [r3]
 8003e58:	613b      	str	r3, [r7, #16]
   return(result);
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	f023 0310 	bic.w	r3, r3, #16
 8003e60:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	330c      	adds	r3, #12
 8003e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e6a:	623a      	str	r2, [r7, #32]
 8003e6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6e:	69f9      	ldr	r1, [r7, #28]
 8003e70:	6a3a      	ldr	r2, [r7, #32]
 8003e72:	e841 2300 	strex	r3, r2, [r1]
 8003e76:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1e5      	bne.n	8003e4a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0310 	and.w	r3, r3, #16
 8003e88:	2b10      	cmp	r3, #16
 8003e8a:	d10a      	bne.n	8003ea2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	60fb      	str	r3, [r7, #12]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7ff fdd1 	bl	8003a50 <HAL_UARTEx_RxEventCallback>
 8003eae:	e002      	b.n	8003eb6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7fc fe77 	bl	8000ba4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	e002      	b.n	8003ec0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	e000      	b.n	8003ec0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003ebe:	2302      	movs	r3, #2
  }
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3730      	adds	r7, #48	@ 0x30
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ecc:	b0c0      	sub	sp, #256	@ 0x100
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee4:	68d9      	ldr	r1, [r3, #12]
 8003ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	ea40 0301 	orr.w	r3, r0, r1
 8003ef0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef6:	689a      	ldr	r2, [r3, #8]
 8003ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	431a      	orrs	r2, r3
 8003f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	431a      	orrs	r2, r3
 8003f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003f20:	f021 010c 	bic.w	r1, r1, #12
 8003f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003f2e:	430b      	orrs	r3, r1
 8003f30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f42:	6999      	ldr	r1, [r3, #24]
 8003f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	ea40 0301 	orr.w	r3, r0, r1
 8003f4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	4b8f      	ldr	r3, [pc, #572]	@ (8004194 <UART_SetConfig+0x2cc>)
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d005      	beq.n	8003f68 <UART_SetConfig+0xa0>
 8003f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4b8d      	ldr	r3, [pc, #564]	@ (8004198 <UART_SetConfig+0x2d0>)
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d104      	bne.n	8003f72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f68:	f7fe fd7e 	bl	8002a68 <HAL_RCC_GetPCLK2Freq>
 8003f6c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003f70:	e003      	b.n	8003f7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f72:	f7fe fd65 	bl	8002a40 <HAL_RCC_GetPCLK1Freq>
 8003f76:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f84:	f040 810c 	bne.w	80041a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f92:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003f96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003f9a:	4622      	mov	r2, r4
 8003f9c:	462b      	mov	r3, r5
 8003f9e:	1891      	adds	r1, r2, r2
 8003fa0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003fa2:	415b      	adcs	r3, r3
 8003fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fa6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003faa:	4621      	mov	r1, r4
 8003fac:	eb12 0801 	adds.w	r8, r2, r1
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	eb43 0901 	adc.w	r9, r3, r1
 8003fb6:	f04f 0200 	mov.w	r2, #0
 8003fba:	f04f 0300 	mov.w	r3, #0
 8003fbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fca:	4690      	mov	r8, r2
 8003fcc:	4699      	mov	r9, r3
 8003fce:	4623      	mov	r3, r4
 8003fd0:	eb18 0303 	adds.w	r3, r8, r3
 8003fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003fd8:	462b      	mov	r3, r5
 8003fda:	eb49 0303 	adc.w	r3, r9, r3
 8003fde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003fee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003ff2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	18db      	adds	r3, r3, r3
 8003ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	eb42 0303 	adc.w	r3, r2, r3
 8004002:	657b      	str	r3, [r7, #84]	@ 0x54
 8004004:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004008:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800400c:	f7fc f940 	bl	8000290 <__aeabi_uldivmod>
 8004010:	4602      	mov	r2, r0
 8004012:	460b      	mov	r3, r1
 8004014:	4b61      	ldr	r3, [pc, #388]	@ (800419c <UART_SetConfig+0x2d4>)
 8004016:	fba3 2302 	umull	r2, r3, r3, r2
 800401a:	095b      	lsrs	r3, r3, #5
 800401c:	011c      	lsls	r4, r3, #4
 800401e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004022:	2200      	movs	r2, #0
 8004024:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004028:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800402c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004030:	4642      	mov	r2, r8
 8004032:	464b      	mov	r3, r9
 8004034:	1891      	adds	r1, r2, r2
 8004036:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004038:	415b      	adcs	r3, r3
 800403a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800403c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004040:	4641      	mov	r1, r8
 8004042:	eb12 0a01 	adds.w	sl, r2, r1
 8004046:	4649      	mov	r1, r9
 8004048:	eb43 0b01 	adc.w	fp, r3, r1
 800404c:	f04f 0200 	mov.w	r2, #0
 8004050:	f04f 0300 	mov.w	r3, #0
 8004054:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004058:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800405c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004060:	4692      	mov	sl, r2
 8004062:	469b      	mov	fp, r3
 8004064:	4643      	mov	r3, r8
 8004066:	eb1a 0303 	adds.w	r3, sl, r3
 800406a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800406e:	464b      	mov	r3, r9
 8004070:	eb4b 0303 	adc.w	r3, fp, r3
 8004074:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004084:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004088:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800408c:	460b      	mov	r3, r1
 800408e:	18db      	adds	r3, r3, r3
 8004090:	643b      	str	r3, [r7, #64]	@ 0x40
 8004092:	4613      	mov	r3, r2
 8004094:	eb42 0303 	adc.w	r3, r2, r3
 8004098:	647b      	str	r3, [r7, #68]	@ 0x44
 800409a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800409e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80040a2:	f7fc f8f5 	bl	8000290 <__aeabi_uldivmod>
 80040a6:	4602      	mov	r2, r0
 80040a8:	460b      	mov	r3, r1
 80040aa:	4611      	mov	r1, r2
 80040ac:	4b3b      	ldr	r3, [pc, #236]	@ (800419c <UART_SetConfig+0x2d4>)
 80040ae:	fba3 2301 	umull	r2, r3, r3, r1
 80040b2:	095b      	lsrs	r3, r3, #5
 80040b4:	2264      	movs	r2, #100	@ 0x64
 80040b6:	fb02 f303 	mul.w	r3, r2, r3
 80040ba:	1acb      	subs	r3, r1, r3
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80040c2:	4b36      	ldr	r3, [pc, #216]	@ (800419c <UART_SetConfig+0x2d4>)
 80040c4:	fba3 2302 	umull	r2, r3, r3, r2
 80040c8:	095b      	lsrs	r3, r3, #5
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80040d0:	441c      	add	r4, r3
 80040d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040d6:	2200      	movs	r2, #0
 80040d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80040e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80040e4:	4642      	mov	r2, r8
 80040e6:	464b      	mov	r3, r9
 80040e8:	1891      	adds	r1, r2, r2
 80040ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80040ec:	415b      	adcs	r3, r3
 80040ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80040f4:	4641      	mov	r1, r8
 80040f6:	1851      	adds	r1, r2, r1
 80040f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80040fa:	4649      	mov	r1, r9
 80040fc:	414b      	adcs	r3, r1
 80040fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004100:	f04f 0200 	mov.w	r2, #0
 8004104:	f04f 0300 	mov.w	r3, #0
 8004108:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800410c:	4659      	mov	r1, fp
 800410e:	00cb      	lsls	r3, r1, #3
 8004110:	4651      	mov	r1, sl
 8004112:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004116:	4651      	mov	r1, sl
 8004118:	00ca      	lsls	r2, r1, #3
 800411a:	4610      	mov	r0, r2
 800411c:	4619      	mov	r1, r3
 800411e:	4603      	mov	r3, r0
 8004120:	4642      	mov	r2, r8
 8004122:	189b      	adds	r3, r3, r2
 8004124:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004128:	464b      	mov	r3, r9
 800412a:	460a      	mov	r2, r1
 800412c:	eb42 0303 	adc.w	r3, r2, r3
 8004130:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004140:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004144:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004148:	460b      	mov	r3, r1
 800414a:	18db      	adds	r3, r3, r3
 800414c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800414e:	4613      	mov	r3, r2
 8004150:	eb42 0303 	adc.w	r3, r2, r3
 8004154:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004156:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800415a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800415e:	f7fc f897 	bl	8000290 <__aeabi_uldivmod>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4b0d      	ldr	r3, [pc, #52]	@ (800419c <UART_SetConfig+0x2d4>)
 8004168:	fba3 1302 	umull	r1, r3, r3, r2
 800416c:	095b      	lsrs	r3, r3, #5
 800416e:	2164      	movs	r1, #100	@ 0x64
 8004170:	fb01 f303 	mul.w	r3, r1, r3
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	3332      	adds	r3, #50	@ 0x32
 800417a:	4a08      	ldr	r2, [pc, #32]	@ (800419c <UART_SetConfig+0x2d4>)
 800417c:	fba2 2303 	umull	r2, r3, r2, r3
 8004180:	095b      	lsrs	r3, r3, #5
 8004182:	f003 0207 	and.w	r2, r3, #7
 8004186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4422      	add	r2, r4
 800418e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004190:	e106      	b.n	80043a0 <UART_SetConfig+0x4d8>
 8004192:	bf00      	nop
 8004194:	40011000 	.word	0x40011000
 8004198:	40011400 	.word	0x40011400
 800419c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041a4:	2200      	movs	r2, #0
 80041a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80041aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80041ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80041b2:	4642      	mov	r2, r8
 80041b4:	464b      	mov	r3, r9
 80041b6:	1891      	adds	r1, r2, r2
 80041b8:	6239      	str	r1, [r7, #32]
 80041ba:	415b      	adcs	r3, r3
 80041bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80041be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80041c2:	4641      	mov	r1, r8
 80041c4:	1854      	adds	r4, r2, r1
 80041c6:	4649      	mov	r1, r9
 80041c8:	eb43 0501 	adc.w	r5, r3, r1
 80041cc:	f04f 0200 	mov.w	r2, #0
 80041d0:	f04f 0300 	mov.w	r3, #0
 80041d4:	00eb      	lsls	r3, r5, #3
 80041d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041da:	00e2      	lsls	r2, r4, #3
 80041dc:	4614      	mov	r4, r2
 80041de:	461d      	mov	r5, r3
 80041e0:	4643      	mov	r3, r8
 80041e2:	18e3      	adds	r3, r4, r3
 80041e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80041e8:	464b      	mov	r3, r9
 80041ea:	eb45 0303 	adc.w	r3, r5, r3
 80041ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80041f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80041fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004202:	f04f 0200 	mov.w	r2, #0
 8004206:	f04f 0300 	mov.w	r3, #0
 800420a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800420e:	4629      	mov	r1, r5
 8004210:	008b      	lsls	r3, r1, #2
 8004212:	4621      	mov	r1, r4
 8004214:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004218:	4621      	mov	r1, r4
 800421a:	008a      	lsls	r2, r1, #2
 800421c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004220:	f7fc f836 	bl	8000290 <__aeabi_uldivmod>
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	4b60      	ldr	r3, [pc, #384]	@ (80043ac <UART_SetConfig+0x4e4>)
 800422a:	fba3 2302 	umull	r2, r3, r3, r2
 800422e:	095b      	lsrs	r3, r3, #5
 8004230:	011c      	lsls	r4, r3, #4
 8004232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004236:	2200      	movs	r2, #0
 8004238:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800423c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004240:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004244:	4642      	mov	r2, r8
 8004246:	464b      	mov	r3, r9
 8004248:	1891      	adds	r1, r2, r2
 800424a:	61b9      	str	r1, [r7, #24]
 800424c:	415b      	adcs	r3, r3
 800424e:	61fb      	str	r3, [r7, #28]
 8004250:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004254:	4641      	mov	r1, r8
 8004256:	1851      	adds	r1, r2, r1
 8004258:	6139      	str	r1, [r7, #16]
 800425a:	4649      	mov	r1, r9
 800425c:	414b      	adcs	r3, r1
 800425e:	617b      	str	r3, [r7, #20]
 8004260:	f04f 0200 	mov.w	r2, #0
 8004264:	f04f 0300 	mov.w	r3, #0
 8004268:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800426c:	4659      	mov	r1, fp
 800426e:	00cb      	lsls	r3, r1, #3
 8004270:	4651      	mov	r1, sl
 8004272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004276:	4651      	mov	r1, sl
 8004278:	00ca      	lsls	r2, r1, #3
 800427a:	4610      	mov	r0, r2
 800427c:	4619      	mov	r1, r3
 800427e:	4603      	mov	r3, r0
 8004280:	4642      	mov	r2, r8
 8004282:	189b      	adds	r3, r3, r2
 8004284:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004288:	464b      	mov	r3, r9
 800428a:	460a      	mov	r2, r1
 800428c:	eb42 0303 	adc.w	r3, r2, r3
 8004290:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800429e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80042a0:	f04f 0200 	mov.w	r2, #0
 80042a4:	f04f 0300 	mov.w	r3, #0
 80042a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80042ac:	4649      	mov	r1, r9
 80042ae:	008b      	lsls	r3, r1, #2
 80042b0:	4641      	mov	r1, r8
 80042b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042b6:	4641      	mov	r1, r8
 80042b8:	008a      	lsls	r2, r1, #2
 80042ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80042be:	f7fb ffe7 	bl	8000290 <__aeabi_uldivmod>
 80042c2:	4602      	mov	r2, r0
 80042c4:	460b      	mov	r3, r1
 80042c6:	4611      	mov	r1, r2
 80042c8:	4b38      	ldr	r3, [pc, #224]	@ (80043ac <UART_SetConfig+0x4e4>)
 80042ca:	fba3 2301 	umull	r2, r3, r3, r1
 80042ce:	095b      	lsrs	r3, r3, #5
 80042d0:	2264      	movs	r2, #100	@ 0x64
 80042d2:	fb02 f303 	mul.w	r3, r2, r3
 80042d6:	1acb      	subs	r3, r1, r3
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	3332      	adds	r3, #50	@ 0x32
 80042dc:	4a33      	ldr	r2, [pc, #204]	@ (80043ac <UART_SetConfig+0x4e4>)
 80042de:	fba2 2303 	umull	r2, r3, r2, r3
 80042e2:	095b      	lsrs	r3, r3, #5
 80042e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042e8:	441c      	add	r4, r3
 80042ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042ee:	2200      	movs	r2, #0
 80042f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80042f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80042f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80042f8:	4642      	mov	r2, r8
 80042fa:	464b      	mov	r3, r9
 80042fc:	1891      	adds	r1, r2, r2
 80042fe:	60b9      	str	r1, [r7, #8]
 8004300:	415b      	adcs	r3, r3
 8004302:	60fb      	str	r3, [r7, #12]
 8004304:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004308:	4641      	mov	r1, r8
 800430a:	1851      	adds	r1, r2, r1
 800430c:	6039      	str	r1, [r7, #0]
 800430e:	4649      	mov	r1, r9
 8004310:	414b      	adcs	r3, r1
 8004312:	607b      	str	r3, [r7, #4]
 8004314:	f04f 0200 	mov.w	r2, #0
 8004318:	f04f 0300 	mov.w	r3, #0
 800431c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004320:	4659      	mov	r1, fp
 8004322:	00cb      	lsls	r3, r1, #3
 8004324:	4651      	mov	r1, sl
 8004326:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800432a:	4651      	mov	r1, sl
 800432c:	00ca      	lsls	r2, r1, #3
 800432e:	4610      	mov	r0, r2
 8004330:	4619      	mov	r1, r3
 8004332:	4603      	mov	r3, r0
 8004334:	4642      	mov	r2, r8
 8004336:	189b      	adds	r3, r3, r2
 8004338:	66bb      	str	r3, [r7, #104]	@ 0x68
 800433a:	464b      	mov	r3, r9
 800433c:	460a      	mov	r2, r1
 800433e:	eb42 0303 	adc.w	r3, r2, r3
 8004342:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	663b      	str	r3, [r7, #96]	@ 0x60
 800434e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004350:	f04f 0200 	mov.w	r2, #0
 8004354:	f04f 0300 	mov.w	r3, #0
 8004358:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800435c:	4649      	mov	r1, r9
 800435e:	008b      	lsls	r3, r1, #2
 8004360:	4641      	mov	r1, r8
 8004362:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004366:	4641      	mov	r1, r8
 8004368:	008a      	lsls	r2, r1, #2
 800436a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800436e:	f7fb ff8f 	bl	8000290 <__aeabi_uldivmod>
 8004372:	4602      	mov	r2, r0
 8004374:	460b      	mov	r3, r1
 8004376:	4b0d      	ldr	r3, [pc, #52]	@ (80043ac <UART_SetConfig+0x4e4>)
 8004378:	fba3 1302 	umull	r1, r3, r3, r2
 800437c:	095b      	lsrs	r3, r3, #5
 800437e:	2164      	movs	r1, #100	@ 0x64
 8004380:	fb01 f303 	mul.w	r3, r1, r3
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	011b      	lsls	r3, r3, #4
 8004388:	3332      	adds	r3, #50	@ 0x32
 800438a:	4a08      	ldr	r2, [pc, #32]	@ (80043ac <UART_SetConfig+0x4e4>)
 800438c:	fba2 2303 	umull	r2, r3, r2, r3
 8004390:	095b      	lsrs	r3, r3, #5
 8004392:	f003 020f 	and.w	r2, r3, #15
 8004396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4422      	add	r2, r4
 800439e:	609a      	str	r2, [r3, #8]
}
 80043a0:	bf00      	nop
 80043a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80043a6:	46bd      	mov	sp, r7
 80043a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043ac:	51eb851f 	.word	0x51eb851f

080043b0 <sniprintf>:
 80043b0:	b40c      	push	{r2, r3}
 80043b2:	b530      	push	{r4, r5, lr}
 80043b4:	4b18      	ldr	r3, [pc, #96]	@ (8004418 <sniprintf+0x68>)
 80043b6:	1e0c      	subs	r4, r1, #0
 80043b8:	681d      	ldr	r5, [r3, #0]
 80043ba:	b09d      	sub	sp, #116	@ 0x74
 80043bc:	da08      	bge.n	80043d0 <sniprintf+0x20>
 80043be:	238b      	movs	r3, #139	@ 0x8b
 80043c0:	602b      	str	r3, [r5, #0]
 80043c2:	f04f 30ff 	mov.w	r0, #4294967295
 80043c6:	b01d      	add	sp, #116	@ 0x74
 80043c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80043cc:	b002      	add	sp, #8
 80043ce:	4770      	bx	lr
 80043d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80043d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80043de:	bf14      	ite	ne
 80043e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80043e4:	4623      	moveq	r3, r4
 80043e6:	9304      	str	r3, [sp, #16]
 80043e8:	9307      	str	r3, [sp, #28]
 80043ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80043ee:	9002      	str	r0, [sp, #8]
 80043f0:	9006      	str	r0, [sp, #24]
 80043f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80043f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80043f8:	ab21      	add	r3, sp, #132	@ 0x84
 80043fa:	a902      	add	r1, sp, #8
 80043fc:	4628      	mov	r0, r5
 80043fe:	9301      	str	r3, [sp, #4]
 8004400:	f000 f994 	bl	800472c <_svfiprintf_r>
 8004404:	1c43      	adds	r3, r0, #1
 8004406:	bfbc      	itt	lt
 8004408:	238b      	movlt	r3, #139	@ 0x8b
 800440a:	602b      	strlt	r3, [r5, #0]
 800440c:	2c00      	cmp	r4, #0
 800440e:	d0da      	beq.n	80043c6 <sniprintf+0x16>
 8004410:	9b02      	ldr	r3, [sp, #8]
 8004412:	2200      	movs	r2, #0
 8004414:	701a      	strb	r2, [r3, #0]
 8004416:	e7d6      	b.n	80043c6 <sniprintf+0x16>
 8004418:	20000014 	.word	0x20000014

0800441c <memset>:
 800441c:	4402      	add	r2, r0
 800441e:	4603      	mov	r3, r0
 8004420:	4293      	cmp	r3, r2
 8004422:	d100      	bne.n	8004426 <memset+0xa>
 8004424:	4770      	bx	lr
 8004426:	f803 1b01 	strb.w	r1, [r3], #1
 800442a:	e7f9      	b.n	8004420 <memset+0x4>

0800442c <__errno>:
 800442c:	4b01      	ldr	r3, [pc, #4]	@ (8004434 <__errno+0x8>)
 800442e:	6818      	ldr	r0, [r3, #0]
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	20000014 	.word	0x20000014

08004438 <__libc_init_array>:
 8004438:	b570      	push	{r4, r5, r6, lr}
 800443a:	4d0d      	ldr	r5, [pc, #52]	@ (8004470 <__libc_init_array+0x38>)
 800443c:	4c0d      	ldr	r4, [pc, #52]	@ (8004474 <__libc_init_array+0x3c>)
 800443e:	1b64      	subs	r4, r4, r5
 8004440:	10a4      	asrs	r4, r4, #2
 8004442:	2600      	movs	r6, #0
 8004444:	42a6      	cmp	r6, r4
 8004446:	d109      	bne.n	800445c <__libc_init_array+0x24>
 8004448:	4d0b      	ldr	r5, [pc, #44]	@ (8004478 <__libc_init_array+0x40>)
 800444a:	4c0c      	ldr	r4, [pc, #48]	@ (800447c <__libc_init_array+0x44>)
 800444c:	f000 fcc6 	bl	8004ddc <_init>
 8004450:	1b64      	subs	r4, r4, r5
 8004452:	10a4      	asrs	r4, r4, #2
 8004454:	2600      	movs	r6, #0
 8004456:	42a6      	cmp	r6, r4
 8004458:	d105      	bne.n	8004466 <__libc_init_array+0x2e>
 800445a:	bd70      	pop	{r4, r5, r6, pc}
 800445c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004460:	4798      	blx	r3
 8004462:	3601      	adds	r6, #1
 8004464:	e7ee      	b.n	8004444 <__libc_init_array+0xc>
 8004466:	f855 3b04 	ldr.w	r3, [r5], #4
 800446a:	4798      	blx	r3
 800446c:	3601      	adds	r6, #1
 800446e:	e7f2      	b.n	8004456 <__libc_init_array+0x1e>
 8004470:	08004ea0 	.word	0x08004ea0
 8004474:	08004ea0 	.word	0x08004ea0
 8004478:	08004ea0 	.word	0x08004ea0
 800447c:	08004ea4 	.word	0x08004ea4

08004480 <__retarget_lock_acquire_recursive>:
 8004480:	4770      	bx	lr

08004482 <__retarget_lock_release_recursive>:
 8004482:	4770      	bx	lr

08004484 <_free_r>:
 8004484:	b538      	push	{r3, r4, r5, lr}
 8004486:	4605      	mov	r5, r0
 8004488:	2900      	cmp	r1, #0
 800448a:	d041      	beq.n	8004510 <_free_r+0x8c>
 800448c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004490:	1f0c      	subs	r4, r1, #4
 8004492:	2b00      	cmp	r3, #0
 8004494:	bfb8      	it	lt
 8004496:	18e4      	addlt	r4, r4, r3
 8004498:	f000 f8e0 	bl	800465c <__malloc_lock>
 800449c:	4a1d      	ldr	r2, [pc, #116]	@ (8004514 <_free_r+0x90>)
 800449e:	6813      	ldr	r3, [r2, #0]
 80044a0:	b933      	cbnz	r3, 80044b0 <_free_r+0x2c>
 80044a2:	6063      	str	r3, [r4, #4]
 80044a4:	6014      	str	r4, [r2, #0]
 80044a6:	4628      	mov	r0, r5
 80044a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044ac:	f000 b8dc 	b.w	8004668 <__malloc_unlock>
 80044b0:	42a3      	cmp	r3, r4
 80044b2:	d908      	bls.n	80044c6 <_free_r+0x42>
 80044b4:	6820      	ldr	r0, [r4, #0]
 80044b6:	1821      	adds	r1, r4, r0
 80044b8:	428b      	cmp	r3, r1
 80044ba:	bf01      	itttt	eq
 80044bc:	6819      	ldreq	r1, [r3, #0]
 80044be:	685b      	ldreq	r3, [r3, #4]
 80044c0:	1809      	addeq	r1, r1, r0
 80044c2:	6021      	streq	r1, [r4, #0]
 80044c4:	e7ed      	b.n	80044a2 <_free_r+0x1e>
 80044c6:	461a      	mov	r2, r3
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	b10b      	cbz	r3, 80044d0 <_free_r+0x4c>
 80044cc:	42a3      	cmp	r3, r4
 80044ce:	d9fa      	bls.n	80044c6 <_free_r+0x42>
 80044d0:	6811      	ldr	r1, [r2, #0]
 80044d2:	1850      	adds	r0, r2, r1
 80044d4:	42a0      	cmp	r0, r4
 80044d6:	d10b      	bne.n	80044f0 <_free_r+0x6c>
 80044d8:	6820      	ldr	r0, [r4, #0]
 80044da:	4401      	add	r1, r0
 80044dc:	1850      	adds	r0, r2, r1
 80044de:	4283      	cmp	r3, r0
 80044e0:	6011      	str	r1, [r2, #0]
 80044e2:	d1e0      	bne.n	80044a6 <_free_r+0x22>
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	6053      	str	r3, [r2, #4]
 80044ea:	4408      	add	r0, r1
 80044ec:	6010      	str	r0, [r2, #0]
 80044ee:	e7da      	b.n	80044a6 <_free_r+0x22>
 80044f0:	d902      	bls.n	80044f8 <_free_r+0x74>
 80044f2:	230c      	movs	r3, #12
 80044f4:	602b      	str	r3, [r5, #0]
 80044f6:	e7d6      	b.n	80044a6 <_free_r+0x22>
 80044f8:	6820      	ldr	r0, [r4, #0]
 80044fa:	1821      	adds	r1, r4, r0
 80044fc:	428b      	cmp	r3, r1
 80044fe:	bf04      	itt	eq
 8004500:	6819      	ldreq	r1, [r3, #0]
 8004502:	685b      	ldreq	r3, [r3, #4]
 8004504:	6063      	str	r3, [r4, #4]
 8004506:	bf04      	itt	eq
 8004508:	1809      	addeq	r1, r1, r0
 800450a:	6021      	streq	r1, [r4, #0]
 800450c:	6054      	str	r4, [r2, #4]
 800450e:	e7ca      	b.n	80044a6 <_free_r+0x22>
 8004510:	bd38      	pop	{r3, r4, r5, pc}
 8004512:	bf00      	nop
 8004514:	200003d0 	.word	0x200003d0

08004518 <sbrk_aligned>:
 8004518:	b570      	push	{r4, r5, r6, lr}
 800451a:	4e0f      	ldr	r6, [pc, #60]	@ (8004558 <sbrk_aligned+0x40>)
 800451c:	460c      	mov	r4, r1
 800451e:	6831      	ldr	r1, [r6, #0]
 8004520:	4605      	mov	r5, r0
 8004522:	b911      	cbnz	r1, 800452a <sbrk_aligned+0x12>
 8004524:	f000 fba4 	bl	8004c70 <_sbrk_r>
 8004528:	6030      	str	r0, [r6, #0]
 800452a:	4621      	mov	r1, r4
 800452c:	4628      	mov	r0, r5
 800452e:	f000 fb9f 	bl	8004c70 <_sbrk_r>
 8004532:	1c43      	adds	r3, r0, #1
 8004534:	d103      	bne.n	800453e <sbrk_aligned+0x26>
 8004536:	f04f 34ff 	mov.w	r4, #4294967295
 800453a:	4620      	mov	r0, r4
 800453c:	bd70      	pop	{r4, r5, r6, pc}
 800453e:	1cc4      	adds	r4, r0, #3
 8004540:	f024 0403 	bic.w	r4, r4, #3
 8004544:	42a0      	cmp	r0, r4
 8004546:	d0f8      	beq.n	800453a <sbrk_aligned+0x22>
 8004548:	1a21      	subs	r1, r4, r0
 800454a:	4628      	mov	r0, r5
 800454c:	f000 fb90 	bl	8004c70 <_sbrk_r>
 8004550:	3001      	adds	r0, #1
 8004552:	d1f2      	bne.n	800453a <sbrk_aligned+0x22>
 8004554:	e7ef      	b.n	8004536 <sbrk_aligned+0x1e>
 8004556:	bf00      	nop
 8004558:	200003cc 	.word	0x200003cc

0800455c <_malloc_r>:
 800455c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004560:	1ccd      	adds	r5, r1, #3
 8004562:	f025 0503 	bic.w	r5, r5, #3
 8004566:	3508      	adds	r5, #8
 8004568:	2d0c      	cmp	r5, #12
 800456a:	bf38      	it	cc
 800456c:	250c      	movcc	r5, #12
 800456e:	2d00      	cmp	r5, #0
 8004570:	4606      	mov	r6, r0
 8004572:	db01      	blt.n	8004578 <_malloc_r+0x1c>
 8004574:	42a9      	cmp	r1, r5
 8004576:	d904      	bls.n	8004582 <_malloc_r+0x26>
 8004578:	230c      	movs	r3, #12
 800457a:	6033      	str	r3, [r6, #0]
 800457c:	2000      	movs	r0, #0
 800457e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004582:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004658 <_malloc_r+0xfc>
 8004586:	f000 f869 	bl	800465c <__malloc_lock>
 800458a:	f8d8 3000 	ldr.w	r3, [r8]
 800458e:	461c      	mov	r4, r3
 8004590:	bb44      	cbnz	r4, 80045e4 <_malloc_r+0x88>
 8004592:	4629      	mov	r1, r5
 8004594:	4630      	mov	r0, r6
 8004596:	f7ff ffbf 	bl	8004518 <sbrk_aligned>
 800459a:	1c43      	adds	r3, r0, #1
 800459c:	4604      	mov	r4, r0
 800459e:	d158      	bne.n	8004652 <_malloc_r+0xf6>
 80045a0:	f8d8 4000 	ldr.w	r4, [r8]
 80045a4:	4627      	mov	r7, r4
 80045a6:	2f00      	cmp	r7, #0
 80045a8:	d143      	bne.n	8004632 <_malloc_r+0xd6>
 80045aa:	2c00      	cmp	r4, #0
 80045ac:	d04b      	beq.n	8004646 <_malloc_r+0xea>
 80045ae:	6823      	ldr	r3, [r4, #0]
 80045b0:	4639      	mov	r1, r7
 80045b2:	4630      	mov	r0, r6
 80045b4:	eb04 0903 	add.w	r9, r4, r3
 80045b8:	f000 fb5a 	bl	8004c70 <_sbrk_r>
 80045bc:	4581      	cmp	r9, r0
 80045be:	d142      	bne.n	8004646 <_malloc_r+0xea>
 80045c0:	6821      	ldr	r1, [r4, #0]
 80045c2:	1a6d      	subs	r5, r5, r1
 80045c4:	4629      	mov	r1, r5
 80045c6:	4630      	mov	r0, r6
 80045c8:	f7ff ffa6 	bl	8004518 <sbrk_aligned>
 80045cc:	3001      	adds	r0, #1
 80045ce:	d03a      	beq.n	8004646 <_malloc_r+0xea>
 80045d0:	6823      	ldr	r3, [r4, #0]
 80045d2:	442b      	add	r3, r5
 80045d4:	6023      	str	r3, [r4, #0]
 80045d6:	f8d8 3000 	ldr.w	r3, [r8]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	bb62      	cbnz	r2, 8004638 <_malloc_r+0xdc>
 80045de:	f8c8 7000 	str.w	r7, [r8]
 80045e2:	e00f      	b.n	8004604 <_malloc_r+0xa8>
 80045e4:	6822      	ldr	r2, [r4, #0]
 80045e6:	1b52      	subs	r2, r2, r5
 80045e8:	d420      	bmi.n	800462c <_malloc_r+0xd0>
 80045ea:	2a0b      	cmp	r2, #11
 80045ec:	d917      	bls.n	800461e <_malloc_r+0xc2>
 80045ee:	1961      	adds	r1, r4, r5
 80045f0:	42a3      	cmp	r3, r4
 80045f2:	6025      	str	r5, [r4, #0]
 80045f4:	bf18      	it	ne
 80045f6:	6059      	strne	r1, [r3, #4]
 80045f8:	6863      	ldr	r3, [r4, #4]
 80045fa:	bf08      	it	eq
 80045fc:	f8c8 1000 	streq.w	r1, [r8]
 8004600:	5162      	str	r2, [r4, r5]
 8004602:	604b      	str	r3, [r1, #4]
 8004604:	4630      	mov	r0, r6
 8004606:	f000 f82f 	bl	8004668 <__malloc_unlock>
 800460a:	f104 000b 	add.w	r0, r4, #11
 800460e:	1d23      	adds	r3, r4, #4
 8004610:	f020 0007 	bic.w	r0, r0, #7
 8004614:	1ac2      	subs	r2, r0, r3
 8004616:	bf1c      	itt	ne
 8004618:	1a1b      	subne	r3, r3, r0
 800461a:	50a3      	strne	r3, [r4, r2]
 800461c:	e7af      	b.n	800457e <_malloc_r+0x22>
 800461e:	6862      	ldr	r2, [r4, #4]
 8004620:	42a3      	cmp	r3, r4
 8004622:	bf0c      	ite	eq
 8004624:	f8c8 2000 	streq.w	r2, [r8]
 8004628:	605a      	strne	r2, [r3, #4]
 800462a:	e7eb      	b.n	8004604 <_malloc_r+0xa8>
 800462c:	4623      	mov	r3, r4
 800462e:	6864      	ldr	r4, [r4, #4]
 8004630:	e7ae      	b.n	8004590 <_malloc_r+0x34>
 8004632:	463c      	mov	r4, r7
 8004634:	687f      	ldr	r7, [r7, #4]
 8004636:	e7b6      	b.n	80045a6 <_malloc_r+0x4a>
 8004638:	461a      	mov	r2, r3
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	42a3      	cmp	r3, r4
 800463e:	d1fb      	bne.n	8004638 <_malloc_r+0xdc>
 8004640:	2300      	movs	r3, #0
 8004642:	6053      	str	r3, [r2, #4]
 8004644:	e7de      	b.n	8004604 <_malloc_r+0xa8>
 8004646:	230c      	movs	r3, #12
 8004648:	6033      	str	r3, [r6, #0]
 800464a:	4630      	mov	r0, r6
 800464c:	f000 f80c 	bl	8004668 <__malloc_unlock>
 8004650:	e794      	b.n	800457c <_malloc_r+0x20>
 8004652:	6005      	str	r5, [r0, #0]
 8004654:	e7d6      	b.n	8004604 <_malloc_r+0xa8>
 8004656:	bf00      	nop
 8004658:	200003d0 	.word	0x200003d0

0800465c <__malloc_lock>:
 800465c:	4801      	ldr	r0, [pc, #4]	@ (8004664 <__malloc_lock+0x8>)
 800465e:	f7ff bf0f 	b.w	8004480 <__retarget_lock_acquire_recursive>
 8004662:	bf00      	nop
 8004664:	200003c8 	.word	0x200003c8

08004668 <__malloc_unlock>:
 8004668:	4801      	ldr	r0, [pc, #4]	@ (8004670 <__malloc_unlock+0x8>)
 800466a:	f7ff bf0a 	b.w	8004482 <__retarget_lock_release_recursive>
 800466e:	bf00      	nop
 8004670:	200003c8 	.word	0x200003c8

08004674 <__ssputs_r>:
 8004674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004678:	688e      	ldr	r6, [r1, #8]
 800467a:	461f      	mov	r7, r3
 800467c:	42be      	cmp	r6, r7
 800467e:	680b      	ldr	r3, [r1, #0]
 8004680:	4682      	mov	sl, r0
 8004682:	460c      	mov	r4, r1
 8004684:	4690      	mov	r8, r2
 8004686:	d82d      	bhi.n	80046e4 <__ssputs_r+0x70>
 8004688:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800468c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004690:	d026      	beq.n	80046e0 <__ssputs_r+0x6c>
 8004692:	6965      	ldr	r5, [r4, #20]
 8004694:	6909      	ldr	r1, [r1, #16]
 8004696:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800469a:	eba3 0901 	sub.w	r9, r3, r1
 800469e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80046a2:	1c7b      	adds	r3, r7, #1
 80046a4:	444b      	add	r3, r9
 80046a6:	106d      	asrs	r5, r5, #1
 80046a8:	429d      	cmp	r5, r3
 80046aa:	bf38      	it	cc
 80046ac:	461d      	movcc	r5, r3
 80046ae:	0553      	lsls	r3, r2, #21
 80046b0:	d527      	bpl.n	8004702 <__ssputs_r+0x8e>
 80046b2:	4629      	mov	r1, r5
 80046b4:	f7ff ff52 	bl	800455c <_malloc_r>
 80046b8:	4606      	mov	r6, r0
 80046ba:	b360      	cbz	r0, 8004716 <__ssputs_r+0xa2>
 80046bc:	6921      	ldr	r1, [r4, #16]
 80046be:	464a      	mov	r2, r9
 80046c0:	f000 fae6 	bl	8004c90 <memcpy>
 80046c4:	89a3      	ldrh	r3, [r4, #12]
 80046c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80046ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046ce:	81a3      	strh	r3, [r4, #12]
 80046d0:	6126      	str	r6, [r4, #16]
 80046d2:	6165      	str	r5, [r4, #20]
 80046d4:	444e      	add	r6, r9
 80046d6:	eba5 0509 	sub.w	r5, r5, r9
 80046da:	6026      	str	r6, [r4, #0]
 80046dc:	60a5      	str	r5, [r4, #8]
 80046de:	463e      	mov	r6, r7
 80046e0:	42be      	cmp	r6, r7
 80046e2:	d900      	bls.n	80046e6 <__ssputs_r+0x72>
 80046e4:	463e      	mov	r6, r7
 80046e6:	6820      	ldr	r0, [r4, #0]
 80046e8:	4632      	mov	r2, r6
 80046ea:	4641      	mov	r1, r8
 80046ec:	f000 faa6 	bl	8004c3c <memmove>
 80046f0:	68a3      	ldr	r3, [r4, #8]
 80046f2:	1b9b      	subs	r3, r3, r6
 80046f4:	60a3      	str	r3, [r4, #8]
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	4433      	add	r3, r6
 80046fa:	6023      	str	r3, [r4, #0]
 80046fc:	2000      	movs	r0, #0
 80046fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004702:	462a      	mov	r2, r5
 8004704:	f000 fad2 	bl	8004cac <_realloc_r>
 8004708:	4606      	mov	r6, r0
 800470a:	2800      	cmp	r0, #0
 800470c:	d1e0      	bne.n	80046d0 <__ssputs_r+0x5c>
 800470e:	6921      	ldr	r1, [r4, #16]
 8004710:	4650      	mov	r0, sl
 8004712:	f7ff feb7 	bl	8004484 <_free_r>
 8004716:	230c      	movs	r3, #12
 8004718:	f8ca 3000 	str.w	r3, [sl]
 800471c:	89a3      	ldrh	r3, [r4, #12]
 800471e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004722:	81a3      	strh	r3, [r4, #12]
 8004724:	f04f 30ff 	mov.w	r0, #4294967295
 8004728:	e7e9      	b.n	80046fe <__ssputs_r+0x8a>
	...

0800472c <_svfiprintf_r>:
 800472c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004730:	4698      	mov	r8, r3
 8004732:	898b      	ldrh	r3, [r1, #12]
 8004734:	061b      	lsls	r3, r3, #24
 8004736:	b09d      	sub	sp, #116	@ 0x74
 8004738:	4607      	mov	r7, r0
 800473a:	460d      	mov	r5, r1
 800473c:	4614      	mov	r4, r2
 800473e:	d510      	bpl.n	8004762 <_svfiprintf_r+0x36>
 8004740:	690b      	ldr	r3, [r1, #16]
 8004742:	b973      	cbnz	r3, 8004762 <_svfiprintf_r+0x36>
 8004744:	2140      	movs	r1, #64	@ 0x40
 8004746:	f7ff ff09 	bl	800455c <_malloc_r>
 800474a:	6028      	str	r0, [r5, #0]
 800474c:	6128      	str	r0, [r5, #16]
 800474e:	b930      	cbnz	r0, 800475e <_svfiprintf_r+0x32>
 8004750:	230c      	movs	r3, #12
 8004752:	603b      	str	r3, [r7, #0]
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	b01d      	add	sp, #116	@ 0x74
 800475a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800475e:	2340      	movs	r3, #64	@ 0x40
 8004760:	616b      	str	r3, [r5, #20]
 8004762:	2300      	movs	r3, #0
 8004764:	9309      	str	r3, [sp, #36]	@ 0x24
 8004766:	2320      	movs	r3, #32
 8004768:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800476c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004770:	2330      	movs	r3, #48	@ 0x30
 8004772:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004910 <_svfiprintf_r+0x1e4>
 8004776:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800477a:	f04f 0901 	mov.w	r9, #1
 800477e:	4623      	mov	r3, r4
 8004780:	469a      	mov	sl, r3
 8004782:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004786:	b10a      	cbz	r2, 800478c <_svfiprintf_r+0x60>
 8004788:	2a25      	cmp	r2, #37	@ 0x25
 800478a:	d1f9      	bne.n	8004780 <_svfiprintf_r+0x54>
 800478c:	ebba 0b04 	subs.w	fp, sl, r4
 8004790:	d00b      	beq.n	80047aa <_svfiprintf_r+0x7e>
 8004792:	465b      	mov	r3, fp
 8004794:	4622      	mov	r2, r4
 8004796:	4629      	mov	r1, r5
 8004798:	4638      	mov	r0, r7
 800479a:	f7ff ff6b 	bl	8004674 <__ssputs_r>
 800479e:	3001      	adds	r0, #1
 80047a0:	f000 80a7 	beq.w	80048f2 <_svfiprintf_r+0x1c6>
 80047a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047a6:	445a      	add	r2, fp
 80047a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80047aa:	f89a 3000 	ldrb.w	r3, [sl]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	f000 809f 	beq.w	80048f2 <_svfiprintf_r+0x1c6>
 80047b4:	2300      	movs	r3, #0
 80047b6:	f04f 32ff 	mov.w	r2, #4294967295
 80047ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047be:	f10a 0a01 	add.w	sl, sl, #1
 80047c2:	9304      	str	r3, [sp, #16]
 80047c4:	9307      	str	r3, [sp, #28]
 80047c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80047ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80047cc:	4654      	mov	r4, sl
 80047ce:	2205      	movs	r2, #5
 80047d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047d4:	484e      	ldr	r0, [pc, #312]	@ (8004910 <_svfiprintf_r+0x1e4>)
 80047d6:	f7fb fd0b 	bl	80001f0 <memchr>
 80047da:	9a04      	ldr	r2, [sp, #16]
 80047dc:	b9d8      	cbnz	r0, 8004816 <_svfiprintf_r+0xea>
 80047de:	06d0      	lsls	r0, r2, #27
 80047e0:	bf44      	itt	mi
 80047e2:	2320      	movmi	r3, #32
 80047e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047e8:	0711      	lsls	r1, r2, #28
 80047ea:	bf44      	itt	mi
 80047ec:	232b      	movmi	r3, #43	@ 0x2b
 80047ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047f2:	f89a 3000 	ldrb.w	r3, [sl]
 80047f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80047f8:	d015      	beq.n	8004826 <_svfiprintf_r+0xfa>
 80047fa:	9a07      	ldr	r2, [sp, #28]
 80047fc:	4654      	mov	r4, sl
 80047fe:	2000      	movs	r0, #0
 8004800:	f04f 0c0a 	mov.w	ip, #10
 8004804:	4621      	mov	r1, r4
 8004806:	f811 3b01 	ldrb.w	r3, [r1], #1
 800480a:	3b30      	subs	r3, #48	@ 0x30
 800480c:	2b09      	cmp	r3, #9
 800480e:	d94b      	bls.n	80048a8 <_svfiprintf_r+0x17c>
 8004810:	b1b0      	cbz	r0, 8004840 <_svfiprintf_r+0x114>
 8004812:	9207      	str	r2, [sp, #28]
 8004814:	e014      	b.n	8004840 <_svfiprintf_r+0x114>
 8004816:	eba0 0308 	sub.w	r3, r0, r8
 800481a:	fa09 f303 	lsl.w	r3, r9, r3
 800481e:	4313      	orrs	r3, r2
 8004820:	9304      	str	r3, [sp, #16]
 8004822:	46a2      	mov	sl, r4
 8004824:	e7d2      	b.n	80047cc <_svfiprintf_r+0xa0>
 8004826:	9b03      	ldr	r3, [sp, #12]
 8004828:	1d19      	adds	r1, r3, #4
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	9103      	str	r1, [sp, #12]
 800482e:	2b00      	cmp	r3, #0
 8004830:	bfbb      	ittet	lt
 8004832:	425b      	neglt	r3, r3
 8004834:	f042 0202 	orrlt.w	r2, r2, #2
 8004838:	9307      	strge	r3, [sp, #28]
 800483a:	9307      	strlt	r3, [sp, #28]
 800483c:	bfb8      	it	lt
 800483e:	9204      	strlt	r2, [sp, #16]
 8004840:	7823      	ldrb	r3, [r4, #0]
 8004842:	2b2e      	cmp	r3, #46	@ 0x2e
 8004844:	d10a      	bne.n	800485c <_svfiprintf_r+0x130>
 8004846:	7863      	ldrb	r3, [r4, #1]
 8004848:	2b2a      	cmp	r3, #42	@ 0x2a
 800484a:	d132      	bne.n	80048b2 <_svfiprintf_r+0x186>
 800484c:	9b03      	ldr	r3, [sp, #12]
 800484e:	1d1a      	adds	r2, r3, #4
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	9203      	str	r2, [sp, #12]
 8004854:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004858:	3402      	adds	r4, #2
 800485a:	9305      	str	r3, [sp, #20]
 800485c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004920 <_svfiprintf_r+0x1f4>
 8004860:	7821      	ldrb	r1, [r4, #0]
 8004862:	2203      	movs	r2, #3
 8004864:	4650      	mov	r0, sl
 8004866:	f7fb fcc3 	bl	80001f0 <memchr>
 800486a:	b138      	cbz	r0, 800487c <_svfiprintf_r+0x150>
 800486c:	9b04      	ldr	r3, [sp, #16]
 800486e:	eba0 000a 	sub.w	r0, r0, sl
 8004872:	2240      	movs	r2, #64	@ 0x40
 8004874:	4082      	lsls	r2, r0
 8004876:	4313      	orrs	r3, r2
 8004878:	3401      	adds	r4, #1
 800487a:	9304      	str	r3, [sp, #16]
 800487c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004880:	4824      	ldr	r0, [pc, #144]	@ (8004914 <_svfiprintf_r+0x1e8>)
 8004882:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004886:	2206      	movs	r2, #6
 8004888:	f7fb fcb2 	bl	80001f0 <memchr>
 800488c:	2800      	cmp	r0, #0
 800488e:	d036      	beq.n	80048fe <_svfiprintf_r+0x1d2>
 8004890:	4b21      	ldr	r3, [pc, #132]	@ (8004918 <_svfiprintf_r+0x1ec>)
 8004892:	bb1b      	cbnz	r3, 80048dc <_svfiprintf_r+0x1b0>
 8004894:	9b03      	ldr	r3, [sp, #12]
 8004896:	3307      	adds	r3, #7
 8004898:	f023 0307 	bic.w	r3, r3, #7
 800489c:	3308      	adds	r3, #8
 800489e:	9303      	str	r3, [sp, #12]
 80048a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048a2:	4433      	add	r3, r6
 80048a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80048a6:	e76a      	b.n	800477e <_svfiprintf_r+0x52>
 80048a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80048ac:	460c      	mov	r4, r1
 80048ae:	2001      	movs	r0, #1
 80048b0:	e7a8      	b.n	8004804 <_svfiprintf_r+0xd8>
 80048b2:	2300      	movs	r3, #0
 80048b4:	3401      	adds	r4, #1
 80048b6:	9305      	str	r3, [sp, #20]
 80048b8:	4619      	mov	r1, r3
 80048ba:	f04f 0c0a 	mov.w	ip, #10
 80048be:	4620      	mov	r0, r4
 80048c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048c4:	3a30      	subs	r2, #48	@ 0x30
 80048c6:	2a09      	cmp	r2, #9
 80048c8:	d903      	bls.n	80048d2 <_svfiprintf_r+0x1a6>
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d0c6      	beq.n	800485c <_svfiprintf_r+0x130>
 80048ce:	9105      	str	r1, [sp, #20]
 80048d0:	e7c4      	b.n	800485c <_svfiprintf_r+0x130>
 80048d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80048d6:	4604      	mov	r4, r0
 80048d8:	2301      	movs	r3, #1
 80048da:	e7f0      	b.n	80048be <_svfiprintf_r+0x192>
 80048dc:	ab03      	add	r3, sp, #12
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	462a      	mov	r2, r5
 80048e2:	4b0e      	ldr	r3, [pc, #56]	@ (800491c <_svfiprintf_r+0x1f0>)
 80048e4:	a904      	add	r1, sp, #16
 80048e6:	4638      	mov	r0, r7
 80048e8:	f3af 8000 	nop.w
 80048ec:	1c42      	adds	r2, r0, #1
 80048ee:	4606      	mov	r6, r0
 80048f0:	d1d6      	bne.n	80048a0 <_svfiprintf_r+0x174>
 80048f2:	89ab      	ldrh	r3, [r5, #12]
 80048f4:	065b      	lsls	r3, r3, #25
 80048f6:	f53f af2d 	bmi.w	8004754 <_svfiprintf_r+0x28>
 80048fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80048fc:	e72c      	b.n	8004758 <_svfiprintf_r+0x2c>
 80048fe:	ab03      	add	r3, sp, #12
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	462a      	mov	r2, r5
 8004904:	4b05      	ldr	r3, [pc, #20]	@ (800491c <_svfiprintf_r+0x1f0>)
 8004906:	a904      	add	r1, sp, #16
 8004908:	4638      	mov	r0, r7
 800490a:	f000 f879 	bl	8004a00 <_printf_i>
 800490e:	e7ed      	b.n	80048ec <_svfiprintf_r+0x1c0>
 8004910:	08004e5c 	.word	0x08004e5c
 8004914:	08004e66 	.word	0x08004e66
 8004918:	00000000 	.word	0x00000000
 800491c:	08004675 	.word	0x08004675
 8004920:	08004e62 	.word	0x08004e62

08004924 <_printf_common>:
 8004924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004928:	4616      	mov	r6, r2
 800492a:	4698      	mov	r8, r3
 800492c:	688a      	ldr	r2, [r1, #8]
 800492e:	690b      	ldr	r3, [r1, #16]
 8004930:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004934:	4293      	cmp	r3, r2
 8004936:	bfb8      	it	lt
 8004938:	4613      	movlt	r3, r2
 800493a:	6033      	str	r3, [r6, #0]
 800493c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004940:	4607      	mov	r7, r0
 8004942:	460c      	mov	r4, r1
 8004944:	b10a      	cbz	r2, 800494a <_printf_common+0x26>
 8004946:	3301      	adds	r3, #1
 8004948:	6033      	str	r3, [r6, #0]
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	0699      	lsls	r1, r3, #26
 800494e:	bf42      	ittt	mi
 8004950:	6833      	ldrmi	r3, [r6, #0]
 8004952:	3302      	addmi	r3, #2
 8004954:	6033      	strmi	r3, [r6, #0]
 8004956:	6825      	ldr	r5, [r4, #0]
 8004958:	f015 0506 	ands.w	r5, r5, #6
 800495c:	d106      	bne.n	800496c <_printf_common+0x48>
 800495e:	f104 0a19 	add.w	sl, r4, #25
 8004962:	68e3      	ldr	r3, [r4, #12]
 8004964:	6832      	ldr	r2, [r6, #0]
 8004966:	1a9b      	subs	r3, r3, r2
 8004968:	42ab      	cmp	r3, r5
 800496a:	dc26      	bgt.n	80049ba <_printf_common+0x96>
 800496c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004970:	6822      	ldr	r2, [r4, #0]
 8004972:	3b00      	subs	r3, #0
 8004974:	bf18      	it	ne
 8004976:	2301      	movne	r3, #1
 8004978:	0692      	lsls	r2, r2, #26
 800497a:	d42b      	bmi.n	80049d4 <_printf_common+0xb0>
 800497c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004980:	4641      	mov	r1, r8
 8004982:	4638      	mov	r0, r7
 8004984:	47c8      	blx	r9
 8004986:	3001      	adds	r0, #1
 8004988:	d01e      	beq.n	80049c8 <_printf_common+0xa4>
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	6922      	ldr	r2, [r4, #16]
 800498e:	f003 0306 	and.w	r3, r3, #6
 8004992:	2b04      	cmp	r3, #4
 8004994:	bf02      	ittt	eq
 8004996:	68e5      	ldreq	r5, [r4, #12]
 8004998:	6833      	ldreq	r3, [r6, #0]
 800499a:	1aed      	subeq	r5, r5, r3
 800499c:	68a3      	ldr	r3, [r4, #8]
 800499e:	bf0c      	ite	eq
 80049a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049a4:	2500      	movne	r5, #0
 80049a6:	4293      	cmp	r3, r2
 80049a8:	bfc4      	itt	gt
 80049aa:	1a9b      	subgt	r3, r3, r2
 80049ac:	18ed      	addgt	r5, r5, r3
 80049ae:	2600      	movs	r6, #0
 80049b0:	341a      	adds	r4, #26
 80049b2:	42b5      	cmp	r5, r6
 80049b4:	d11a      	bne.n	80049ec <_printf_common+0xc8>
 80049b6:	2000      	movs	r0, #0
 80049b8:	e008      	b.n	80049cc <_printf_common+0xa8>
 80049ba:	2301      	movs	r3, #1
 80049bc:	4652      	mov	r2, sl
 80049be:	4641      	mov	r1, r8
 80049c0:	4638      	mov	r0, r7
 80049c2:	47c8      	blx	r9
 80049c4:	3001      	adds	r0, #1
 80049c6:	d103      	bne.n	80049d0 <_printf_common+0xac>
 80049c8:	f04f 30ff 	mov.w	r0, #4294967295
 80049cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049d0:	3501      	adds	r5, #1
 80049d2:	e7c6      	b.n	8004962 <_printf_common+0x3e>
 80049d4:	18e1      	adds	r1, r4, r3
 80049d6:	1c5a      	adds	r2, r3, #1
 80049d8:	2030      	movs	r0, #48	@ 0x30
 80049da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80049de:	4422      	add	r2, r4
 80049e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80049e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80049e8:	3302      	adds	r3, #2
 80049ea:	e7c7      	b.n	800497c <_printf_common+0x58>
 80049ec:	2301      	movs	r3, #1
 80049ee:	4622      	mov	r2, r4
 80049f0:	4641      	mov	r1, r8
 80049f2:	4638      	mov	r0, r7
 80049f4:	47c8      	blx	r9
 80049f6:	3001      	adds	r0, #1
 80049f8:	d0e6      	beq.n	80049c8 <_printf_common+0xa4>
 80049fa:	3601      	adds	r6, #1
 80049fc:	e7d9      	b.n	80049b2 <_printf_common+0x8e>
	...

08004a00 <_printf_i>:
 8004a00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a04:	7e0f      	ldrb	r7, [r1, #24]
 8004a06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004a08:	2f78      	cmp	r7, #120	@ 0x78
 8004a0a:	4691      	mov	r9, r2
 8004a0c:	4680      	mov	r8, r0
 8004a0e:	460c      	mov	r4, r1
 8004a10:	469a      	mov	sl, r3
 8004a12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a16:	d807      	bhi.n	8004a28 <_printf_i+0x28>
 8004a18:	2f62      	cmp	r7, #98	@ 0x62
 8004a1a:	d80a      	bhi.n	8004a32 <_printf_i+0x32>
 8004a1c:	2f00      	cmp	r7, #0
 8004a1e:	f000 80d1 	beq.w	8004bc4 <_printf_i+0x1c4>
 8004a22:	2f58      	cmp	r7, #88	@ 0x58
 8004a24:	f000 80b8 	beq.w	8004b98 <_printf_i+0x198>
 8004a28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a30:	e03a      	b.n	8004aa8 <_printf_i+0xa8>
 8004a32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a36:	2b15      	cmp	r3, #21
 8004a38:	d8f6      	bhi.n	8004a28 <_printf_i+0x28>
 8004a3a:	a101      	add	r1, pc, #4	@ (adr r1, 8004a40 <_printf_i+0x40>)
 8004a3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a40:	08004a99 	.word	0x08004a99
 8004a44:	08004aad 	.word	0x08004aad
 8004a48:	08004a29 	.word	0x08004a29
 8004a4c:	08004a29 	.word	0x08004a29
 8004a50:	08004a29 	.word	0x08004a29
 8004a54:	08004a29 	.word	0x08004a29
 8004a58:	08004aad 	.word	0x08004aad
 8004a5c:	08004a29 	.word	0x08004a29
 8004a60:	08004a29 	.word	0x08004a29
 8004a64:	08004a29 	.word	0x08004a29
 8004a68:	08004a29 	.word	0x08004a29
 8004a6c:	08004bab 	.word	0x08004bab
 8004a70:	08004ad7 	.word	0x08004ad7
 8004a74:	08004b65 	.word	0x08004b65
 8004a78:	08004a29 	.word	0x08004a29
 8004a7c:	08004a29 	.word	0x08004a29
 8004a80:	08004bcd 	.word	0x08004bcd
 8004a84:	08004a29 	.word	0x08004a29
 8004a88:	08004ad7 	.word	0x08004ad7
 8004a8c:	08004a29 	.word	0x08004a29
 8004a90:	08004a29 	.word	0x08004a29
 8004a94:	08004b6d 	.word	0x08004b6d
 8004a98:	6833      	ldr	r3, [r6, #0]
 8004a9a:	1d1a      	adds	r2, r3, #4
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6032      	str	r2, [r6, #0]
 8004aa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004aa4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e09c      	b.n	8004be6 <_printf_i+0x1e6>
 8004aac:	6833      	ldr	r3, [r6, #0]
 8004aae:	6820      	ldr	r0, [r4, #0]
 8004ab0:	1d19      	adds	r1, r3, #4
 8004ab2:	6031      	str	r1, [r6, #0]
 8004ab4:	0606      	lsls	r6, r0, #24
 8004ab6:	d501      	bpl.n	8004abc <_printf_i+0xbc>
 8004ab8:	681d      	ldr	r5, [r3, #0]
 8004aba:	e003      	b.n	8004ac4 <_printf_i+0xc4>
 8004abc:	0645      	lsls	r5, r0, #25
 8004abe:	d5fb      	bpl.n	8004ab8 <_printf_i+0xb8>
 8004ac0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ac4:	2d00      	cmp	r5, #0
 8004ac6:	da03      	bge.n	8004ad0 <_printf_i+0xd0>
 8004ac8:	232d      	movs	r3, #45	@ 0x2d
 8004aca:	426d      	negs	r5, r5
 8004acc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ad0:	4858      	ldr	r0, [pc, #352]	@ (8004c34 <_printf_i+0x234>)
 8004ad2:	230a      	movs	r3, #10
 8004ad4:	e011      	b.n	8004afa <_printf_i+0xfa>
 8004ad6:	6821      	ldr	r1, [r4, #0]
 8004ad8:	6833      	ldr	r3, [r6, #0]
 8004ada:	0608      	lsls	r0, r1, #24
 8004adc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ae0:	d402      	bmi.n	8004ae8 <_printf_i+0xe8>
 8004ae2:	0649      	lsls	r1, r1, #25
 8004ae4:	bf48      	it	mi
 8004ae6:	b2ad      	uxthmi	r5, r5
 8004ae8:	2f6f      	cmp	r7, #111	@ 0x6f
 8004aea:	4852      	ldr	r0, [pc, #328]	@ (8004c34 <_printf_i+0x234>)
 8004aec:	6033      	str	r3, [r6, #0]
 8004aee:	bf14      	ite	ne
 8004af0:	230a      	movne	r3, #10
 8004af2:	2308      	moveq	r3, #8
 8004af4:	2100      	movs	r1, #0
 8004af6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004afa:	6866      	ldr	r6, [r4, #4]
 8004afc:	60a6      	str	r6, [r4, #8]
 8004afe:	2e00      	cmp	r6, #0
 8004b00:	db05      	blt.n	8004b0e <_printf_i+0x10e>
 8004b02:	6821      	ldr	r1, [r4, #0]
 8004b04:	432e      	orrs	r6, r5
 8004b06:	f021 0104 	bic.w	r1, r1, #4
 8004b0a:	6021      	str	r1, [r4, #0]
 8004b0c:	d04b      	beq.n	8004ba6 <_printf_i+0x1a6>
 8004b0e:	4616      	mov	r6, r2
 8004b10:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b14:	fb03 5711 	mls	r7, r3, r1, r5
 8004b18:	5dc7      	ldrb	r7, [r0, r7]
 8004b1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b1e:	462f      	mov	r7, r5
 8004b20:	42bb      	cmp	r3, r7
 8004b22:	460d      	mov	r5, r1
 8004b24:	d9f4      	bls.n	8004b10 <_printf_i+0x110>
 8004b26:	2b08      	cmp	r3, #8
 8004b28:	d10b      	bne.n	8004b42 <_printf_i+0x142>
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	07df      	lsls	r7, r3, #31
 8004b2e:	d508      	bpl.n	8004b42 <_printf_i+0x142>
 8004b30:	6923      	ldr	r3, [r4, #16]
 8004b32:	6861      	ldr	r1, [r4, #4]
 8004b34:	4299      	cmp	r1, r3
 8004b36:	bfde      	ittt	le
 8004b38:	2330      	movle	r3, #48	@ 0x30
 8004b3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b42:	1b92      	subs	r2, r2, r6
 8004b44:	6122      	str	r2, [r4, #16]
 8004b46:	f8cd a000 	str.w	sl, [sp]
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	aa03      	add	r2, sp, #12
 8004b4e:	4621      	mov	r1, r4
 8004b50:	4640      	mov	r0, r8
 8004b52:	f7ff fee7 	bl	8004924 <_printf_common>
 8004b56:	3001      	adds	r0, #1
 8004b58:	d14a      	bne.n	8004bf0 <_printf_i+0x1f0>
 8004b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5e:	b004      	add	sp, #16
 8004b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	f043 0320 	orr.w	r3, r3, #32
 8004b6a:	6023      	str	r3, [r4, #0]
 8004b6c:	4832      	ldr	r0, [pc, #200]	@ (8004c38 <_printf_i+0x238>)
 8004b6e:	2778      	movs	r7, #120	@ 0x78
 8004b70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b74:	6823      	ldr	r3, [r4, #0]
 8004b76:	6831      	ldr	r1, [r6, #0]
 8004b78:	061f      	lsls	r7, r3, #24
 8004b7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b7e:	d402      	bmi.n	8004b86 <_printf_i+0x186>
 8004b80:	065f      	lsls	r7, r3, #25
 8004b82:	bf48      	it	mi
 8004b84:	b2ad      	uxthmi	r5, r5
 8004b86:	6031      	str	r1, [r6, #0]
 8004b88:	07d9      	lsls	r1, r3, #31
 8004b8a:	bf44      	itt	mi
 8004b8c:	f043 0320 	orrmi.w	r3, r3, #32
 8004b90:	6023      	strmi	r3, [r4, #0]
 8004b92:	b11d      	cbz	r5, 8004b9c <_printf_i+0x19c>
 8004b94:	2310      	movs	r3, #16
 8004b96:	e7ad      	b.n	8004af4 <_printf_i+0xf4>
 8004b98:	4826      	ldr	r0, [pc, #152]	@ (8004c34 <_printf_i+0x234>)
 8004b9a:	e7e9      	b.n	8004b70 <_printf_i+0x170>
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	f023 0320 	bic.w	r3, r3, #32
 8004ba2:	6023      	str	r3, [r4, #0]
 8004ba4:	e7f6      	b.n	8004b94 <_printf_i+0x194>
 8004ba6:	4616      	mov	r6, r2
 8004ba8:	e7bd      	b.n	8004b26 <_printf_i+0x126>
 8004baa:	6833      	ldr	r3, [r6, #0]
 8004bac:	6825      	ldr	r5, [r4, #0]
 8004bae:	6961      	ldr	r1, [r4, #20]
 8004bb0:	1d18      	adds	r0, r3, #4
 8004bb2:	6030      	str	r0, [r6, #0]
 8004bb4:	062e      	lsls	r6, r5, #24
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	d501      	bpl.n	8004bbe <_printf_i+0x1be>
 8004bba:	6019      	str	r1, [r3, #0]
 8004bbc:	e002      	b.n	8004bc4 <_printf_i+0x1c4>
 8004bbe:	0668      	lsls	r0, r5, #25
 8004bc0:	d5fb      	bpl.n	8004bba <_printf_i+0x1ba>
 8004bc2:	8019      	strh	r1, [r3, #0]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	6123      	str	r3, [r4, #16]
 8004bc8:	4616      	mov	r6, r2
 8004bca:	e7bc      	b.n	8004b46 <_printf_i+0x146>
 8004bcc:	6833      	ldr	r3, [r6, #0]
 8004bce:	1d1a      	adds	r2, r3, #4
 8004bd0:	6032      	str	r2, [r6, #0]
 8004bd2:	681e      	ldr	r6, [r3, #0]
 8004bd4:	6862      	ldr	r2, [r4, #4]
 8004bd6:	2100      	movs	r1, #0
 8004bd8:	4630      	mov	r0, r6
 8004bda:	f7fb fb09 	bl	80001f0 <memchr>
 8004bde:	b108      	cbz	r0, 8004be4 <_printf_i+0x1e4>
 8004be0:	1b80      	subs	r0, r0, r6
 8004be2:	6060      	str	r0, [r4, #4]
 8004be4:	6863      	ldr	r3, [r4, #4]
 8004be6:	6123      	str	r3, [r4, #16]
 8004be8:	2300      	movs	r3, #0
 8004bea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bee:	e7aa      	b.n	8004b46 <_printf_i+0x146>
 8004bf0:	6923      	ldr	r3, [r4, #16]
 8004bf2:	4632      	mov	r2, r6
 8004bf4:	4649      	mov	r1, r9
 8004bf6:	4640      	mov	r0, r8
 8004bf8:	47d0      	blx	sl
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	d0ad      	beq.n	8004b5a <_printf_i+0x15a>
 8004bfe:	6823      	ldr	r3, [r4, #0]
 8004c00:	079b      	lsls	r3, r3, #30
 8004c02:	d413      	bmi.n	8004c2c <_printf_i+0x22c>
 8004c04:	68e0      	ldr	r0, [r4, #12]
 8004c06:	9b03      	ldr	r3, [sp, #12]
 8004c08:	4298      	cmp	r0, r3
 8004c0a:	bfb8      	it	lt
 8004c0c:	4618      	movlt	r0, r3
 8004c0e:	e7a6      	b.n	8004b5e <_printf_i+0x15e>
 8004c10:	2301      	movs	r3, #1
 8004c12:	4632      	mov	r2, r6
 8004c14:	4649      	mov	r1, r9
 8004c16:	4640      	mov	r0, r8
 8004c18:	47d0      	blx	sl
 8004c1a:	3001      	adds	r0, #1
 8004c1c:	d09d      	beq.n	8004b5a <_printf_i+0x15a>
 8004c1e:	3501      	adds	r5, #1
 8004c20:	68e3      	ldr	r3, [r4, #12]
 8004c22:	9903      	ldr	r1, [sp, #12]
 8004c24:	1a5b      	subs	r3, r3, r1
 8004c26:	42ab      	cmp	r3, r5
 8004c28:	dcf2      	bgt.n	8004c10 <_printf_i+0x210>
 8004c2a:	e7eb      	b.n	8004c04 <_printf_i+0x204>
 8004c2c:	2500      	movs	r5, #0
 8004c2e:	f104 0619 	add.w	r6, r4, #25
 8004c32:	e7f5      	b.n	8004c20 <_printf_i+0x220>
 8004c34:	08004e6d 	.word	0x08004e6d
 8004c38:	08004e7e 	.word	0x08004e7e

08004c3c <memmove>:
 8004c3c:	4288      	cmp	r0, r1
 8004c3e:	b510      	push	{r4, lr}
 8004c40:	eb01 0402 	add.w	r4, r1, r2
 8004c44:	d902      	bls.n	8004c4c <memmove+0x10>
 8004c46:	4284      	cmp	r4, r0
 8004c48:	4623      	mov	r3, r4
 8004c4a:	d807      	bhi.n	8004c5c <memmove+0x20>
 8004c4c:	1e43      	subs	r3, r0, #1
 8004c4e:	42a1      	cmp	r1, r4
 8004c50:	d008      	beq.n	8004c64 <memmove+0x28>
 8004c52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c5a:	e7f8      	b.n	8004c4e <memmove+0x12>
 8004c5c:	4402      	add	r2, r0
 8004c5e:	4601      	mov	r1, r0
 8004c60:	428a      	cmp	r2, r1
 8004c62:	d100      	bne.n	8004c66 <memmove+0x2a>
 8004c64:	bd10      	pop	{r4, pc}
 8004c66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c6e:	e7f7      	b.n	8004c60 <memmove+0x24>

08004c70 <_sbrk_r>:
 8004c70:	b538      	push	{r3, r4, r5, lr}
 8004c72:	4d06      	ldr	r5, [pc, #24]	@ (8004c8c <_sbrk_r+0x1c>)
 8004c74:	2300      	movs	r3, #0
 8004c76:	4604      	mov	r4, r0
 8004c78:	4608      	mov	r0, r1
 8004c7a:	602b      	str	r3, [r5, #0]
 8004c7c:	f7fc fe34 	bl	80018e8 <_sbrk>
 8004c80:	1c43      	adds	r3, r0, #1
 8004c82:	d102      	bne.n	8004c8a <_sbrk_r+0x1a>
 8004c84:	682b      	ldr	r3, [r5, #0]
 8004c86:	b103      	cbz	r3, 8004c8a <_sbrk_r+0x1a>
 8004c88:	6023      	str	r3, [r4, #0]
 8004c8a:	bd38      	pop	{r3, r4, r5, pc}
 8004c8c:	200003c4 	.word	0x200003c4

08004c90 <memcpy>:
 8004c90:	440a      	add	r2, r1
 8004c92:	4291      	cmp	r1, r2
 8004c94:	f100 33ff 	add.w	r3, r0, #4294967295
 8004c98:	d100      	bne.n	8004c9c <memcpy+0xc>
 8004c9a:	4770      	bx	lr
 8004c9c:	b510      	push	{r4, lr}
 8004c9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ca2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ca6:	4291      	cmp	r1, r2
 8004ca8:	d1f9      	bne.n	8004c9e <memcpy+0xe>
 8004caa:	bd10      	pop	{r4, pc}

08004cac <_realloc_r>:
 8004cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cb0:	4607      	mov	r7, r0
 8004cb2:	4614      	mov	r4, r2
 8004cb4:	460d      	mov	r5, r1
 8004cb6:	b921      	cbnz	r1, 8004cc2 <_realloc_r+0x16>
 8004cb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cbc:	4611      	mov	r1, r2
 8004cbe:	f7ff bc4d 	b.w	800455c <_malloc_r>
 8004cc2:	b92a      	cbnz	r2, 8004cd0 <_realloc_r+0x24>
 8004cc4:	f7ff fbde 	bl	8004484 <_free_r>
 8004cc8:	4625      	mov	r5, r4
 8004cca:	4628      	mov	r0, r5
 8004ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cd0:	f000 f81a 	bl	8004d08 <_malloc_usable_size_r>
 8004cd4:	4284      	cmp	r4, r0
 8004cd6:	4606      	mov	r6, r0
 8004cd8:	d802      	bhi.n	8004ce0 <_realloc_r+0x34>
 8004cda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004cde:	d8f4      	bhi.n	8004cca <_realloc_r+0x1e>
 8004ce0:	4621      	mov	r1, r4
 8004ce2:	4638      	mov	r0, r7
 8004ce4:	f7ff fc3a 	bl	800455c <_malloc_r>
 8004ce8:	4680      	mov	r8, r0
 8004cea:	b908      	cbnz	r0, 8004cf0 <_realloc_r+0x44>
 8004cec:	4645      	mov	r5, r8
 8004cee:	e7ec      	b.n	8004cca <_realloc_r+0x1e>
 8004cf0:	42b4      	cmp	r4, r6
 8004cf2:	4622      	mov	r2, r4
 8004cf4:	4629      	mov	r1, r5
 8004cf6:	bf28      	it	cs
 8004cf8:	4632      	movcs	r2, r6
 8004cfa:	f7ff ffc9 	bl	8004c90 <memcpy>
 8004cfe:	4629      	mov	r1, r5
 8004d00:	4638      	mov	r0, r7
 8004d02:	f7ff fbbf 	bl	8004484 <_free_r>
 8004d06:	e7f1      	b.n	8004cec <_realloc_r+0x40>

08004d08 <_malloc_usable_size_r>:
 8004d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d0c:	1f18      	subs	r0, r3, #4
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	bfbc      	itt	lt
 8004d12:	580b      	ldrlt	r3, [r1, r0]
 8004d14:	18c0      	addlt	r0, r0, r3
 8004d16:	4770      	bx	lr

08004d18 <sqrtf>:
 8004d18:	b508      	push	{r3, lr}
 8004d1a:	ed2d 8b02 	vpush	{d8}
 8004d1e:	eeb0 8a40 	vmov.f32	s16, s0
 8004d22:	f000 f857 	bl	8004dd4 <__ieee754_sqrtf>
 8004d26:	eeb4 8a48 	vcmp.f32	s16, s16
 8004d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d2e:	d60c      	bvs.n	8004d4a <sqrtf+0x32>
 8004d30:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8004d50 <sqrtf+0x38>
 8004d34:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d3c:	d505      	bpl.n	8004d4a <sqrtf+0x32>
 8004d3e:	f7ff fb75 	bl	800442c <__errno>
 8004d42:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004d46:	2321      	movs	r3, #33	@ 0x21
 8004d48:	6003      	str	r3, [r0, #0]
 8004d4a:	ecbd 8b02 	vpop	{d8}
 8004d4e:	bd08      	pop	{r3, pc}
 8004d50:	00000000 	.word	0x00000000

08004d54 <lrintf>:
 8004d54:	ee10 3a10 	vmov	r3, s0
 8004d58:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004d5c:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 8004d60:	281e      	cmp	r0, #30
 8004d62:	b082      	sub	sp, #8
 8004d64:	dc2c      	bgt.n	8004dc0 <lrintf+0x6c>
 8004d66:	2816      	cmp	r0, #22
 8004d68:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8004d6c:	dd09      	ble.n	8004d82 <lrintf+0x2e>
 8004d6e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004d72:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d76:	3a96      	subs	r2, #150	@ 0x96
 8004d78:	fa03 f002 	lsl.w	r0, r3, r2
 8004d7c:	b321      	cbz	r1, 8004dc8 <lrintf+0x74>
 8004d7e:	4240      	negs	r0, r0
 8004d80:	e022      	b.n	8004dc8 <lrintf+0x74>
 8004d82:	4b13      	ldr	r3, [pc, #76]	@ (8004dd0 <lrintf+0x7c>)
 8004d84:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004d88:	ed93 7a00 	vldr	s14, [r3]
 8004d8c:	ee37 0a00 	vadd.f32	s0, s14, s0
 8004d90:	ed8d 0a01 	vstr	s0, [sp, #4]
 8004d94:	eddd 7a01 	vldr	s15, [sp, #4]
 8004d98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d9c:	ee17 3a90 	vmov	r3, s15
 8004da0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8004da4:	d010      	beq.n	8004dc8 <lrintf+0x74>
 8004da6:	f3c3 50c7 	ubfx	r0, r3, #23, #8
 8004daa:	387f      	subs	r0, #127	@ 0x7f
 8004dac:	d40e      	bmi.n	8004dcc <lrintf+0x78>
 8004dae:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004db2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004db6:	f1c0 0017 	rsb	r0, r0, #23
 8004dba:	fa23 f000 	lsr.w	r0, r3, r0
 8004dbe:	e7dd      	b.n	8004d7c <lrintf+0x28>
 8004dc0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004dc4:	ee17 0a90 	vmov	r0, s15
 8004dc8:	b002      	add	sp, #8
 8004dca:	4770      	bx	lr
 8004dcc:	2000      	movs	r0, #0
 8004dce:	e7d5      	b.n	8004d7c <lrintf+0x28>
 8004dd0:	08004e90 	.word	0x08004e90

08004dd4 <__ieee754_sqrtf>:
 8004dd4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004dd8:	4770      	bx	lr
	...

08004ddc <_init>:
 8004ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dde:	bf00      	nop
 8004de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004de2:	bc08      	pop	{r3}
 8004de4:	469e      	mov	lr, r3
 8004de6:	4770      	bx	lr

08004de8 <_fini>:
 8004de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dea:	bf00      	nop
 8004dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dee:	bc08      	pop	{r3}
 8004df0:	469e      	mov	lr, r3
 8004df2:	4770      	bx	lr
