

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bicg.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1279606|  1279606|  4.261 ms|  4.261 ms|  1279607|  1279607|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_kernel_Pipeline_VITIS_LOOP_24_1_fu_30                  |kernel_Pipeline_VITIS_LOOP_24_1                  |      392|      392|  1.305 us|  1.305 us|      392|      392|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3_fu_36  |kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3  |  1279211|  1279211|  4.260 ms|  4.260 ms|  1279211|  1279211|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      947|      728|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       91|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      953|      819|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_kernel_Pipeline_VITIS_LOOP_24_1_fu_30                  |kernel_Pipeline_VITIS_LOOP_24_1                  |        0|   0|   11|   59|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3_fu_36  |kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3  |        0|   6|  936|  669|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                 |        0|   6|  947|  728|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  26|          5|    1|          5|
    |s_address0  |  14|          3|    9|         27|
    |s_ce0       |  14|          3|    1|          3|
    |s_ce1       |   9|          2|    1|          2|
    |s_d0        |  14|          3|   32|         96|
    |s_we0       |  14|          3|    1|          3|
    +------------+----+-----------+-----+-----------+
    |Total       |  91|         19|   45|        136|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  4|   0|    4|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_24_1_fu_30_ap_start_reg                  |  1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3_fu_36_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   |  6|   0|    6|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|A_address0  |  out|   18|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|s_address0  |  out|    9|   ap_memory|             s|         array|
|s_ce0       |  out|    1|   ap_memory|             s|         array|
|s_we0       |  out|    1|   ap_memory|             s|         array|
|s_d0        |  out|   32|   ap_memory|             s|         array|
|s_address1  |  out|    9|   ap_memory|             s|         array|
|s_ce1       |  out|    1|   ap_memory|             s|         array|
|s_q1        |   in|   32|   ap_memory|             s|         array|
|q_address0  |  out|    9|   ap_memory|             q|         array|
|q_ce0       |  out|    1|   ap_memory|             q|         array|
|q_we0       |  out|    1|   ap_memory|             q|         array|
|q_d0        |  out|   32|   ap_memory|             q|         array|
|p_address0  |  out|    9|   ap_memory|             p|         array|
|p_ce0       |  out|    1|   ap_memory|             p|         array|
|p_q0        |   in|   32|   ap_memory|             p|         array|
|r_address0  |  out|    9|   ap_memory|             r|         array|
|r_ce0       |  out|    1|   ap_memory|             r|         array|
|r_q0        |   in|   32|   ap_memory|             r|         array|
+------------+-----+-----+------------+--------------+--------------+

