Source Block: oh/elink/hdl/etx_io.v@64:74@HdlIdDef
   wire 	  txo_lclk90;
  
   wire 	  tx_new_frame;
   wire 	  tx_wr_wait_async;
   wire 	  tx_rd_wait_async;
   wire 	  firstedge;
   
`define IDLE    3'b000
`define CYCLE1  3'b001
`define CYCLE2  3'b010
`define CYCLE3  3'b011

Diff Content:
- 69    wire 	  firstedge;
+ 69    wire [7:0] 	  txo_data_ddr;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_io.v@62:72
   wire [7:0] 	  txo_data;
   wire 	  txo_frame;   
   wire 	  txo_lclk90;
  
   wire 	  tx_new_frame;
   wire 	  tx_wr_wait_async;
   wire 	  tx_rd_wait_async;
   wire 	  firstedge;
   
`define IDLE    3'b000
`define CYCLE1  3'b001

Clone Blocks 2:
oh/elink/hdl/etx_io.v@63:73
   wire 	  txo_frame;   
   wire 	  txo_lclk90;
  
   wire 	  tx_new_frame;
   wire 	  tx_wr_wait_async;
   wire 	  tx_rd_wait_async;
   wire 	  firstedge;
   
`define IDLE    3'b000
`define CYCLE1  3'b001
`define CYCLE2  3'b010

