{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495396116510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495396116510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 16:48:36 2017 " "Processing started: Sun May 21 16:48:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495396116510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495396116510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495396116510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495396116780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-SYN " "Found design unit 1: progmem-SYN" {  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "progmem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/progmem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.vhd" "" { Text "E:/GitHub Repos/RISC-Project/quartus/datamem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/programcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/programcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programcounter-Behavioral " "Found design unit 1: programcounter-Behavioral" {  } { { "../components/programcounter.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""} { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "../components/programcounter.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/programcounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/microprocessador/microprocessador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/microprocessador/microprocessador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessador-Behavioral " "Found design unit 1: microprocessador-Behavioral" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessador " "Found entity 1: microprocessador" {  } { { "../microprocessador/microprocessador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/microprocessador/microprocessador.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/datapath/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/datapath/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Behavioral " "Found design unit 1: datapath-Behavioral" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath/datapath.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/datapath/datapath.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"case\" controlador.vhdl(771) " "VHDL syntax error at controlador.vhdl(771) near text \"process\";  expecting \"case\"" {  } { { "../controlador/controlador.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/controlador/controlador.vhdl" 771 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/controlador/controlador.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file /github repos/risc-project/controlador/controlador.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/register8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-description " "Found design unit 1: register8-description" {  } { { "../components/register8.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register8.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../components/register8.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/register1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-description " "Found design unit 1: register1-description" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "../components/register1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/register1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/mux5to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux5to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5to1-behavioral " "Found design unit 1: mux5to1-behavioral" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "../components/mux5to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux5to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/mux4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../components/mux4to1.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/mux4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github repos/risc-project/components/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../components/ALU.vhdl" "" { Text "E:/GitHub Repos/RISC-Project/components/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495396117256 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495396117388 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 21 16:48:37 2017 " "Processing ended: Sun May 21 16:48:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495396117388 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495396117388 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495396117388 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495396117388 ""}
