#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Nov 15 10:27:13 2018
# Process ID: 5452
# Current directory: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1748 D:\PANDA\Study\VE370\Project\Project2\P2 single cycle\P2 single cycle.xpr
# Log file: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/vivado.log
# Journal file: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 817.855 ; gain = 61.227
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 859.551 ; gain = 3.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 904.531 ; gain = 30.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 904.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] clk01 is not declared [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 904.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 904.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 906.316 ; gain = 0.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 906.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 910.270 ; gain = 1.066
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 914.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 917.352 ; gain = 0.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 917.922 ; gain = 0.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 918.699 ; gain = 0.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
ERROR: [VRFC 10-91] WriteData is not declared [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:30]
ERROR: [VRFC 10-2787] module SingleCycle ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:23]
INFO: [VRFC 10-311] analyzing module IF
ERROR: [VRFC 10-2787] module IF ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:39]
INFO: [VRFC 10-311] analyzing module ID
ERROR: [VRFC 10-2787] module ID ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:78]
INFO: [VRFC 10-311] analyzing module EX
ERROR: [VRFC 10-2787] module EX ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:97]
INFO: [VRFC 10-311] analyzing module MEM
ERROR: [VRFC 10-2787] module MEM ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:110]
INFO: [VRFC 10-311] analyzing module WB
ERROR: [VRFC 10-2787] module WB ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:133]
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-2787] module control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:158]
INFO: [VRFC 10-311] analyzing module register
ERROR: [VRFC 10-2787] module register ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:278]
INFO: [VRFC 10-311] analyzing module ALU_control
ERROR: [VRFC 10-2787] module ALU_control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:292]
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:321]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 926.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 926.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
ERROR: [VRFC 10-1412] syntax error near ) [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:289]
WARNING: [VRFC 10-2096] empty statement in always construct [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:289]
WARNING: [VRFC 10-1771] potential always loop found [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:289]
ERROR: [VRFC 10-60] RegWrite is not a constant [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:289]
ERROR: [VRFC 10-51] Data is an unknown type [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:289]
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:289]
ERROR: [VRFC 10-2787] module register ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:278]
INFO: [VRFC 10-311] analyzing module ALU_control
ERROR: [VRFC 10-2787] module ALU_control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:292]
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:321]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 927.605 ; gain = 0.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 927.930 ; gain = 0.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 929.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 930.094 ; gain = 1.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 931.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 931.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 931.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 935.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 935.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 938.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 938.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 940.125 ; gain = 0.160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 940.527 ; gain = 0.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 943.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 943.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 943.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 943.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 944.160 ; gain = 0.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 945.023 ; gain = 0.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 945.734 ; gain = 0.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 947.203 ; gain = 1.336
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Nov 15 13:57:43 2018] Launched synth_1...
Run output will be captured here: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 958.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 958.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
ERROR: [VRFC 10-1412] syntax error near ] [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:297]
ERROR: [VRFC 10-2787] module register ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:285]
INFO: [VRFC 10-311] analyzing module ALU_control
ERROR: [VRFC 10-2787] module ALU_control ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:301]
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:330]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 958.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 958.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.355 ; gain = 175.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.387 ; gain = 0.426
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1142.977 ; gain = 0.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.504 ; gain = 0.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2458] undeclared symbol abc, assumed default net type wire [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.367 ; gain = 0.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1150.043 ; gain = 0.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.918 ; gain = 0.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port RegWrite [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/PANDA/Study/VE370/Project/Project2/P2 -notrace
couldn't read file "D:/PANDA/Study/VE370/Project/Project2/P2": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 15 15:01:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.801 ; gain = 0.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.770 ; gain = 0.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1169.781 ; gain = 0.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1171.016 ; gain = 1.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.152 ; gain = 0.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.262 ; gain = 0.738
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.348 ; gain = 0.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.434 ; gain = 0.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [Vivado 12-5357] 'setup' step aborted
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCycle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycle_behav xil_defaultlib.SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycle_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/PANDA/Study/VE370/Project/Project2/P2 -notrace
couldn't read file "D:/PANDA/Study/VE370/Project/Project2/P2": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 15 15:40:00 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycle_behav -key {Behavioral:sim_1:Functional:SingleCycle} -tclbatch {SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1185.488 ; gain = 0.531
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1569.051 ; gain = 370.063
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/synth/func/xsim/single_cycle_test_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/synth/func/xsim/single_cycle_test_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/synth/func/xsim/single_cycle_test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_0
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/synth/func/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot single_cycle_test_func_synth xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] SingleCycle expects 2 arguments [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1571.578 ; gain = 372.590
INFO: [Common 17-344] 'launch_simulation' was cancelled
export_ip_user_files -of_objects  [get_files {{D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v}}
current_sim simulation_120
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCycle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycle_behav xil_defaultlib.SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycle_behav -key {Behavioral:sim_1:Functional:SingleCycle} -tclbatch {SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCycle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycle_behav xil_defaultlib.SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycle_behav -key {Behavioral:sim_1:Functional:SingleCycle} -tclbatch {SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.711 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCycle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycle_behav xil_defaultlib.SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycle_behav -key {Behavioral:sim_1:Functional:SingleCycle} -tclbatch {SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
current_sim simulation_122
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.SingleCycle
Compiling module xil_defaultlib.single_cycle_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_test_behav -key {Behavioral:sim_1:Functional:single_cycle_test} -tclbatch {single_cycle_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source single_cycle_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 15:48:55 2018...
