#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 15 18:25:54 2021
# Process ID: 28744
# Current directory: /home/xyh/NFS_Alinx/VivadoProjects/CCD231
# Command line: vivado CCD231.xpr
# Log file: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/vivado.log
# Journal file: /home/xyh/NFS_Alinx/VivadoProjects/CCD231/vivado.jou
#-----------------------------------------------------------
start_gui
open_project CCD231.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {7}] [get_bd_cells AXI_GPIO_OUT]
endgroup
undo
save_bd_design
close_project
open_project /home/xyh/NFS_Alinx/VivadoProjects/CCD231-20210215/CCD231-20210215.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells AXI_GPIO_OUT]
endgroup
save_bd_design
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd]
catch { config_ip_cache -export [get_ips -all CCD231_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all CCD231_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd]
launch_runs -jobs 4 {CCD231_axi_gpio_0_1_synth_1 CCD231_auto_pc_0_synth_1}
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.C_NUM_OF_PROBES {14}] [get_ips ILA_XYH]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci]
catch { config_ip_cache -export [get_ips -all ILA_XYH] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci]
launch_runs -jobs 4 ILA_XYH_synth_1
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/ILA_XYH/ILA_XYH.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

launch_sdk -workspace /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk -hwspec /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf
set_property -dict [list CONFIG.CLKOUT1_USED {true} CONFIG.CLKOUT3_USED {false} CONFIG.CLKOUT4_USED {false} CONFIG.CLKOUT5_USED {false} CONFIG.CLK_OUT1_PORT {clk_20M} CONFIG.CLK_OUT2_PORT {} CONFIG.CLK_OUT3_PORT {clk_20M} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {20} CONFIG.CLKOUT2_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {50.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {1} CONFIG.MMCM_CLKOUT4_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {249.363} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {192.113} CONFIG.CLKOUT2_PHASE_ERROR {164.985} CONFIG.CLKOUT3_JITTER {258.893} CONFIG.CLKOUT3_PHASE_ERROR {161.614} CONFIG.CLKOUT4_JITTER {296.755} CONFIG.CLKOUT4_PHASE_ERROR {161.614} CONFIG.CLKOUT5_JITTER {395.746} CONFIG.CLKOUT5_PHASE_ERROR {155.997}] [get_ips my_clk_generator]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci]
catch { config_ip_cache -export [get_ips -all my_clk_generator] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -no_script -sync -force -quiet
reset_run my_clk_generator_synth_1
launch_runs -jobs 4 my_clk_generator_synth_1
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
set_property -dict [list CONFIG.FREQ_HZ {150000000}] [get_bd_ports FCLK_CLK0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {150} CONFIG.CLKIN1_JITTER_PS {66.66000000000001} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKIN1_PERIOD {6.667} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {221.415}] [get_ips my_clk_generator]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci]
catch { config_ip_cache -export [get_ips -all my_clk_generator] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -no_script -sync -force -quiet
reset_run my_clk_generator_synth_1
launch_runs -jobs 4 my_clk_generator_synth_1
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {180.792}] [get_ips my_clk_generator]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci]
catch { config_ip_cache -export [get_ips -all my_clk_generator] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -no_script -sync -force -quiet
reset_run my_clk_generator_synth_1
launch_runs -jobs 4 my_clk_generator_synth_1
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
startgroup
set_property -dict [list CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {ARM PLL}] [get_bd_cells processing_system7_0]
endgroup
set_property -dict [list CONFIG.FREQ_HZ {148148153}] [get_bd_ports FCLK_CLK0]
save_bd_design
set_property -dict [list CONFIG.FREQ_HZ {148148163}] [get_bd_ports FCLK_CLK0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {148.148163} CONFIG.CLKIN1_JITTER_PS {67.49} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {6.750} CONFIG.MMCM_CLKIN1_PERIOD {6.750} CONFIG.CLKOUT1_JITTER {161.500} CONFIG.CLKOUT1_PHASE_ERROR {92.596} CONFIG.CLKOUT2_JITTER {134.101} CONFIG.CLKOUT2_PHASE_ERROR {92.596}] [get_ips my_clk_generator]
generate_target all [get_files  /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci]
catch { config_ip_cache -export [get_ips -all my_clk_generator] }
export_ip_user_files -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -no_script -sync -force -quiet
reset_run my_clk_generator_synth_1
launch_runs -jobs 4 my_clk_generator_synth_1
export_simulation -of_objects [get_files /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/ip/my_clk_generator/my_clk_generator.xci] -directory /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/sim_scripts -ip_user_files_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files -ipstatic_source_dir /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/modelsim} {questa=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/questa} {ies=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/ies} {vcs=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/vcs} {riviera=/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.runs/impl_1/TOP.sysdef /home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.sdk/TOP.hdf

open_bd_design {/home/xyh/NFS_Alinx/VivadoProjects/CCD231/CCD231.srcs/sources_1/bd/CCD231/CCD231.bd}
