Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id AF700326230
	for <lists+amd-gfx@lfdr.de>; Fri, 26 Feb 2021 12:54:08 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 439946E3F0;
	Fri, 26 Feb 2021 11:54:07 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM12-MW2-obe.outbound.protection.outlook.com
 (mail-mw2nam12on2061.outbound.protection.outlook.com [40.107.244.61])
 by gabe.freedesktop.org (Postfix) with ESMTPS id B53D66E3D6
 for <amd-gfx@lists.freedesktop.org>; Fri, 26 Feb 2021 11:54:05 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=KEPeQxG5LDc7F2zzKvAWb1dI/JRLdYSADj4L/JzMfZSLw0MuIYyZPq4HAukoK7RkpOCI5JqHZ6act3jeIGhVv4eGle3IHDcWXDK9rtLQgHP3i1+lph31JaCVuk+5Mp6gZfMPM38If69C+uJhgw8El/kxLr4Z4El5jPQycnImTPHsds/vdPkATgsDbH4qSGSpLrc+iY7ydpNJRKamKgIbh4WD+HNTQko+stguoh49KD3zggztcqHjJBJrxY9ozLuA8lkqMfgOkKvMPG0L7bkuvb1dft7MAcpe+b4iC537yqtXUrSMZRKiVncUUkes+1nbr1AGYoyOMSEkuMQzQjBjjQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=gXqaYflj8beNeLov1L6zVfw1vNDNgsB/dnJPnwHjm74=;
 b=kWS28rsosy9p2PA/flxGNcOjD1BHyiOGjG7vLyV/udHdDMxlglM6n08C+zKTKp0XbRJ8tTYnu0YIYZGWymy6gCeULjUgFyxBLFV/wK02o1Cjvqxf5mVX9tlOBLn3wuUWpE37+OD5KxsnIdnxSkEv8+6gZQH9JFj3yoUFvKwbK6Iac1fC+nnJPqw2Cg6uVDWhpNfPzhJXSw/f3HwUWx3Xy/RUmAvBTD9bqqTcNea58AG5Gl4KJVF0pZKXqjIpQPfOxw4t4EMVUClsZOUiajMmNc/le5eKX3qIIIBEnFRu2livNNI3BrKLnwMRQmpqLibpISbh3nzNS/nFLA6QuIcVlA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=gXqaYflj8beNeLov1L6zVfw1vNDNgsB/dnJPnwHjm74=;
 b=uFW3Z7N5vJ8Qur21ZDiWcbT+ZYxaeQLODtzK5l7CePx/CKo4fd5/yIAm79KwF0ppN9Gwcs5/fIOXPqgjiURI2IpaLAfL6Ah4bjFbJAgAvV+g3cWa4a9uqtqdChhek5nzV5ZaXxJU0Qp+mM5MULRTv/zdkfkZw8dj7kFw0NMn4Ok=
Received: from DM5PR12MB1708.namprd12.prod.outlook.com (10.175.89.22) by
 DM6PR12MB2891.namprd12.prod.outlook.com (20.179.106.13) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.3846.31; Fri, 26 Feb 2021 11:54:02 +0000
Received: from DM5PR12MB1708.namprd12.prod.outlook.com
 ([fe80::7907:4699:3faa:e290]) by DM5PR12MB1708.namprd12.prod.outlook.com
 ([fe80::7907:4699:3faa:e290%10]) with mapi id 15.20.3868.033; Fri, 26 Feb
 2021 11:54:01 +0000
From: "Liu, Monk" <Monk.Liu@amd.com>
To: "Koenig, Christian" <Christian.Koenig@amd.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
Subject: RE: [RFC] a new approach to detect which ring is the real black sheep
 upon TDR reported
Thread-Topic: [RFC] a new approach to detect which ring is the real black
 sheep upon TDR reported
Thread-Index: AdcMAadhaEND07KHR4C1q7rMxPXb/AAE23MAAAgNKLA=
Date: Fri, 26 Feb 2021 11:54:01 +0000
Message-ID: <DM5PR12MB17086F07E3EAC0C9CA03B94D849D9@DM5PR12MB1708.namprd12.prod.outlook.com>
References: <DM5PR12MB1708D28565B445EABA872A3B849D9@DM5PR12MB1708.namprd12.prod.outlook.com>
 <f65d8f80-a283-933a-82bb-97b415689460@amd.com>
In-Reply-To: <f65d8f80-a283-933a-82bb-97b415689460@amd.com>
Accept-Language: en-US, zh-CN
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
msip_labels: MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Enabled=true;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_SetDate=2021-02-26T11:53:54Z; 
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Method=Standard;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Name=Internal Use Only -
 Unrestricted;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_ActionId=bc8c3edd-2118-4185-aa11-732b6fecf3cb;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_ContentBits=1
msip_justification: I confirm the recipients are approved for sharing this
 content
authentication-results: amd.com; dkim=none (message not signed)
 header.d=none;amd.com; dmarc=none action=none header.from=amd.com;
x-originating-ip: [180.167.199.189]
x-ms-publictraffictype: Email
x-ms-office365-filtering-ht: Tenant
x-ms-office365-filtering-correlation-id: abacaa16-6b50-476f-ec52-08d8da4d35a0
x-ms-traffictypediagnostic: DM6PR12MB2891:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <DM6PR12MB2891469A0449EE9B49D8D458849D9@DM6PR12MB2891.namprd12.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:10000;
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: KMq4rBTxw5Tg8bqZSlPEV20lw9Uo3wpe4LQZN9kcnRZI+i5nluU8b4N6XHyRSxiq2fIps54r3dGjqstsjxq4mpIEKg9HQP1YJQFBFc+qMEPwca75bgoNT/uYY19LwqtfbyWaVjj5sgVCtUp8Iq8xdwAWHELjgdO1E7Pqv+f/ci8hdyTctGFi1Qv/RCQRRW6Hz3ozsqpU5A7ZPLisGHog4rI/BzQ4vc//72cd3SXJtj83Un5IKjfjQH3Sy3WlIHABk6Ioli6+TeymsOA8dpmVjl7dAlODsHbCxCzhvPf9tqYk3dK2WDuPP5fvpJui/Xe4CHpdwlwXYOm9jiG1CyB/7vP+FNiPPGsE2dMhdsDeGm0fAdZrEuch0Ycmr0NwvkguIEDeMEKKy/gI6sWxPOtH4hpPYyKHZuz5jydAQ5HAxDoSE15KSehV/sHvSjTzS8T6l/iBapEt7fZiLzo0qoFIxtFszchXjsZy77w/UJqMtdnUxfkKL7ls2WhjZfTlMX8qZuAM1spjzmvDzC9As7swVQ==
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM5PR12MB1708.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(4636009)(136003)(366004)(376002)(39860400002)(346002)(396003)(316002)(8936002)(110136005)(53546011)(66946007)(83380400001)(33656002)(5660300002)(54906003)(8676002)(6506007)(76116006)(66476007)(66446008)(186003)(66556008)(2906002)(64756008)(52536014)(26005)(86362001)(55016002)(9686003)(71200400001)(478600001)(7696005)(4326008);
 DIR:OUT; SFP:1101; 
x-ms-exchange-antispam-messagedata: =?us-ascii?Q?IFAZNzG30DPsJ5TGTZ+MOYUlTSs8kZDVya/T+wuc50KMhDczjOrSzwA6gfat?=
 =?us-ascii?Q?+EdaR6gtDclMuMxYidRN5+cP6EujZ4fgrs+tZRvgV4p+zKfPBKbeXmbaqOQ6?=
 =?us-ascii?Q?uHJnvWfA6/9rtEPvSSwLxvUteoxg2Tah3RtghTfu1uy/2+jtF8Z/eloNH/Xm?=
 =?us-ascii?Q?7aM3o1VC+pMRXNLwpcv8xgHMERxWWHPcoccXWVfmtMFvu+MuF0G0yox01w8d?=
 =?us-ascii?Q?hY+L2Nyc64nM+BqEeKR/mKBNURcusGQfDENZM3xH/uca8XtR+7O7QXbfa1lD?=
 =?us-ascii?Q?E2YbdlNphGl4uvOAjzSRmvQacQBJhWSar0RBufvYO6yIhDkSjj6/2DB7t7n6?=
 =?us-ascii?Q?8+zCkWgL8dLGooy6tQrMziT54sQ0AhTxQu9lVjfMd31djn3t3S0JCOVZhOdP?=
 =?us-ascii?Q?8emMpz8A4+VGo1zCpqMsQbvoY8HdwbNDpr3fmATCq7IcbTkDrdWPW2PGI1I4?=
 =?us-ascii?Q?DLum1zbg1zjHvmyfCVGyj9aJJzIw2tovGyL6tT0fkrYFZE/EpgmDzMeMqERE?=
 =?us-ascii?Q?iQeLpSYl/Hhs8IyJCWKCOj50WbOmOpIj+fq3gb7j3IoMCEZexoQ1GfBD6t3O?=
 =?us-ascii?Q?mCNx1BTeZ3K7MfbZ4UBU3tvF3Ylwzx/PZmNnpCD6z+wmyvHfEW+4RZsEtWPf?=
 =?us-ascii?Q?TCfa+XMpOIPs2+LB6/A8tJ9uDIe/SHA2/RmuIKnQtdAwqqh7BmEIAiTSowfm?=
 =?us-ascii?Q?XwpnixgZTq5KQPFXurHbLkWAWS3Ru7ISANm5O1DUGroBkooGW39AAIf5hcls?=
 =?us-ascii?Q?vFLrM4w8qS/TdAjLRmJ+sW1gTNVZuRB1AgETPLY5t5WbOE/1Cp8yNctI60kp?=
 =?us-ascii?Q?JdMXUiMxi4FjsmWz62BjF++iOzD0RK9ik+NaJiZcxBRS0jKxZ0fp44Q5Pkfh?=
 =?us-ascii?Q?RZeY/2Esr6kEpIPARoib6NmL2FjQ9sNn8NpJtGeTcl/j5JXPaox594NWKREm?=
 =?us-ascii?Q?KxdjOBAA1UzYvSSHq/uR4cvumMnOJit4Uy/CqImN5dX3LEBTiB3BNl/XYGu1?=
 =?us-ascii?Q?Im+jheE6MLBMlKo7g+/fA21TK4A0KlYNOEeMIVtTE0Mq2mXzexvEZ48grWvH?=
 =?us-ascii?Q?TESbbfn+LPDcnK5Ly7Rm6JXw+eygQwZXWBL1fCxcYf+gjg42Kz88m5OvNcK1?=
 =?us-ascii?Q?FevQenM3WWyRCeGLNQAxsaEsXJrJdSvwfCVVSQRv+l/+Lc1Iv5lZFT0oINt/?=
 =?us-ascii?Q?Lm3UoOeaO0pIq/6v1RcnPQo0hPPP/xEUEa5h3cEWWCd2TBqNxMiUjP99U6+b?=
 =?us-ascii?Q?NeKCICsXckuGQfd40V7lDI9NHydNEmZXRjFZaqZjNxAMswtyxXS3nYokUTY0?=
 =?us-ascii?Q?UYeF/3SJJPcF73nZI3Ivxlnu?=
MIME-Version: 1.0
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM5PR12MB1708.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: abacaa16-6b50-476f-ec52-08d8da4d35a0
X-MS-Exchange-CrossTenant-originalarrivaltime: 26 Feb 2021 11:54:01.8341 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: 9UFd74jg1J/xhHXpXCrT+oaZYFwzyey72Fcm+8Jmqu403d0vxGstNHe3KqJsff4i
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB2891
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Zhang, Andy" <Andy.Zhang@amd.com>, "Chen, Horace" <Horace.Chen@amd.com>,
 "Zhang, Jack \(Jian\)" <Jack.Zhang1@amd.com>
Content-Type: multipart/mixed; boundary="===============0239601459=="
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

--===============0239601459==
Content-Language: en-US
Content-Type: multipart/alternative;
	boundary="_000_DM5PR12MB17086F07E3EAC0C9CA03B94D849D9DM5PR12MB1708namp_"

--_000_DM5PR12MB17086F07E3EAC0C9CA03B94D849D9DM5PR12MB1708namp_
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable

[AMD Official Use Only - Internal Distribution Only]

See in line

Thanks

------------------------------------------
Monk Liu | Cloud-GPU Core team
------------------------------------------

From: Koenig, Christian <Christian.Koenig@amd.com>
Sent: Friday, February 26, 2021 3:58 PM
To: Liu, Monk <Monk.Liu@amd.com>; amd-gfx@lists.freedesktop.org
Cc: Zhang, Andy <Andy.Zhang@amd.com>; Chen, Horace <Horace.Chen@amd.com>; Z=
hang, Jack (Jian) <Jack.Zhang1@amd.com>
Subject: Re: [RFC] a new approach to detect which ring is the real black sh=
eep upon TDR reported

Hi Monk,

in general an interesting idea, but I see two major problems with that:

1. It would make the reset take much longer.

2. Things get often stuck because of timing issues, so a guilty job might p=
ass perfectly when run a second time.
[ML] but the innocent ring already reported a TDR, and the drm sched logic =
already deleted this "sched_job" in its mirror list, thus you don't have ch=
ance to re-submit it again after reset, that's the major problem here.

Apart from that the whole ring mirror list turned out to be a really bad id=
ea. E.g. we still struggle with object life time because the concept doesn'=
t fit into the object model of the GPU scheduler under Linux.

We should probably work on this separately and straighten up the job destru=
ction once more and keep the recovery information in the fence instead.
[ML] we claim to our customer that no innocent process will be dropped or c=
ancelled, and our current logic works for the most time, but only when ther=
e are different process running on gfx/computes rings then we would run int=
o the tricky situation I stated here, and the proposal is the only way I ca=
n figure out so far, do you have a better solution or idea we review it as =
another candidate RFC ? Be note that we raised this proposal is because we =
do hit our trouble and we do need to resolve it .... So even a not perfect =
solution is still better than just cancel the innocent job (and their conte=
xt/process)
Thanks !

Regards,
Christian.
Am 26.02.21 um 06:58 schrieb Liu, Monk:

[AMD Public Use]

Hi all

NAVI2X  project hit a really hard to solve issue now, and it is turned out =
to be a general headache of our TDR mechanism , check below scenario:


  1.  There is a job1 running on compute1 ring at timestamp
  2.  There is a job2 running on gfx ring at timestamp
  3.  Job1 is the guilty one, and job1/job2 were scheduled to their rings a=
t almost the same timestamp
  4.  After 2 seconds we receive two TDR reporting from both GFX ring and c=
ompute ring
  5.  Current scheme is that in drm scheduler all the head jobs of those tw=
o rings are considered "bad job" and taken away from the mirror list
  6.  The result is both the real guilty job (job1) and the innocent job (j=
ob2) were all deleted from mirror list, and their corresponding contexts we=
re also treated as guilty (so the innocent process remains running is not s=
ecured)


But by our wish the ideal case is TDR mechanism can detect which ring is th=
e guilty ring and the innocent ring can resubmits all its pending jobs:

  1.  Job1 to be deleted from compute1 ring's mirror list
  2.  Job2 is kept and resubmitted later and its belonging process/context =
are even not aware of this TDR at all


Here I have a proposal tend to achieve above goal and it rough procedure is=
 :

  1.  Once any ring reports a TDR, the head job is *not* treated as "bad jo=
b", and it is *not* deleted from the mirror list in drm sched functions
  2.  In vendor's function (our amdgpu driver here):

     *   reset GPU
     *   repeat below actions on each RINGS * one by one *:

1. take the head job and submit it on this ring

2. see if it completes, if not then this job is the real "bad job"

3.  take it away from mirror list if this head job is "bad job"

     *   After above iteration on all RINGS, we already clears all the bad =
job(s)

  1.  Resubmit all jobs from each mirror list to their corresponding rings =
(this is the existed logic)

The idea of this is to use "serial" way to re-run and re-check each head jo=
b of each RING, in order to take out the real black sheep and its guilty co=
ntext.

P.S.: we can use this approaches only on GFX/KCQ ring reports TDR , since t=
hose rings are intermutually affected to each other. For SDMA ring timeout =
it definitely proves the head job on SDMA ring is really guilty.

Thanks

------------------------------------------
Monk Liu | Cloud-GPU Core team
------------------------------------------



--_000_DM5PR12MB17086F07E3EAC0C9CA03B94D849D9DM5PR12MB1708namp_
Content-Type: text/html; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable

<html xmlns:v=3D"urn:schemas-microsoft-com:vml" xmlns:o=3D"urn:schemas-micr=
osoft-com:office:office" xmlns:w=3D"urn:schemas-microsoft-com:office:word" =
xmlns:m=3D"http://schemas.microsoft.com/office/2004/12/omml" xmlns=3D"http:=
//www.w3.org/TR/REC-html40">
<head>
<meta http-equiv=3D"Content-Type" content=3D"text/html; charset=3Dus-ascii"=
>
<meta name=3D"Generator" content=3D"Microsoft Word 15 (filtered medium)">
<style><!--
/* Font Definitions */
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:DengXian;
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
	{font-family:"\@DengXian";
	panose-1:2 1 6 0 3 1 1 1 1 1;}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0in;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
p.MsoListParagraph, li.MsoListParagraph, div.MsoListParagraph
	{mso-style-priority:34;
	margin-top:0in;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:.5in;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
p.msipheader251902e5, li.msipheader251902e5, div.msipheader251902e5
	{mso-style-name:msipheader251902e5;
	mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
span.EmailStyle20
	{mso-style-type:personal-reply;
	font-family:"Calibri",sans-serif;
	color:windowtext;}
p.msipheadera92f4c5c, li.msipheadera92f4c5c, div.msipheadera92f4c5c
	{mso-style-name:msipheadera92f4c5c;
	mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
.MsoChpDefault
	{mso-style-type:export-only;
	font-size:10.0pt;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
	{page:WordSection1;}
/* List Definitions */
@list l0
	{mso-list-id:503861270;
	mso-list-type:hybrid;
	mso-list-template-ids:1492292582 67698703 67698713 67698715 67698703 67698=
713 67698715 67698703 67698713 67698715;}
@list l0:level1
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level2
	{mso-level-number-format:alpha-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level3
	{mso-level-number-format:roman-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:right;
	text-indent:-9.0pt;}
@list l0:level4
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level5
	{mso-level-number-format:alpha-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level6
	{mso-level-number-format:roman-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:right;
	text-indent:-9.0pt;}
@list l0:level7
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level8
	{mso-level-number-format:alpha-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l0:level9
	{mso-level-number-format:roman-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:right;
	text-indent:-9.0pt;}
@list l1
	{mso-list-id:1279491622;
	mso-list-type:hybrid;
	mso-list-template-ids:-1736673670 67698703 67698689 67698703 67698703 6769=
8713 67698715 67698703 67698713 67698715;}
@list l1:level1
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level2
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@list l1:level3
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-9.0pt;}
@list l1:level4
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level5
	{mso-level-number-format:alpha-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level6
	{mso-level-number-format:roman-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:right;
	text-indent:-9.0pt;}
@list l1:level7
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level8
	{mso-level-number-format:alpha-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l1:level9
	{mso-level-number-format:roman-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:right;
	text-indent:-9.0pt;}
@list l2
	{mso-list-id:1655448059;
	mso-list-type:hybrid;
	mso-list-template-ids:-1584207202 67698703 67698713 67698715 67698703 6769=
8713 67698715 67698703 67698713 67698715;}
@list l2:level1
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level2
	{mso-level-number-format:alpha-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level3
	{mso-level-number-format:roman-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:right;
	text-indent:-9.0pt;}
@list l2:level4
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level5
	{mso-level-number-format:alpha-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level6
	{mso-level-number-format:roman-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:right;
	text-indent:-9.0pt;}
@list l2:level7
	{mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level8
	{mso-level-number-format:alpha-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:left;
	text-indent:-.25in;}
@list l2:level9
	{mso-level-number-format:roman-lower;
	mso-level-tab-stop:none;
	mso-level-number-position:right;
	text-indent:-9.0pt;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
--></style><!--[if gte mso 9]><xml>
<o:shapedefaults v:ext=3D"edit" spidmax=3D"1026" />
</xml><![endif]--><!--[if gte mso 9]><xml>
<o:shapelayout v:ext=3D"edit">
<o:idmap v:ext=3D"edit" data=3D"1" />
</o:shapelayout></xml><![endif]-->
</head>
<body lang=3D"EN-US" link=3D"#0563C1" vlink=3D"#954F72" style=3D"word-wrap:=
break-word">
<div class=3D"WordSection1">
<p class=3D"msipheadera92f4c5c" style=3D"margin:0in"><span style=3D"font-fa=
mily:&quot;Arial&quot;,sans-serif;color:#0078D7">[AMD Official Use Only - I=
nternal Distribution Only]</span><o:p></o:p></p>
<p class=3D"MsoNormal"><o:p>&nbsp;</o:p></p>
<p class=3D"MsoNormal">See in line<o:p></o:p></p>
<p class=3D"MsoNormal"><o:p>&nbsp;</o:p></p>
<div>
<p class=3D"MsoNormal">Thanks <o:p></o:p></p>
<p class=3D"MsoNormal"><o:p>&nbsp;</o:p></p>
<p class=3D"MsoNormal">------------------------------------------<o:p></o:p=
></p>
<p class=3D"MsoNormal">Monk Liu | Cloud-GPU Core team<o:p></o:p></p>
<p class=3D"MsoNormal">------------------------------------------<o:p></o:p=
></p>
</div>
<p class=3D"MsoNormal"><o:p>&nbsp;</o:p></p>
<div>
<div style=3D"border:none;border-top:solid #E1E1E1 1.0pt;padding:3.0pt 0in =
0in 0in">
<p class=3D"MsoNormal"><b>From:</b> Koenig, Christian &lt;Christian.Koenig@=
amd.com&gt; <br>
<b>Sent:</b> Friday, February 26, 2021 3:58 PM<br>
<b>To:</b> Liu, Monk &lt;Monk.Liu@amd.com&gt;; amd-gfx@lists.freedesktop.or=
g<br>
<b>Cc:</b> Zhang, Andy &lt;Andy.Zhang@amd.com&gt;; Chen, Horace &lt;Horace.=
Chen@amd.com&gt;; Zhang, Jack (Jian) &lt;Jack.Zhang1@amd.com&gt;<br>
<b>Subject:</b> Re: [RFC] a new approach to detect which ring is the real b=
lack sheep upon TDR reported<o:p></o:p></p>
</div>
</div>
<p class=3D"MsoNormal"><o:p>&nbsp;</o:p></p>
<p class=3D"MsoNormal" style=3D"margin-bottom:12.0pt">Hi Monk,<br>
<br>
in general an interesting idea, but I see two major problems with that:<br>
<br>
1. It would make the reset take much longer.<br>
<br>
2. Things get often stuck because of timing issues, so a guilty job might p=
ass perfectly when run a second time.<o:p></o:p></p>
<p class=3D"MsoNormal" style=3D"margin-bottom:12.0pt">[ML] but the innocent=
 ring already reported a TDR, and the drm sched logic already deleted this =
&#8220;sched_job&#8221; in its mirror list, thus you don&#8217;t have chanc=
e to re-submit it again after reset, that&#8217;s the major
 problem here.<br>
<br>
Apart from that the whole ring mirror list turned out to be a really bad id=
ea. E.g. we still struggle with object life time because the concept doesn'=
t fit into the object model of the GPU scheduler under Linux.<br>
<br>
We should probably work on this separately and straighten up the job destru=
ction once more and keep the recovery information in the fence instead.<o:p=
></o:p></p>
<p class=3D"MsoNormal" style=3D"margin-bottom:12.0pt">[ML] we claim to our =
customer that no innocent process will be dropped or cancelled, and our cur=
rent logic works for the most time, but only when there are different proce=
ss running on gfx/computes rings then
 we would run into the tricky situation I stated here, and the proposal is =
the only way I can figure out so far, do you have a better solution or idea=
 we review it as another candidate RFC ? Be note that we raised this propos=
al is because we do hit our trouble
 and we do need to resolve it &#8230;. So even a not perfect solution is st=
ill better than just cancel the innocent job (and their context/process)<o:=
p></o:p></p>
<p class=3D"MsoNormal" style=3D"margin-bottom:12.0pt">Thanks ! <o:p></o:p><=
/p>
<p class=3D"MsoNormal" style=3D"margin-bottom:12.0pt"><br>
Regards,<br>
Christian.<o:p></o:p></p>
<div>
<p class=3D"MsoNormal">Am 26.02.21 um 06:58 schrieb Liu, Monk:<o:p></o:p></=
p>
</div>
<blockquote style=3D"margin-top:5.0pt;margin-bottom:5.0pt">
<p class=3D"msipheader251902e5" style=3D"margin:0in"><span style=3D"font-si=
ze:10.0pt;font-family:&quot;Arial&quot;,sans-serif;color:#317100">[AMD Publ=
ic Use]</span><o:p></o:p></p>
<p class=3D"MsoNormal"><o:p>&nbsp;</o:p></p>
<p class=3D"MsoNormal">Hi all<o:p></o:p></p>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
<p class=3D"MsoNormal">NAVI2X &nbsp;project hit a really hard to solve issu=
e now, and it is turned out to be a general headache of our TDR mechanism ,=
 check below scenario:<o:p></o:p></p>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
<ol style=3D"margin-top:0in" start=3D"1" type=3D"1">
<li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso-list:l0 level1 =
lfo1">There is a job1 running on compute1 ring at timestamp
<o:p></o:p></li><li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso=
-list:l0 level1 lfo1">There is a job2 running on gfx ring at timestamp<o:p>=
</o:p></li><li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso-list=
:l0 level1 lfo1">Job1 is the guilty one, and job1/job2 were scheduled to th=
eir rings at almost the same timestamp
<o:p></o:p></li><li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso=
-list:l0 level1 lfo1">After 2 seconds we receive two TDR reporting from bot=
h GFX ring and compute ring<o:p></o:p></li><li class=3D"MsoListParagraph" s=
tyle=3D"margin-left:0in;mso-list:l0 level1 lfo1"><b>Current scheme is that =
in drm scheduler all the head jobs of those two rings are considered &#8220=
;bad job&#8221; and taken away from the mirror list
</b><o:p></o:p></li><li class=3D"MsoListParagraph" style=3D"margin-left:0in=
;mso-list:l0 level1 lfo1">The result is both the real guilty job (job1) and=
 the innocent job (job2) were all deleted from mirror list, and their corre=
sponding contexts were also treated as guilty<b> (so the
 innocent process remains running is not secured)</b><o:p></o:p></li></ol>
<p class=3D"MsoListParagraph"><b>&nbsp;</b><o:p></o:p></p>
<p class=3D"MsoNormal">But by our wish the ideal case is TDR mechanism can =
detect which ring is the guilty ring and the innocent ring can resubmits al=
l its pending jobs:<o:p></o:p></p>
<ol style=3D"margin-top:0in" start=3D"1" type=3D"1">
<li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso-list:l2 level1 =
lfo2">Job1 to be deleted from compute1 ring&#8217;s mirror list<o:p></o:p><=
/li><li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso-list:l2 lev=
el1 lfo2">Job2 is kept and resubmitted later and its belonging process/cont=
ext are even not aware of this TDR at all
<o:p></o:p></li></ol>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
<p class=3D"MsoNormal">Here I have a proposal tend to achieve above goal an=
d it rough procedure is :<o:p></o:p></p>
<ol style=3D"margin-top:0in" start=3D"1" type=3D"1">
<li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso-list:l1 level1 =
lfo3">Once any ring reports a TDR, the head job is *<b>not</b>* treated as =
&#8220;bad job&#8221;, and it is *<b>not</b>* deleted from the mirror list =
in drm sched functions<o:p></o:p></li><li class=3D"MsoListParagraph" style=
=3D"margin-left:0in;mso-list:l1 level1 lfo3">In vendor&#8217;s function (ou=
r amdgpu driver here):<o:p></o:p></li></ol>
<ol style=3D"margin-top:0in" start=3D"2" type=3D"1">
<ul style=3D"margin-top:0in" type=3D"disc">
<li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso-list:l1 level2 =
lfo3">reset GPU<o:p></o:p></li><li class=3D"MsoListParagraph" style=3D"marg=
in-left:0in;mso-list:l1 level2 lfo3">repeat below actions on each RINGS * o=
ne by one *:<o:p></o:p></li></ul>
</ol>
<p class=3D"MsoListParagraph" style=3D"margin-left:1.5in;text-indent:-9.0pt=
;mso-list:l1 level3 lfo3">
<![if !supportLists]><span style=3D"mso-list:Ignore">1.<span style=3D"font:=
7.0pt &quot;Times New Roman&quot;">
</span></span><![endif]>take the head job and submit it on this ring<o:p></=
o:p></p>
<p class=3D"MsoListParagraph" style=3D"margin-left:1.5in;text-indent:-9.0pt=
;mso-list:l1 level3 lfo3">
<![if !supportLists]><span style=3D"mso-list:Ignore">2.<span style=3D"font:=
7.0pt &quot;Times New Roman&quot;">
</span></span><![endif]>see if it completes, if not then this job is the re=
al &#8220;bad job&#8221;<o:p></o:p></p>
<p class=3D"MsoListParagraph" style=3D"margin-left:1.5in;text-indent:-9.0pt=
;mso-list:l1 level3 lfo3">
<![if !supportLists]><span style=3D"mso-list:Ignore">3.<span style=3D"font:=
7.0pt &quot;Times New Roman&quot;">
</span></span><![endif]>&nbsp;take it away from mirror list if this head jo=
b is &#8220;bad job&#8221;<o:p></o:p></p>
<ol style=3D"margin-top:0in" start=3D"2" type=3D"1">
<ul style=3D"margin-top:0in" type=3D"disc">
<li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso-list:l1 level2 =
lfo3">After above iteration on all RINGS, we already clears all the bad job=
(s)<o:p></o:p></li></ul>
</ol>
<ol style=3D"margin-top:0in" start=3D"3" type=3D"1">
<li class=3D"MsoListParagraph" style=3D"margin-left:0in;mso-list:l1 level1 =
lfo3">Resubmit all jobs from each mirror list to their corresponding rings =
(this is the existed logic)<o:p></o:p></li></ol>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
<p class=3D"MsoNormal">The idea of this is to use &#8220;serial&#8221; way =
to re-run and re-check each head job of each RING, in order to take out the=
 real black sheep and its guilty context.<o:p></o:p></p>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
<p class=3D"MsoNormal">P.S.: we can use this approaches only on GFX/KCQ rin=
g reports TDR , since those rings are intermutually affected to each other.=
 For SDMA ring timeout it definitely proves the head job on SDMA ring is re=
ally guilty.<o:p></o:p></p>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
<p class=3D"MsoNormal">Thanks <o:p></o:p></p>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
<p class=3D"MsoNormal">------------------------------------------<o:p></o:p=
></p>
<p class=3D"MsoNormal">Monk Liu | Cloud-GPU Core team<o:p></o:p></p>
<p class=3D"MsoNormal">------------------------------------------<o:p></o:p=
></p>
<p class=3D"MsoNormal">&nbsp;<o:p></o:p></p>
</blockquote>
<p class=3D"MsoNormal"><o:p>&nbsp;</o:p></p>
</div>
</body>
</html>

--_000_DM5PR12MB17086F07E3EAC0C9CA03B94D849D9DM5PR12MB1708namp_--

--===============0239601459==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

--===============0239601459==--
