<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="mult_vector" solutionName="solution1" date="2025-01-06T14:48:50.626-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9892 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9892 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9892 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.633 ; gain = 499.496 ; free physical = 9893 ; free virtual = 55451&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.633 ; gain = 572.469 ; free physical = 9893 ; free virtual = 55451" projectName="mult_vector" solutionName="solution1" date="2025-01-06T14:48:35.990-0300" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Mon Jan  6 14:47:35 2025] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/gme/guilherme.manske/hls/mult_vector/mult_vector/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Mon Jan  6 14:47:35 2025] Launched synth_1...&#xA;Run output will be captured here: /home/gme/guilherme.manske/hls/mult_vector/mult_vector/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Mon Jan  6 14:47:35 2025] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2023.2 (64-bit)&#xA;  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="mult_vector" solutionName="solution1" date="2025-01-06T14:48:20.985-0300" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2025-01-06 14:47:35 -03&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="mult_vector" solutionName="solution1" date="2025-01-06T14:47:35.940-0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
