* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 20 2025 20:31:22

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER21_4
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g2_2
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_1
T_12_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g0_5
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER23_0
T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIK98D3Z0Z_6
T_13_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g2_0
T_12_17_input_2_4
T_12_17_wire_logic_cluster/lc_4/in_2

T_13_17_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_3/in_0

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_2
T_12_16_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_12_15_sp4_v_t_36
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_4
T_12_16_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_44
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER23_i_0_o2_3
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_3
T_12_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_input_2_6
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_5
T_13_18_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_8
T_11_18_lc_trk_g1_0
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_7
T_12_18_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_ac0_9_1
T_11_18_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c6
T_11_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g2_0
T_12_18_wire_logic_cluster/lc_0/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER23_0_cascade_
T_12_17_wire_logic_cluster/lc_4/ltout
T_12_17_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER21_4_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.N_54_4
T_13_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNO_0Z0Z_0
T_13_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_5_f0_0_a3_0_1_0
T_13_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_6
T_12_17_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g1_2
T_12_17_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g0_2
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTERZ0Z_0
T_13_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_12_17_sp4_h_l_2
T_11_17_lc_trk_g1_2
T_11_17_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER6
T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_ENZ0
T_12_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_5/in_0

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.TACK_OUTn_0_sqmuxa_0_en
T_13_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

End 

Net : U409_TRANSFER_ACK.CIA_TACK_ENZ0
T_14_14_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_ENZ0
T_14_16_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g2_5
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_ENZ0
T_12_16_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.N_54_4_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIK98D3Z0Z_5
T_13_17_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_ac0_7_out
T_13_16_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_47
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TRANSFER_ACK.N_73
T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_0
T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_4/in_3

T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_2/in_3

T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.m9_i_1_cascade_
T_15_13_wire_logic_cluster/lc_1/ltout
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TRANSFER_ACK.un1_DELAYED_TACK_COUNTER_2_c3
T_13_16_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_43
T_13_18_lc_trk_g3_3
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_13_16_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TRANSFER_ACK.N_64
T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_0
T_16_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_2/in_0

T_16_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_5/in_3

T_16_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TRANSFER_ACK.CIA_STATEZ0Z_1
T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_3/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_input_2_5
T_15_13_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.N_45
T_15_12_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_1/in_3

T_15_12_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.CIA_ENABLEDZ0Z_1
T_16_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g3_7
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

T_16_12_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.CIA_STATE_d_2_cascade_
T_15_13_wire_logic_cluster/lc_6/ltout
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.N_65
T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_5_f0_0_a3_0_1_0_cascade_
T_13_18_wire_logic_cluster/lc_2/ltout
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_1
T_14_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_4/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_45
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_5/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_3/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.un1_ROM_TACK_COUNTER20_3_0_a5_0
T_14_17_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TRANSFER_ACK.N_68
T_15_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_0/in_0

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_0
T_16_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_5/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TRANSFER_ACK.LASTCLKZ0Z_1
T_16_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_3/in_0

T_16_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_7/in_1

T_16_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g2_4
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TRANSFER_ACK.N_60
T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TRANSFER_ACK.N_28_4
T_14_17_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_0
T_14_18_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g0_0
T_14_17_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g0_0
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

T_14_18_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_3/in_1

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_2
T_14_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g0_1
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

T_14_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g0_1
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_EN_e_1
T_14_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTERZ0Z_3
T_14_18_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_6/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_COUNTER_RNIK98D3Z0Z_5_cascade_
T_13_17_wire_logic_cluster/lc_4/ltout
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TRANSFER_ACK.TACK_COUNTERZ0Z_1
T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_2/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_1/in_0

End 

Net : U409_TRANSFER_ACK.TACK_COUNTERZ0Z_0
T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.ROM_TACK_COUNTER23_0
T_14_17_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.N_23
T_15_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TRANSFER_ACK.TACK_COUNTER6_cascade_
T_13_15_wire_logic_cluster/lc_5/ltout
T_13_15_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TRANSFER_ACK.N_63_cascade_
T_15_13_wire_logic_cluster/lc_0/ltout
T_15_13_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TRANSFER_ACK.TACK_OUTn_3_0_cascade_
T_13_15_wire_logic_cluster/lc_6/ltout
T_13_15_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERZ0
T_11_18_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_36
T_12_15_sp4_h_l_1
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_6/in_3

End 

Net : TACK_OUTn
T_13_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_7/out
T_11_15_sp12_h_l_1
T_22_15_sp12_v_t_22
T_23_27_sp12_h_l_1
T_25_27_sp4_h_l_2
T_28_27_sp4_v_t_42
T_28_31_sp4_v_t_38
T_28_33_lc_trk_g0_3
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ROMENn_c
T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_0/out
T_11_16_sp12_h_l_0
T_22_16_sp12_v_t_23
T_22_22_sp4_v_t_39
T_22_26_sp4_v_t_47
T_22_30_sp4_v_t_43
T_18_33_span4_horz_r_3
T_20_33_lc_trk_g1_3
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_CIA.CIA_CLK_COUNT11_0_a2_2
T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_2/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_2
T_17_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_3/in_0

T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g3_1
T_17_18_wire_logic_cluster/lc_1/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_5
T_17_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_3/in_3

T_17_18_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g3_4
T_17_18_wire_logic_cluster/lc_4/in_1

End 

Net : U409_CIA.CIA_CLK_COUNT11
T_16_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_4/in_0

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_4
T_17_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_4/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_3/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_wire_logic_cluster/lc_6/in_3

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_7
T_17_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_1/in_0

T_17_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g2_6
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_6/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_3
T_17_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/in_0

T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_2/in_1

End 

Net : U409_CIA.N_91_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_6
T_17_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_0/in_3

T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_5/in_1

End 

Net : U409_CIA.CLK_CIA6_1_0
T_16_18_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : U409_CIA.CLK_CIA_r_1_cascade_
T_16_18_wire_logic_cluster/lc_6/ltout
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : U409_CIA.VMA_RNOZ0Z_1_cascade_
T_16_17_wire_logic_cluster/lc_2/ltout
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : U409_CIA.CLK_CIA6_1
T_17_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_6/in_0

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_0
T_17_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_0/in_0

T_17_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_2/in_1

T_17_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_7/in_3

T_17_18_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_0/in_3

End 

Net : U409_CIA.N_91
T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_2/in_1

End 

Net : U409_CIA.CIA_CLK_COUNTZ0Z_1
T_16_17_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_3/in_1

End 

Net : U409_CIA.un1_CIA_CLK_COUNT_2_1
T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_7/in_0

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_6
T_17_18_wire_logic_cluster/lc_5/cout
T_17_18_wire_logic_cluster/lc_6/in_3

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_5
T_17_18_wire_logic_cluster/lc_4/cout
T_17_18_wire_logic_cluster/lc_5/in_3

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_4
T_17_18_wire_logic_cluster/lc_3/cout
T_17_18_wire_logic_cluster/lc_4/in_3

Net : U409_CIA.N_93_cascade_
T_16_17_wire_logic_cluster/lc_1/ltout
T_16_17_wire_logic_cluster/lc_2/in_2

End 

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_3
T_17_18_wire_logic_cluster/lc_2/cout
T_17_18_wire_logic_cluster/lc_3/in_3

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_2
T_17_18_wire_logic_cluster/lc_1/cout
T_17_18_wire_logic_cluster/lc_2/in_3

Net : U409_CIA.un2_CIA_CLK_COUNT_cry_1
T_17_18_wire_logic_cluster/lc_0/cout
T_17_18_wire_logic_cluster/lc_1/in_3

Net : CLK_CIA_c
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_16_14_lc_trk_g3_6
T_16_14_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_16_22_sp4_v_t_36
T_16_26_sp4_v_t_44
T_17_30_sp4_h_l_3
T_20_30_sp4_v_t_45
T_20_33_lc_trk_g0_5
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_CIA.VMAZ0
T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_8_sp12_v_t_22
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_8_sp12_v_t_22
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_1
T_17_7_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g1_0
T_17_8_wire_logic_cluster/lc_0/in_1

T_17_7_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g2_0
T_18_8_input_2_0
T_18_8_wire_logic_cluster/lc_0/in_2

T_17_7_wire_logic_cluster/lc_0/out
T_17_7_lc_trk_g1_0
T_17_7_wire_logic_cluster/lc_0/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_14
T_17_9_wire_logic_cluster/lc_5/cout
T_17_9_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_14
T_19_8_wire_logic_cluster/lc_5/cout
T_19_8_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER50Z0Z_1
T_18_7_wire_logic_cluster/lc_7/out
T_19_7_lc_trk_g0_7
T_19_7_wire_logic_cluster/lc_0/in_1

T_18_7_wire_logic_cluster/lc_7/out
T_18_7_lc_trk_g1_7
T_18_7_input_2_4
T_18_7_wire_logic_cluster/lc_4/in_2

T_18_7_wire_logic_cluster/lc_7/out
T_18_7_lc_trk_g1_7
T_18_7_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_14
T_19_8_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g3_5
T_18_7_input_2_2
T_18_7_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_15
T_19_8_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g2_6
T_18_7_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_15
T_17_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g0_6
T_18_9_input_2_2
T_18_9_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_13
T_19_8_wire_logic_cluster/lc_4/cout
T_19_8_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60Z0Z_0
T_18_9_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g2_6
T_17_8_input_2_0
T_17_8_wire_logic_cluster/lc_0/in_2

T_18_9_wire_logic_cluster/lc_6/out
T_18_8_lc_trk_g0_6
T_18_8_wire_logic_cluster/lc_3/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_19_7_sp4_v_t_40
T_16_7_sp4_h_l_5
T_17_7_lc_trk_g2_5
T_17_7_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g3_6
T_18_9_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_0
T_18_7_wire_logic_cluster/lc_0/out
T_19_7_lc_trk_g0_0
T_19_7_input_2_0
T_19_7_wire_logic_cluster/lc_0/in_2

T_18_7_wire_logic_cluster/lc_0/out
T_17_7_lc_trk_g2_0
T_17_7_wire_logic_cluster/lc_5/in_3

T_18_7_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g0_0
T_18_7_wire_logic_cluster/lc_7/in_1

T_18_7_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g0_0
T_18_7_input_2_0
T_18_7_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_13
T_17_9_wire_logic_cluster/lc_4/cout
T_17_9_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_14
T_17_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_10
T_18_9_lc_trk_g1_7
T_18_9_input_2_0
T_18_9_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_2
T_19_7_wire_logic_cluster/lc_1/out
T_19_7_lc_trk_g3_1
T_19_7_wire_logic_cluster/lc_1/in_1

T_19_7_wire_logic_cluster/lc_1/out
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_2
T_17_8_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g3_1
T_17_8_wire_logic_cluster/lc_1/in_1

T_17_8_wire_logic_cluster/lc_1/out
T_18_8_lc_trk_g0_1
T_18_8_wire_logic_cluster/lc_0/in_1

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_13
T_19_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g2_4
T_18_8_input_2_6
T_18_8_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_12
T_19_8_wire_logic_cluster/lc_3/cout
T_19_8_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER50Z0Z_3
T_19_7_wire_logic_cluster/lc_2/out
T_19_7_lc_trk_g1_2
T_19_7_wire_logic_cluster/lc_2/in_1

T_19_7_wire_logic_cluster/lc_2/out
T_17_7_sp4_h_l_1
T_17_7_lc_trk_g0_4
T_17_7_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_3
T_17_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g1_2
T_17_8_wire_logic_cluster/lc_2/in_1

T_17_8_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g1_2
T_18_8_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_6
T_17_7_wire_logic_cluster/lc_4/out
T_18_7_sp4_h_l_8
T_19_7_lc_trk_g2_0
T_19_7_wire_logic_cluster/lc_5/in_1

T_17_7_wire_logic_cluster/lc_4/out
T_17_7_lc_trk_g1_4
T_17_7_input_2_3
T_17_7_wire_logic_cluster/lc_3/in_2

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_11
T_19_8_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g3_2
T_18_8_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_4
T_19_7_wire_logic_cluster/lc_3/out
T_19_7_lc_trk_g1_3
T_19_7_wire_logic_cluster/lc_3/in_1

T_19_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g2_3
T_18_7_input_2_5
T_18_7_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_4
T_18_8_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g3_5
T_17_8_wire_logic_cluster/lc_3/in_1

T_18_8_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g3_5
T_18_8_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.un2_COUNTER50_1_cry_10
T_19_8_wire_logic_cluster/lc_1/cout
T_19_8_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.COUNTER60Z0Z_5
T_17_8_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g3_4
T_17_8_wire_logic_cluster/lc_4/in_1

T_17_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g1_4
T_18_8_wire_logic_cluster/lc_3/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_5
T_18_7_wire_logic_cluster/lc_1/out
T_19_7_lc_trk_g0_1
T_19_7_wire_logic_cluster/lc_4/in_1

T_18_7_wire_logic_cluster/lc_1/out
T_17_7_lc_trk_g2_1
T_17_7_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_9
T_19_8_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g2_0
T_18_7_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_15_2_0_
T_19_8_wire_logic_cluster/carry_in_mux/cout
T_19_8_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_9
T_17_9_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g0_0
T_18_9_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_13_3_0_
T_17_9_wire_logic_cluster/carry_in_mux/cout
T_17_9_wire_logic_cluster/lc_0/in_3

Net : U409_TICK.COUNTER60Z0Z_6
T_18_8_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g2_1
T_17_8_input_2_5
T_17_8_wire_logic_cluster/lc_5/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_18_6_sp4_v_t_47
T_18_9_lc_trk_g0_7
T_18_9_input_2_5
T_18_9_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER50Z0Z_7
T_19_7_wire_logic_cluster/lc_6/out
T_19_7_lc_trk_g1_6
T_19_7_wire_logic_cluster/lc_6/in_1

T_19_7_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g3_6
T_18_7_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.COUNTER60Z0Z_7
T_17_8_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g1_6
T_17_8_wire_logic_cluster/lc_6/in_1

T_17_8_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_45
T_18_9_lc_trk_g3_0
T_18_9_input_2_7
T_18_9_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_15
T_19_8_wire_logic_cluster/lc_6/cout
T_19_8_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.un3_COUNTER60_1_cry_15
T_17_9_wire_logic_cluster/lc_6/cout
T_17_9_wire_logic_cluster/lc_7/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_8
T_17_7_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g0_2
T_17_8_wire_logic_cluster/lc_7/in_1

T_17_7_wire_logic_cluster/lc_2/out
T_18_6_sp4_v_t_37
T_18_9_lc_trk_g1_5
T_18_9_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_8
T_19_7_wire_logic_cluster/lc_7/out
T_19_7_lc_trk_g3_7
T_19_7_wire_logic_cluster/lc_7/in_1

T_19_7_wire_logic_cluster/lc_7/out
T_18_7_lc_trk_g3_7
T_18_7_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TICK.un3_COUNTER60_1_cry_5
T_17_8_wire_logic_cluster/lc_4/cout
T_17_8_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_6
T_17_8_wire_logic_cluster/lc_5/out
T_18_8_sp4_h_l_10
T_18_8_lc_trk_g0_7
T_18_8_input_2_1
T_18_8_wire_logic_cluster/lc_1/in_2

End 

Net : U409_TICK.COUNTER50_RNO_0Z0Z_6
T_19_7_wire_logic_cluster/lc_5/out
T_18_7_sp4_h_l_2
T_17_7_lc_trk_g1_2
T_17_7_wire_logic_cluster/lc_4/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_5
T_19_7_wire_logic_cluster/lc_4/cout
T_19_7_wire_logic_cluster/lc_5/in_3

Net : U409_TICK.TICK503_11
T_18_7_wire_logic_cluster/lc_4/out
T_17_7_lc_trk_g2_4
T_17_7_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TICK.TICK503_14
T_17_7_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g1_6
T_18_7_wire_logic_cluster/lc_3/in_0

T_17_7_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g1_6
T_18_7_wire_logic_cluster/lc_1/in_0

T_17_7_wire_logic_cluster/lc_6/out
T_17_7_lc_trk_g1_6
T_17_7_wire_logic_cluster/lc_4/in_1

T_17_7_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g1_6
T_18_7_wire_logic_cluster/lc_0/in_1

T_17_7_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g1_6
T_18_7_wire_logic_cluster/lc_2/in_1

T_17_7_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g1_6
T_18_7_wire_logic_cluster/lc_6/in_1

T_17_7_wire_logic_cluster/lc_6/out
T_18_8_lc_trk_g3_6
T_18_8_wire_logic_cluster/lc_6/in_1

T_17_7_wire_logic_cluster/lc_6/out
T_18_8_lc_trk_g2_6
T_18_8_input_2_2
T_18_8_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_12
T_17_9_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_0/in_0

T_17_9_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.TICK603_11
T_18_8_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g1_0
T_18_8_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.TICK603_14
T_18_8_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_6/in_0

T_18_8_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_0/in_0

T_18_8_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_2/in_0

T_18_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_1/in_1

T_18_8_wire_logic_cluster/lc_4/out
T_17_7_lc_trk_g3_4
T_17_7_wire_logic_cluster/lc_2/in_3

T_18_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g3_4
T_18_8_input_2_7
T_18_8_wire_logic_cluster/lc_7/in_2

T_18_8_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.COUNTER60_RNO_0Z0Z_8
T_17_8_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g1_7
T_17_7_input_2_2
T_17_7_wire_logic_cluster/lc_2/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_7
T_17_8_wire_logic_cluster/lc_6/cout
T_17_8_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.COUNTER50Z0Z_16
T_19_8_wire_logic_cluster/lc_7/out
T_18_7_lc_trk_g2_7
T_18_7_wire_logic_cluster/lc_4/in_3

T_19_8_wire_logic_cluster/lc_7/out
T_19_8_lc_trk_g1_7
T_19_8_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_12
T_17_9_wire_logic_cluster/lc_3/cout
T_17_9_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER60Z0Z_16
T_17_9_wire_logic_cluster/lc_7/out
T_18_8_lc_trk_g2_7
T_18_8_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.COUNTER50Z0Z_9
T_18_7_wire_logic_cluster/lc_6/out
T_19_8_lc_trk_g3_6
T_19_8_wire_logic_cluster/lc_0/in_1

T_18_7_wire_logic_cluster/lc_6/out
T_18_7_sp4_h_l_1
T_17_7_lc_trk_g1_1
T_17_7_wire_logic_cluster/lc_3/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_9
T_18_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g0_1
T_18_9_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TICK.un3_COUNTER60_1_cry_11
T_17_9_wire_logic_cluster/lc_2/cout
T_17_9_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_11
T_19_8_wire_logic_cluster/lc_2/cout
T_19_8_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER50Z0Z_10
T_19_8_wire_logic_cluster/lc_1/out
T_19_8_lc_trk_g3_1
T_19_8_wire_logic_cluster/lc_1/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_7
T_18_4_sp4_v_t_42
T_17_7_lc_trk_g3_2
T_17_7_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_10
T_17_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_1/in_1

T_17_9_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g1_1
T_18_9_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.TICK503_8_cascade_
T_17_7_wire_logic_cluster/lc_5/ltout
T_17_7_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_10
T_17_9_wire_logic_cluster/lc_1/cout
T_17_9_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.COUNTER50Z0Z_12
T_19_8_wire_logic_cluster/lc_3/out
T_19_7_sp4_v_t_38
T_16_7_sp4_h_l_3
T_17_7_lc_trk_g2_3
T_17_7_wire_logic_cluster/lc_6/in_1

T_19_8_wire_logic_cluster/lc_3/out
T_19_8_lc_trk_g1_3
T_19_8_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.TICK603_9
T_18_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_47
T_17_7_lc_trk_g0_1
T_17_7_wire_logic_cluster/lc_2/in_1

T_18_9_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g0_5
T_18_8_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g0_5
T_18_8_wire_logic_cluster/lc_1/in_0

T_18_9_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g0_5
T_18_8_wire_logic_cluster/lc_7/in_0

T_18_9_wire_logic_cluster/lc_5/out
T_18_9_lc_trk_g2_5
T_18_9_input_2_1
T_18_9_wire_logic_cluster/lc_1/in_2

T_18_9_wire_logic_cluster/lc_5/out
T_18_9_lc_trk_g2_5
T_18_9_wire_logic_cluster/lc_0/in_3

T_18_9_wire_logic_cluster/lc_5/out
T_18_9_lc_trk_g2_5
T_18_9_wire_logic_cluster/lc_2/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_4
T_19_7_wire_logic_cluster/lc_3/cout
T_19_7_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.COUNTER50_RNO_0Z0Z_5
T_19_7_wire_logic_cluster/lc_4/out
T_18_7_lc_trk_g2_4
T_18_7_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_11
T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g1_2
T_17_9_wire_logic_cluster/lc_2/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g2_2
T_18_8_wire_logic_cluster/lc_4/in_0

End 

Net : U409_TICK.COUNTER50Z0Z_11
T_18_8_wire_logic_cluster/lc_2/out
T_19_8_lc_trk_g1_2
T_19_8_wire_logic_cluster/lc_2/in_1

T_18_8_wire_logic_cluster/lc_2/out
T_17_7_lc_trk_g2_2
T_17_7_wire_logic_cluster/lc_3/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_9
T_17_9_wire_logic_cluster/lc_0/cout
T_17_9_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_9
T_19_8_wire_logic_cluster/lc_0/cout
T_19_8_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_3
T_17_8_wire_logic_cluster/lc_2/cout
T_17_8_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.COUNTER60_RNO_0Z0Z_4
T_17_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g1_3
T_18_8_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER60Z0Z_13
T_17_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g1_4
T_18_9_wire_logic_cluster/lc_7/in_0

T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_4/in_1

End 

Net : U409_TICK.TICK603_10
T_18_9_wire_logic_cluster/lc_7/out
T_18_6_sp4_v_t_38
T_17_7_lc_trk_g2_6
T_17_7_wire_logic_cluster/lc_2/in_0

T_18_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g2_7
T_18_9_wire_logic_cluster/lc_1/in_0

T_18_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g2_7
T_18_9_wire_logic_cluster/lc_6/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g2_7
T_18_9_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g2_7
T_18_9_wire_logic_cluster/lc_2/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_8_lc_trk_g1_7
T_18_8_wire_logic_cluster/lc_5/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_18_8_lc_trk_g1_7
T_18_8_wire_logic_cluster/lc_7/in_3

T_18_9_wire_logic_cluster/lc_7/out
T_18_8_lc_trk_g1_7
T_18_8_wire_logic_cluster/lc_1/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_13
T_18_8_wire_logic_cluster/lc_6/out
T_19_8_lc_trk_g1_6
T_19_8_wire_logic_cluster/lc_4/in_1

T_18_8_wire_logic_cluster/lc_6/out
T_17_7_lc_trk_g3_6
T_17_7_wire_logic_cluster/lc_3/in_0

End 

Net : U409_TICK.TICK603_8_cascade_
T_18_8_wire_logic_cluster/lc_3/ltout
T_18_8_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TICK.TICK503_14_cascade_
T_17_7_wire_logic_cluster/lc_6/ltout
T_17_7_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TICK.TICK603_14_cascade_
T_18_8_wire_logic_cluster/lc_4/ltout
T_18_8_wire_logic_cluster/lc_5/in_2

End 

Net : U409_TICK.COUNTER60Z0Z_15
T_18_9_wire_logic_cluster/lc_2/out
T_18_9_lc_trk_g0_2
T_18_9_wire_logic_cluster/lc_7/in_3

T_18_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.COUNTER60Z0Z_14
T_18_9_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_5/in_1

T_18_9_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g2_0
T_18_9_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TICK.COUNTER50Z0Z_14
T_18_7_wire_logic_cluster/lc_2/out
T_19_8_lc_trk_g2_2
T_19_8_wire_logic_cluster/lc_5/in_1

T_18_7_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TICK.TICK503_9
T_17_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g0_3
T_18_7_input_2_3
T_18_7_wire_logic_cluster/lc_3/in_2

T_17_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g0_3
T_18_7_input_2_1
T_18_7_wire_logic_cluster/lc_1/in_2

T_17_7_wire_logic_cluster/lc_3/out
T_17_7_lc_trk_g1_3
T_17_7_wire_logic_cluster/lc_7/in_3

T_17_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g0_3
T_18_7_wire_logic_cluster/lc_0/in_3

T_17_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g0_3
T_18_7_wire_logic_cluster/lc_2/in_3

T_17_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g0_3
T_18_7_wire_logic_cluster/lc_6/in_3

T_17_7_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_2/in_3

T_17_7_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_6/in_3

End 

Net : U409_TICK.un2_COUNTER50_1_cry_7
T_19_7_wire_logic_cluster/lc_6/cout
T_19_7_wire_logic_cluster/lc_7/in_3

Net : U409_TICK.TICK503_10
T_18_7_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_0/in_0

T_18_7_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_2/in_0

T_18_7_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g1_5
T_18_8_wire_logic_cluster/lc_2/in_0

T_18_7_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g1_5
T_18_8_wire_logic_cluster/lc_6/in_0

T_18_7_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g3_5
T_17_7_wire_logic_cluster/lc_4/in_0

T_18_7_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_3/in_1

T_18_7_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_1/in_1

T_18_7_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g3_5
T_17_7_wire_logic_cluster/lc_7/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_6
T_17_8_wire_logic_cluster/lc_5/cout
T_17_8_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_6
T_19_7_wire_logic_cluster/lc_5/cout
T_19_7_wire_logic_cluster/lc_6/in_3

Net : U409_TICK.COUNTER50Z0Z_15
T_18_7_wire_logic_cluster/lc_3/out
T_18_7_lc_trk_g1_3
T_18_7_wire_logic_cluster/lc_5/in_3

T_18_7_wire_logic_cluster/lc_3/out
T_19_8_lc_trk_g2_3
T_19_8_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TICK.un3_COUNTER60_1_cry_4
T_17_8_wire_logic_cluster/lc_3/cout
T_17_8_wire_logic_cluster/lc_4/in_3

Net : U409_TICK.TICK603_9_cascade_
T_18_9_wire_logic_cluster/lc_5/ltout
T_18_9_wire_logic_cluster/lc_6/in_2

End 

Net : U409_TICK.un2_COUNTER50_1_cry_3
T_19_7_wire_logic_cluster/lc_2/cout
T_19_7_wire_logic_cluster/lc_3/in_3

Net : U409_TICK.TICK503_9_cascade_
T_17_7_wire_logic_cluster/lc_3/ltout
T_17_7_wire_logic_cluster/lc_4/in_2

End 

Net : U409_TICK.un3_COUNTER60_1_cry_2
T_17_8_wire_logic_cluster/lc_1/cout
T_17_8_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_2
T_19_7_wire_logic_cluster/lc_1/cout
T_19_7_wire_logic_cluster/lc_2/in_3

Net : U409_TICK.un3_COUNTER60_1_cry_1
T_17_8_wire_logic_cluster/lc_0/cout
T_17_8_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.un2_COUNTER50_1_cry_1
T_19_7_wire_logic_cluster/lc_0/cout
T_19_7_wire_logic_cluster/lc_1/in_3

Net : U409_TICK.TICK503_10_cascade_
T_18_7_wire_logic_cluster/lc_5/ltout
T_18_7_wire_logic_cluster/lc_6/in_2

End 

Net : TICK50_c
T_17_7_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g2_7
T_17_7_wire_logic_cluster/lc_7/in_0

T_17_7_wire_logic_cluster/lc_7/out
T_17_7_sp4_h_l_3
T_21_7_sp4_h_l_11
T_24_3_sp4_v_t_46
T_24_0_span4_vert_26
T_24_0_lc_trk_g0_2
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : TICK60_c
T_18_8_wire_logic_cluster/lc_7/out
T_18_8_lc_trk_g3_7
T_18_8_wire_logic_cluster/lc_7/in_1

T_18_8_wire_logic_cluster/lc_7/out
T_18_8_sp4_h_l_3
T_21_4_sp4_v_t_38
T_21_0_span4_vert_43
T_21_0_span4_horz_r_3
T_22_0_lc_trk_g0_7
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CIA_ENABLE
T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_5/in_3

End 

Net : CIA_ENABLE_cascade_
T_16_10_wire_logic_cluster/lc_6/ltout
T_16_10_wire_logic_cluster/lc_7/in_2

End 

Net : CLK28_IN_c_g
T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

End 

Net : CLK40_IN_c
T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_30_sp4_v_t_36
T_16_26_sp4_v_t_36
T_16_22_sp4_v_t_41
T_16_18_sp4_v_t_42
T_13_18_sp4_h_l_7
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_3/in_0

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_31_sp12_v_t_23
T_16_19_sp12_v_t_23
T_16_17_sp4_v_t_47
T_13_17_sp4_h_l_4
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_2/in_3

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_30_sp4_v_t_36
T_16_26_sp4_v_t_36
T_16_22_sp4_v_t_41
T_16_18_sp4_v_t_42
T_16_14_sp4_v_t_38
T_13_14_sp4_h_l_9
T_15_14_lc_trk_g3_4
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_31_sp12_v_t_23
T_16_19_sp12_v_t_23
T_16_17_sp4_v_t_47
T_13_17_sp4_h_l_10
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_4/in_0

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_30_sp4_v_t_36
T_16_26_sp4_v_t_36
T_16_22_sp4_v_t_41
T_16_18_sp4_v_t_42
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_7
T_11_18_lc_trk_g2_2
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_30_sp4_v_t_36
T_16_26_sp4_v_t_36
T_16_22_sp4_v_t_41
T_16_18_sp4_v_t_42
T_16_14_sp4_v_t_38
T_16_10_sp4_v_t_46
T_15_13_lc_trk_g3_6
T_15_13_wire_logic_cluster/lc_7/in_0

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_30_sp4_v_t_36
T_16_26_sp4_v_t_36
T_16_22_sp4_v_t_41
T_16_18_sp4_v_t_42
T_13_18_sp4_h_l_7
T_12_14_sp4_v_t_37
T_12_15_lc_trk_g2_5
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_16_33_wire_io_cluster/io_1/D_IN_0
T_16_27_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_3_sp12_v_t_23
T_16_1_sp4_v_t_47
T_16_0_span4_vert_1
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : CLK6_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_8_wire_logic_cluster/lc_3/clk

End 

Net : CLK80_OUT
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_16_7_wire_logic_cluster/lc_5/out
T_17_7_sp4_h_l_10
T_20_3_sp4_v_t_41
T_20_0_span4_vert_24
T_20_0_lc_trk_g1_0
T_16_0_wire_pll/RESET

End 

Net : N_11_i
T_13_19_wire_logic_cluster/lc_4/out
T_14_19_sp12_h_l_0
T_13_19_sp12_v_t_23
T_14_31_sp12_h_l_0
T_23_31_sp4_h_l_11
T_26_31_sp4_v_t_46
T_26_33_lc_trk_g0_3
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_525_i
T_21_21_wire_logic_cluster/lc_4/out
T_22_21_sp4_h_l_8
T_25_21_sp4_v_t_45
T_25_25_sp4_v_t_41
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_28_33_lc_trk_g1_5
T_28_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_52_i
T_13_20_wire_logic_cluster/lc_0/out
T_10_20_sp12_h_l_0
T_21_20_sp12_v_t_23
T_21_28_sp4_v_t_37
T_21_32_sp4_v_t_37
T_21_33_span4_horz_r_2
T_25_33_span4_horz_r_2
T_27_33_lc_trk_g0_2
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_53_i
T_12_19_wire_logic_cluster/lc_7/out
T_12_14_sp12_v_t_22
T_12_2_sp12_v_t_22
T_12_3_sp4_v_t_44
T_13_3_sp4_h_l_2
T_16_0_span4_vert_26
T_16_0_lc_trk_g0_2
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_76
T_5_21_wire_logic_cluster/lc_0/out
T_5_21_sp4_h_l_5
T_9_21_sp4_h_l_8
T_12_17_sp4_v_t_39
T_11_19_lc_trk_g1_2
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

T_5_21_wire_logic_cluster/lc_0/out
T_5_21_sp4_h_l_5
T_9_21_sp4_h_l_8
T_12_17_sp4_v_t_39
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_7/in_3

T_5_21_wire_logic_cluster/lc_0/out
T_2_21_sp12_h_l_0
T_13_9_sp12_v_t_23
T_13_19_lc_trk_g3_4
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

T_5_21_wire_logic_cluster/lc_0/out
T_5_21_sp4_h_l_5
T_9_21_sp4_h_l_8
T_12_17_sp4_v_t_39
T_13_17_sp4_h_l_2
T_14_17_lc_trk_g2_2
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : N_80
T_9_19_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g0_6
T_9_20_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_sp4_h_l_1
T_13_19_sp4_h_l_9
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_sp4_h_l_1
T_13_19_sp4_h_l_9
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_37
T_11_20_sp4_h_l_0
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_0/in_3

End 

Net : N_90
T_11_19_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_47
T_12_19_lc_trk_g2_7
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_13_20_lc_trk_g3_5
T_13_20_wire_logic_cluster/lc_0/in_0

End 

Net : OVL_c
T_33_5_wire_io_cluster/io_0/D_IN_0
T_25_5_sp12_h_l_0
T_13_5_sp12_h_l_0
T_12_5_sp12_v_t_23
T_12_17_sp12_v_t_23
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_6/in_3

T_33_5_wire_io_cluster/io_0/D_IN_0
T_25_5_sp12_h_l_0
T_13_5_sp12_h_l_0
T_12_5_sp12_v_t_23
T_12_11_sp4_v_t_39
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_39
T_7_19_lc_trk_g1_2
T_7_19_wire_logic_cluster/lc_1/in_0

End 

Net : PORTSIZE_i_a2
T_11_20_wire_logic_cluster/lc_4/out
T_12_20_sp12_h_l_0
T_11_20_sp12_v_t_23
T_11_28_sp4_v_t_37
T_11_32_sp4_v_t_37
T_7_33_span4_horz_r_2
T_8_33_lc_trk_g0_6
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RESETn_c
T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_6/in_0

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_1/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_9_sp4_v_t_37
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_2/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_9_sp4_v_t_37
T_15_13_lc_trk_g1_0
T_15_13_input_2_3
T_15_13_wire_logic_cluster/lc_3/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_3/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_7
T_14_15_lc_trk_g2_7
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_7
T_13_15_lc_trk_g0_2
T_13_15_input_2_4
T_13_15_wire_logic_cluster/lc_4/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_7
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_0/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_7
T_13_15_lc_trk_g0_2
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_7
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_7/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_16_15_sp4_v_t_39
T_13_19_sp4_h_l_7
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_7/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_16_15_sp4_v_t_39
T_13_19_sp4_h_l_7
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_6/in_1

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_2
T_12_15_sp4_v_t_45
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_7/in_3

T_28_0_wire_io_cluster/io_0/D_IN_0
T_28_0_span12_vert_0
T_17_1_sp12_h_l_0
T_16_1_sp12_v_t_23
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_39
T_13_15_sp4_h_l_2
T_12_15_sp4_v_t_45
T_9_19_sp4_h_l_8
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TRANSFER_ACK.DELAYED_TACK_RST_0_iZ0
T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_13_14_sp4_v_t_44
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_10_18_sp4_h_l_0
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_36
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_36
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_36
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_13_14_sp4_v_t_41
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_13_14_sp4_v_t_41
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_14_18_sp4_h_l_4
T_13_14_sp4_v_t_41
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_5/s_r

End 

Net : RESETn_c_i
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_12_16_sp4_h_l_9
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_12_16_sp4_h_l_9
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_7_sp12_v_t_22
T_16_12_sp4_v_t_40
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_7_sp12_v_t_22
T_16_13_lc_trk_g3_5
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_7_sp12_v_t_22
T_16_12_sp4_v_t_40
T_17_12_sp4_h_l_5
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_7_sp12_v_t_22
T_16_12_sp4_v_t_40
T_17_12_sp4_h_l_5
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_12_sp4_v_t_41
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_40
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_40
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_40
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_40
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_5/s_r

T_16_16_wire_logic_cluster/lc_3/out
T_14_16_sp4_h_l_3
T_13_12_sp4_v_t_45
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_0_a3_11_cascade_
T_9_20_wire_logic_cluster/lc_6/ltout
T_9_20_wire_logic_cluster/lc_7/in_2

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTER_0_sqmuxa_0_a3_12
T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_12_16_sp4_v_t_38
T_12_12_sp4_v_t_43
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_3/in_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERcZ0Z_10
T_5_22_wire_logic_cluster/lc_0/out
T_6_22_sp4_h_l_0
T_9_18_sp4_v_t_43
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_7/in_3

T_5_22_wire_logic_cluster/lc_0/out
T_4_22_sp4_h_l_8
T_8_22_sp4_h_l_11
T_11_18_sp4_v_t_40
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERcZ0Z_11
T_5_20_wire_logic_cluster/lc_5/out
T_5_20_sp12_h_l_1
T_9_20_lc_trk_g0_2
T_9_20_input_2_6
T_9_20_wire_logic_cluster/lc_6/in_2

T_5_20_wire_logic_cluster/lc_5/out
T_5_20_sp12_h_l_1
T_10_20_lc_trk_g0_5
T_10_20_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERc_14
T_9_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/in_1

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERc_16
T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_6/in_1

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERc_17
T_10_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_46
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_6/in_0

End 

Net : U409_TRANSFER_ACK.IRQ_TACK_COUNTERc_4
T_10_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g2_6
T_9_19_wire_logic_cluster/lc_1/in_3

T_10_19_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g1_6
T_9_20_wire_logic_cluster/lc_6/in_3

End 

Net : TACK_EN_i
T_14_15_wire_logic_cluster/lc_1/out
T_10_15_sp12_h_l_1
T_21_15_sp12_v_t_22
T_21_21_lc_trk_g2_5
T_21_21_wire_logic_cluster/lc_4/in_3

End 

Net : TACKn_in
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_17_19_sp12_h_l_0
T_5_19_sp12_h_l_0
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_7/in_1

End 

Net : TM_c_0
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_10_19_lc_trk_g1_7
T_10_19_wire_logic_cluster/lc_5/in_3

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_7/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_5/in_0

End 

Net : U409_TRANSFER_ACK.N_17
T_7_19_wire_logic_cluster/lc_2/out
T_8_19_sp4_h_l_4
T_10_19_lc_trk_g3_1
T_10_19_wire_logic_cluster/lc_5/in_1

End 

Net : TM_c_1
T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_7_19_sp4_v_t_47
T_8_19_sp4_h_l_10
T_10_19_lc_trk_g2_7
T_10_19_wire_logic_cluster/lc_5/in_0

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_7_19_sp4_v_t_47
T_8_19_sp4_h_l_10
T_12_19_sp4_h_l_6
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_7/in_1

T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_21_sp12_v_t_23
T_7_19_sp4_v_t_47
T_8_19_sp4_h_l_10
T_12_19_sp4_h_l_6
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_5/in_3

End 

Net : U409_TRANSFER_ACK.N_28_3
T_10_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_10
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g1_1
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_19_sp4_h_l_10
T_14_15_sp4_v_t_41
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_1/in_1

End 

Net : TSn_c
T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_6/in_3

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_10_19_sp4_h_l_3
T_13_15_sp4_v_t_38
T_13_18_lc_trk_g0_6
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_31_sp12_v_t_23
T_8_19_sp12_v_t_23
T_9_19_sp12_h_l_0
T_12_19_sp4_h_l_5
T_15_15_sp4_v_t_46
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : U409_TRANSFER_ACK.N_41_cascade_
T_7_19_wire_logic_cluster/lc_1/ltout
T_7_19_wire_logic_cluster/lc_2/in_2

End 

Net : TT_c_0
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_6_23_sp4_v_t_45
T_7_23_sp4_h_l_8
T_10_19_sp4_v_t_39
T_9_20_lc_trk_g2_7
T_9_20_wire_logic_cluster/lc_6/in_1

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_23_sp12_v_t_23
T_6_23_sp4_v_t_45
T_7_23_sp4_h_l_8
T_10_19_sp4_v_t_39
T_7_19_sp4_h_l_2
T_9_19_lc_trk_g2_7
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

End 

Net : TT_c_1
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_6_23_sp4_v_t_47
T_7_23_sp4_h_l_10
T_10_19_sp4_v_t_41
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_4/in_0

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_6_23_sp4_v_t_47
T_7_23_sp4_h_l_10
T_10_19_sp4_v_t_41
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_7/in_1

End 

Net : U409_ADDRESS_DECODE.N_16_i
T_11_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_7/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_12_19_sp4_h_l_10
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_3/in_3

End 

Net : U409_ADDRESS_DECODE.Z2_SPACE_0_a2Z0Z_3
T_5_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g1_7
T_5_21_wire_logic_cluster/lc_0/in_0

End 

Net : U409_ADDRESS_DECODE.Z2_SPACE_0_a2Z0Z_4
T_5_22_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g1_2
T_5_21_wire_logic_cluster/lc_0/in_3

End 

Net : U409_ADDRESS_DECODE.un1_RAMSPACEn_i_i_a3Z0Z_4
T_12_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_3/in_1

End 

Net : U409_ADDRESS_DECODE.un1_RAMSPACEn_i_i_a3Z0Z_4_cascade_
T_12_19_wire_logic_cluster/lc_6/ltout
T_12_19_wire_logic_cluster/lc_7/in_2

End 

Net : U409_ADDRESS_DECODE_un1_CIACS0n_i
T_16_10_wire_logic_cluster/lc_7/out
T_14_10_sp12_h_l_1
T_26_10_sp12_h_l_1
T_32_10_sp4_h_l_6
T_33_6_span4_vert_t_15
T_33_2_span4_vert_t_15
T_33_3_lc_trk_g0_7
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : U409_ADDRESS_DECODE_un1_CIACS1n_i
T_16_10_wire_logic_cluster/lc_5/out
T_16_3_sp12_v_t_22
T_17_3_sp12_h_l_1
T_27_3_sp4_h_l_10
T_31_3_sp4_h_l_1
T_33_3_span4_vert_t_12
T_33_4_lc_trk_g0_4
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : U409_CIA.N_89
T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_18_sp4_v_t_40
T_11_20_lc_trk_g1_5
T_11_20_input_2_4
T_11_20_wire_logic_cluster/lc_4/in_2

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_sp4_h_l_5
T_12_18_sp4_v_t_40
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_3/in_0

End 

Net : U409_CIA.VMA_3_0_a2_2
T_12_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_6
T_16_15_sp4_v_t_43
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_3/in_3

End 

Net : U409_CIA_PORTSIZE_i_a2_0_3
T_5_18_wire_logic_cluster/lc_5/out
T_5_18_sp12_h_l_1
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_0/in_0

T_5_18_wire_logic_cluster/lc_5/out
T_6_18_sp4_h_l_10
T_9_18_sp4_v_t_38
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_6/in_3

T_5_18_wire_logic_cluster/lc_5/out
T_6_18_sp4_h_l_10
T_9_18_sp4_v_t_38
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_16
T_5_11_sp12_h_l_0
T_16_0_span12_vert_20
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_7/in_3

End 

Net : A_c_13
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_14_6_sp4_h_l_9
T_17_6_sp4_v_t_39
T_16_10_lc_trk_g1_2
T_16_10_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_4_5_sp12_v_t_23
T_0_17_span12_horz_16
T_2_17_sp4_h_l_11
T_5_17_sp4_v_t_41
T_5_18_lc_trk_g2_1
T_5_18_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_17
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_6_4_sp12_v_t_23
T_6_10_sp4_v_t_39
T_6_14_sp4_v_t_40
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_5/in_3

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_6_16_sp4_h_l_3
T_9_16_sp4_v_t_45
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_0/in_3

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_6_16_sp4_h_l_3
T_9_16_sp4_v_t_45
T_9_19_lc_trk_g1_5
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_6_16_sp4_h_l_3
T_9_16_sp4_v_t_45
T_9_20_lc_trk_g1_0
T_9_20_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_19
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_4_15_sp4_v_t_39
T_5_19_sp4_h_l_2
T_7_19_lc_trk_g2_7
T_7_19_wire_logic_cluster/lc_4/in_3

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_0/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_38
T_9_19_lc_trk_g2_3
T_9_19_wire_logic_cluster/lc_6/in_1

T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span12_vert_16
T_4_9_sp12_v_t_23
T_5_21_sp12_h_l_0
T_6_21_sp4_h_l_3
T_9_17_sp4_v_t_44
T_9_20_lc_trk_g0_4
T_9_20_input_2_4
T_9_20_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_20
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_5_18_lc_trk_g0_7
T_5_18_input_2_5
T_5_18_wire_logic_cluster/lc_5/in_2

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_4_18_sp4_h_l_7
T_7_18_sp4_v_t_42
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_21
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_5_20_lc_trk_g1_7
T_5_20_wire_logic_cluster/lc_5/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_4_20_sp4_h_l_7
T_7_16_sp4_v_t_36
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_1/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_4_20_sp4_h_l_7
T_7_16_sp4_v_t_36
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_11_20_lc_trk_g0_3
T_11_20_wire_logic_cluster/lc_4/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_11_20_sp12_h_l_0
T_13_20_lc_trk_g0_7
T_13_20_wire_logic_cluster/lc_0/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_0
T_13_16_sp4_v_t_43
T_12_19_lc_trk_g3_3
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_0
T_13_16_sp4_v_t_43
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_3/in_3

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_0
T_13_16_sp4_v_t_37
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_4/in_1

T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_0
T_13_16_sp4_v_t_37
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_22
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span4_horz_20
T_4_28_sp4_h_l_9
T_7_24_sp4_v_t_44
T_7_20_sp4_v_t_37
T_7_16_sp4_v_t_37
T_7_19_lc_trk_g0_5
T_7_19_input_2_1
T_7_19_wire_logic_cluster/lc_1/in_2

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span4_horz_20
T_4_28_sp4_h_l_9
T_7_24_sp4_v_t_44
T_7_20_sp4_v_t_37
T_7_16_sp4_v_t_37
T_7_19_lc_trk_g0_5
T_7_19_wire_logic_cluster/lc_2/in_3

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_10_16_sp12_v_t_23
T_10_18_sp4_v_t_43
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_6/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_10_16_sp12_v_t_23
T_10_18_sp4_v_t_43
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_1/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span4_horz_20
T_4_28_sp4_h_l_9
T_7_24_sp4_v_t_44
T_7_20_sp4_v_t_37
T_8_20_sp4_h_l_5
T_12_20_sp4_h_l_5
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_4/in_1

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_6_28_sp4_h_l_9
T_10_28_sp4_h_l_5
T_13_24_sp4_v_t_46
T_13_20_sp4_v_t_39
T_13_16_sp4_v_t_47
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_6/in_0

T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span12_horz_4
T_6_28_sp4_h_l_9
T_10_28_sp4_h_l_5
T_13_24_sp4_v_t_46
T_13_20_sp4_v_t_39
T_13_16_sp4_v_t_47
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_3/in_1

End 

Net : A_c_23
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_40
T_2_20_sp4_h_l_1
T_5_16_sp4_v_t_42
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_5/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_16
T_4_20_sp4_h_l_1
T_7_16_sp4_v_t_42
T_7_19_lc_trk_g0_2
T_7_19_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_16
T_4_20_sp4_h_l_1
T_7_16_sp4_v_t_42
T_7_19_lc_trk_g0_2
T_7_19_input_2_4
T_7_19_wire_logic_cluster/lc_4/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_12_8_sp12_v_t_23
T_12_19_lc_trk_g2_3
T_12_19_wire_logic_cluster/lc_7/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_10_20_sp4_h_l_11
T_13_16_sp4_v_t_40
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_3/in_0

End 

Net : A_c_24
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_8
T_5_23_sp4_v_t_39
T_5_19_sp4_v_t_47
T_5_21_lc_trk_g2_2
T_5_21_input_2_0
T_5_21_wire_logic_cluster/lc_0/in_2

T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span4_horz_40
T_2_27_sp4_h_l_8
T_5_23_sp4_v_t_39
T_5_19_sp4_v_t_47
T_5_20_lc_trk_g2_7
T_5_20_input_2_5
T_5_20_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_25
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span4_horz_40
T_2_22_sp4_h_l_1
T_5_18_sp4_v_t_42
T_5_21_lc_trk_g0_2
T_5_21_wire_logic_cluster/lc_7/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span4_horz_40
T_2_22_sp4_h_l_1
T_5_18_sp4_v_t_42
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_26
T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_24
T_3_28_sp4_h_l_0
T_6_24_sp4_v_t_37
T_6_20_sp4_v_t_37
T_5_22_lc_trk_g1_0
T_5_22_wire_logic_cluster/lc_2/in_3

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_24
T_3_28_sp4_h_l_0
T_6_24_sp4_v_t_37
T_6_20_sp4_v_t_37
T_7_20_sp4_h_l_5
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_4/in_1

T_0_28_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_horz_24
T_3_28_sp4_h_l_0
T_6_24_sp4_v_t_37
T_6_20_sp4_v_t_37
T_7_20_sp4_h_l_5
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_7/in_0

End 

Net : A_c_27
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_5_22_lc_trk_g1_7
T_5_22_input_2_2
T_5_22_wire_logic_cluster/lc_2/in_2

T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_4
T_5_22_lc_trk_g0_7
T_5_22_wire_logic_cluster/lc_0/in_3

End 

Net : A_c_28
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_32
T_2_26_sp4_v_t_45
T_2_22_sp4_v_t_45
T_3_22_sp4_h_l_1
T_5_22_lc_trk_g2_4
T_5_22_wire_logic_cluster/lc_2/in_0

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_32
T_2_26_sp4_v_t_45
T_2_22_sp4_v_t_45
T_3_22_sp4_h_l_1
T_5_22_lc_trk_g2_4
T_5_22_input_2_0
T_5_22_wire_logic_cluster/lc_0/in_2

End 

Net : U409_TRANSFER_ACK.un1_ROM_TACK_COUNTER20_3_0_a3Z0Z_2
T_7_19_wire_logic_cluster/lc_4/out
T_7_19_lc_trk_g3_4
T_7_19_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_29
T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_6_15_sp12_v_t_23
T_6_21_sp4_v_t_39
T_5_22_lc_trk_g2_7
T_5_22_wire_logic_cluster/lc_2/in_1

T_0_27_wire_io_cluster/io_1/D_IN_0
T_0_27_span12_horz_12
T_6_15_sp12_v_t_23
T_6_21_sp4_v_t_39
T_5_22_lc_trk_g2_7
T_5_22_wire_logic_cluster/lc_0/in_1

End 

Net : A_c_30
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_44
T_2_25_sp4_h_l_0
T_5_21_sp4_v_t_43
T_5_22_lc_trk_g3_3
T_5_22_wire_logic_cluster/lc_0/in_0

T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span4_horz_44
T_2_25_sp4_h_l_0
T_5_21_sp4_v_t_43
T_6_21_sp4_h_l_11
T_5_21_lc_trk_g1_3
T_5_21_wire_logic_cluster/lc_7/in_1

End 

Net : A_c_31
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span4_horz_24
T_2_21_sp4_v_t_37
T_3_21_sp4_h_l_5
T_5_21_lc_trk_g3_0
T_5_21_wire_logic_cluster/lc_0/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span4_horz_24
T_2_21_sp4_v_t_37
T_3_21_sp4_h_l_5
T_6_17_sp4_v_t_46
T_5_20_lc_trk_g3_6
T_5_20_wire_logic_cluster/lc_5/in_0

End 

Net : un1_RAMSPACEn_i_i_a3
T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_7/in_0

End 

Net : un1_RAMSPACEn_i_i_a3_cascade_
T_13_19_wire_logic_cluster/lc_3/ltout
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : un1_REGSPACEn_i_i_a3_0_a2_cascade_
T_13_19_wire_logic_cluster/lc_6/ltout
T_13_19_wire_logic_cluster/lc_7/in_2

End 

