// Seed: 209103670
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8
);
  logic id_9;
  reg   id_10;
  logic id_11;
  reg   id_12;
  always @(*) begin
    if (id_5 == id_4) id_12 <= 1;
    else id_10 <= id_10;
  end
endmodule
