Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Mon Jun 16 09:38:56 2025
| Host              : MKZ_XPS9500 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file spectral_cnn_layer_timing_summary_routed.rpt -pb spectral_cnn_layer_timing_summary_routed.pb -rpx spectral_cnn_layer_timing_summary_routed.rpx -warn_on_violation
| Design            : spectral_cnn_layer
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check      192         
TIMING-18  Warning   Missing input or output delay  325         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (292)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (292)
--------------------------------
 There are 292 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.815        0.000                      0                 3773        0.013        0.000                      0                 3773        4.468        0.000                       0                  1286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.815        0.000                      0                 3773        0.013        0.000                      0                 3773        4.468        0.000                       0                  1286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[1][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 0.228ns (4.592%)  route 4.737ns (95.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.692     7.115    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X66Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.042    11.715    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][11]/C
                         clock pessimism              0.310    12.025    
                         clock uncertainty           -0.035    11.990    
    SLICE_X66Y249        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.930    fft_inst_top_level/DU_inst/stage1_real_reg[1][11]
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[1][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 0.228ns (4.592%)  route 4.737ns (95.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.692     7.115    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X66Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.042    11.715    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][14]/C
                         clock pessimism              0.310    12.025    
                         clock uncertainty           -0.035    11.990    
    SLICE_X66Y249        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    11.930    fft_inst_top_level/DU_inst/stage1_real_reg[1][14]
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[1][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 0.228ns (4.592%)  route 4.737ns (95.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.692     7.115    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X66Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.042    11.715    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][8]/C
                         clock pessimism              0.310    12.025    
                         clock uncertainty           -0.035    11.990    
    SLICE_X66Y249        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    11.930    fft_inst_top_level/DU_inst/stage1_real_reg[1][8]
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[2][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.228ns (4.607%)  route 4.721ns (95.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.676     7.099    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X67Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.048    11.721    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X67Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][11]/C
                         clock pessimism              0.310    12.031    
                         clock uncertainty           -0.035    11.996    
    SLICE_X67Y249        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    11.935    fft_inst_top_level/DU_inst/stage1_real_reg[2][11]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[2][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.228ns (4.607%)  route 4.721ns (95.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.676     7.099    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X67Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.048    11.721    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X67Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][12]/C
                         clock pessimism              0.310    12.031    
                         clock uncertainty           -0.035    11.996    
    SLICE_X67Y249        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    11.935    fft_inst_top_level/DU_inst/stage1_real_reg[2][12]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[2][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.228ns (4.676%)  route 4.648ns (95.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 11.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.155ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.603     7.026    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.052    11.725    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][13]/C
                         clock pessimism              0.310    12.035    
                         clock uncertainty           -0.035    12.000    
    SLICE_X69Y249        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.940    fft_inst_top_level/DU_inst/stage1_real_reg[2][13]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[2][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.228ns (4.676%)  route 4.648ns (95.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 11.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.155ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.603     7.026    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.052    11.725    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][14]/C
                         clock pessimism              0.310    12.035    
                         clock uncertainty           -0.035    12.000    
    SLICE_X69Y249        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    11.940    fft_inst_top_level/DU_inst/stage1_real_reg[2][14]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[2][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.228ns (4.676%)  route 4.648ns (95.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 11.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.155ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.603     7.026    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.052    11.725    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][15]/C
                         clock pessimism              0.310    12.035    
                         clock uncertainty           -0.035    12.000    
    SLICE_X69Y249        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    11.940    fft_inst_top_level/DU_inst/stage1_real_reg[2][15]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[2][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.228ns (4.676%)  route 4.648ns (95.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 11.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.155ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.603     7.026    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.052    11.725    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][9]/C
                         clock pessimism              0.310    12.035    
                         clock uncertainty           -0.035    12.000    
    SLICE_X69Y249        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    11.940    fft_inst_top_level/DU_inst/stage1_real_reg[2][9]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[0][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.228ns (4.704%)  route 4.619ns (95.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.182     2.150    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.228 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[2]/Q
                         net (fo=265, routed)         1.045     3.273    fft_inst_top_level/CU_inst/Q[0]
    SLICE_X71Y227        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.423 r  fft_inst_top_level/CU_inst/stage1_real[0][15]_i_1/O
                         net (fo=64, routed)          3.574     6.996    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]_0[0]
    SLICE_X67Y248        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AJ9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352    10.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.048    11.721    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X67Y248        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[0][15]/C
                         clock pessimism              0.310    12.031    
                         clock uncertainty           -0.035    11.996    
    SLICE_X67Y248        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    11.935    fft_inst_top_level/DU_inst/stage1_real_reg[0][15]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  4.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/current_fft_imag_op_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ewm_inst_top_level/complex_mult_inst/a_i_s0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.059ns (39.333%)  route 0.091ns (60.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      1.026ns (routing 0.155ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.171ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.026     1.699    ewm_inst_top_level/clk_IBUF_BUFG
    SLICE_X69Y179        FDCE                                         r  ewm_inst_top_level/current_fft_imag_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.758 r  ewm_inst_top_level/current_fft_imag_op_reg[2]/Q
                         net (fo=1, routed)           0.091     1.849    ewm_inst_top_level/complex_mult_inst/a_i_s0_reg[15]_0[2]
    SLICE_X70Y179        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/a_i_s0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.174     2.141    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X70Y179        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/a_i_s0_reg[2]/C
                         clock pessimism             -0.365     1.776    
    SLICE_X70Y179        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.836    ewm_inst_top_level/complex_mult_inst/a_i_s0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/complex_mult_inst/res_real_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_inst_top_level/ewm_res_real_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.059ns (26.818%)  route 0.161ns (73.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.030ns (routing 0.155ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.171ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.030     1.703    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X72Y180        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/res_real_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.762 r  ewm_inst_top_level/complex_mult_inst/res_real_reg_reg[6]/Q
                         net (fo=1, routed)           0.161     1.923    control_inst_top_level/ewm_res_real_reg_reg[31]_0[6]
    SLICE_X72Y179        FDCE                                         r  control_inst_top_level/ewm_res_real_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.189     2.156    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X72Y179        FDCE                                         r  control_inst_top_level/ewm_res_real_reg_reg[6]/C
                         clock pessimism             -0.310     1.846    
    SLICE_X72Y179        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.906    control_inst_top_level/ewm_res_real_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/current_fft_real_op_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ewm_inst_top_level/complex_mult_inst/a_r_s0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.652     1.057    ewm_inst_top_level/clk_IBUF_BUFG
    SLICE_X68Y179        FDCE                                         r  ewm_inst_top_level/current_fft_real_op_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y179        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.096 r  ewm_inst_top_level/current_fft_real_op_reg[13]/Q
                         net (fo=1, routed)           0.033     1.129    ewm_inst_top_level/complex_mult_inst/a_r_s0_reg[15]_0[13]
    SLICE_X68Y179        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/a_r_s0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.746     1.377    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X68Y179        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/a_r_s0_reg[13]/C
                         clock pessimism             -0.314     1.063    
    SLICE_X68Y179        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.110    ewm_inst_top_level/complex_mult_inst/a_r_s0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/current_kernel_imag_op_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.666ns (routing 0.096ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.666     1.071    ewm_inst_top_level/clk_IBUF_BUFG
    SLICE_X74Y175        FDCE                                         r  ewm_inst_top_level/current_kernel_imag_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  ewm_inst_top_level/current_kernel_imag_op_reg[1]/Q
                         net (fo=1, routed)           0.038     1.148    ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[15]_0[1]
    SLICE_X74Y175        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.761     1.393    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X74Y175        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[1]/C
                         clock pessimism             -0.316     1.077    
    SLICE_X74Y175        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.124    ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/current_kernel_real_op_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.666ns (routing 0.096ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.666     1.071    ewm_inst_top_level/clk_IBUF_BUFG
    SLICE_X74Y177        FDCE                                         r  ewm_inst_top_level/current_kernel_real_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.110 r  ewm_inst_top_level/current_kernel_real_op_reg[3]/Q
                         net (fo=1, routed)           0.038     1.148    ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[15]_0[3]
    SLICE_X74Y177        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.761     1.393    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X74Y177        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[3]/C
                         clock pessimism             -0.316     1.077    
    SLICE_X74Y177        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.124    ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/current_kernel_imag_op_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.667ns (routing 0.096ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.667     1.073    ewm_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y176        FDCE                                         r  ewm_inst_top_level/current_kernel_imag_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y176        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.110 r  ewm_inst_top_level/current_kernel_imag_op_reg[8]/Q
                         net (fo=1, routed)           0.041     1.151    ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[15]_0[8]
    SLICE_X73Y176        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.763     1.395    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X73Y176        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[8]/C
                         clock pessimism             -0.316     1.079    
    SLICE_X73Y176        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.126    ewm_inst_top_level/complex_mult_inst/b_i_s0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/current_kernel_real_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.664ns (routing 0.096ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.664     1.069    ewm_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y177        FDCE                                         r  ewm_inst_top_level/current_kernel_real_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y177        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.108 r  ewm_inst_top_level/current_kernel_real_op_reg[0]/Q
                         net (fo=1, routed)           0.039     1.147    ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[15]_0[0]
    SLICE_X73Y177        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.759     1.391    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X73Y177        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[0]/C
                         clock pessimism             -0.316     1.075    
    SLICE_X73Y177        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.122    ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/current_kernel_real_op_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.671ns (routing 0.096ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.671     1.076    ewm_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y180        FDCE                                         r  ewm_inst_top_level/current_kernel_real_op_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y180        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.115 r  ewm_inst_top_level/current_kernel_real_op_reg[13]/Q
                         net (fo=1, routed)           0.039     1.154    ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[15]_0[13]
    SLICE_X73Y180        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.766     1.398    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X73Y180        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[13]/C
                         clock pessimism             -0.316     1.082    
    SLICE_X73Y180        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.129    ewm_inst_top_level/complex_mult_inst/b_r_s0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ewm_inst_top_level/complex_mult_inst/res_real_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_inst_top_level/ewm_res_real_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.108ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.668     1.074    ewm_inst_top_level/complex_mult_inst/clk_IBUF_BUFG
    SLICE_X72Y183        FDCE                                         r  ewm_inst_top_level/complex_mult_inst/res_real_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y183        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.113 r  ewm_inst_top_level/complex_mult_inst/res_real_reg_reg[26]/Q
                         net (fo=1, routed)           0.085     1.198    control_inst_top_level/ewm_res_real_reg_reg[31]_0[26]
    SLICE_X73Y182        FDCE                                         r  control_inst_top_level/ewm_res_real_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.762     1.393    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y182        FDCE                                         r  control_inst_top_level/ewm_res_real_reg_reg[26]/C
                         clock pessimism             -0.270     1.124    
    SLICE_X73Y182        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.171    control_inst_top_level/ewm_res_real_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 kernel_sram_inst_top_level/read_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_sram_inst_top_level/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.093ns (40.201%)  route 0.138ns (59.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.033ns (routing 0.155ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.171ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.033     1.706    kernel_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y180        FDCE                                         r  kernel_sram_inst_top_level/read_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y180        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.764 r  kernel_sram_inst_top_level/read_addr_reg_reg[6]/Q
                         net (fo=16, routed)          0.102     1.867    kernel_sram_inst_top_level/read_addr_reg[6]
    SLICE_X73Y177        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.902 r  kernel_sram_inst_top_level/data_out[15]_i_1/O
                         net (fo=1, routed)           0.036     1.938    kernel_sram_inst_top_level/data_out0__0[15]
    SLICE_X73Y177        FDCE                                         r  kernel_sram_inst_top_level/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.193     2.160    kernel_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y177        FDCE                                         r  kernel_sram_inst_top_level/data_out_reg[15]/C
                         clock pessimism             -0.310     1.850    
    SLICE_X73Y177        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.910    kernel_sram_inst_top_level/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         10.000      8.710      BUFGCE_X1Y72   clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X71Y191  fft_output_sram_inst_top_level/mem_reg_0_31_0_13/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.233ns  (logic 1.006ns (23.772%)  route 3.227ns (76.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.188ns (routing 0.171ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.188     2.156    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y186        FDCE                                         r  output_sram_inst_top_level/data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.234 r  output_sram_inst_top_level/data_out_reg[28]/Q
                         net (fo=1, routed)           3.227     5.461    output_sram_data_out_OBUF[28]
    A9                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.928     6.389 r  output_sram_data_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.389    output_sram_data_out[28]
    A9                                                                r  output_sram_data_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.987ns  (logic 1.017ns (25.503%)  route 2.970ns (74.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.177     2.144    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y187        FDCE                                         r  output_sram_inst_top_level/data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y187        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.222 r  output_sram_inst_top_level/data_out_reg[30]/Q
                         net (fo=1, routed)           2.970     5.192    output_sram_data_out_OBUF[30]
    D7                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.939     6.131 r  output_sram_data_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.131    output_sram_data_out[30]
    D7                                                                r  output_sram_data_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.860ns  (logic 0.976ns (25.276%)  route 2.884ns (74.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.171ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.174     2.141    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y188        FDCE                                         r  output_sram_inst_top_level/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.219 r  output_sram_inst_top_level/data_out_reg[2]/Q
                         net (fo=1, routed)           2.884     5.103    output_sram_data_out_OBUF[2]
    H11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.898     6.001 r  output_sram_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.001    output_sram_data_out[2]
    H11                                                               r  output_sram_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.698ns  (logic 0.999ns (27.023%)  route 2.699ns (72.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.187ns (routing 0.171ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.187     2.154    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X72Y185        FDCE                                         r  output_sram_inst_top_level/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.233 r  output_sram_inst_top_level/data_out_reg[5]/Q
                         net (fo=1, routed)           2.699     4.932    output_sram_data_out_OBUF[5]
    F10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.920     5.852 r  output_sram_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.852    output_sram_data_out[5]
    F10                                                               r  output_sram_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.354ns  (logic 1.006ns (29.990%)  route 2.348ns (70.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.209ns (routing 0.171ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.209     2.176    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y182        FDCE                                         r  output_sram_inst_top_level/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.254 r  output_sram_inst_top_level/data_out_reg[8]/Q
                         net (fo=1, routed)           2.348     4.602    output_sram_data_out_OBUF[8]
    E9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.928     5.530 r  output_sram_data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.530    output_sram_data_out[8]
    E9                                                                r  output_sram_data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.313ns  (logic 1.025ns (30.943%)  route 2.288ns (69.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.183     2.151    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X70Y182        FDCE                                         r  output_sram_inst_top_level/data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.229 r  output_sram_inst_top_level/data_out_reg[13]/Q
                         net (fo=1, routed)           2.288     4.517    output_sram_data_out_OBUF[13]
    C8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.947     5.464 r  output_sram_data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.464    output_sram_data_out[13]
    C8                                                                r  output_sram_data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.292ns  (logic 1.002ns (30.427%)  route 2.290ns (69.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.183     2.151    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X70Y182        FDCE                                         r  output_sram_inst_top_level/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y182        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.228 r  output_sram_inst_top_level/data_out_reg[7]/Q
                         net (fo=1, routed)           2.290     4.518    output_sram_data_out_OBUF[7]
    G9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.925     5.442 r  output_sram_data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.442    output_sram_data_out[7]
    G9                                                                r  output_sram_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.269ns  (logic 0.963ns (29.451%)  route 2.306ns (70.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.203ns (routing 0.171ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.203     2.170    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X74Y186        FDCE                                         r  output_sram_inst_top_level/data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.248 r  output_sram_inst_top_level/data_out_reg[29]/Q
                         net (fo=1, routed)           2.306     4.554    output_sram_data_out_OBUF[29]
    G13                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.885     5.439 r  output_sram_data_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     5.439    output_sram_data_out[29]
    G13                                                               r  output_sram_data_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.254ns  (logic 1.022ns (31.398%)  route 2.232ns (68.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.209ns (routing 0.171ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.209     2.176    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y182        FDCE                                         r  output_sram_inst_top_level/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y182        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.255 r  output_sram_inst_top_level/data_out_reg[12]/Q
                         net (fo=1, routed)           2.232     4.487    output_sram_data_out_OBUF[12]
    C9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.943     5.430 r  output_sram_data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.430    output_sram_data_out[12]
    C9                                                                r  output_sram_data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.252ns  (logic 0.984ns (30.255%)  route 2.268ns (69.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.171ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.603    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.939    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.967 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.192     2.159    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X72Y185        FDCE                                         r  output_sram_inst_top_level/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.238 r  output_sram_inst_top_level/data_out_reg[1]/Q
                         net (fo=1, routed)           2.268     4.506    output_sram_data_out_OBUF[1]
    E10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.905     5.411 r  output_sram_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.411    output_sram_data_out[1]
    E10                                                               r  output_sram_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_inst_top_level/FSM_onehot_current_ctrl_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_layer_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.507ns (44.048%)  route 0.644ns (55.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.669ns (routing 0.096ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.669     1.074    control_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y192        FDCE                                         r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y192        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.113 r  control_inst_top_level/FSM_onehot_current_ctrl_state_reg[12]/Q
                         net (fo=5, routed)           0.644     1.757    top_layer_done_OBUF
    AH8                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.468     2.224 r  top_layer_done_OBUF_inst/O
                         net (fo=0)                   0.000     2.224    top_layer_done
    AH8                                                               r  top_layer_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.380ns  (logic 0.402ns (29.124%)  route 0.978ns (70.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.662ns (routing 0.096ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.662     1.067    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X69Y184        FDCE                                         r  output_sram_inst_top_level/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.106 r  output_sram_inst_top_level/data_out_reg[19]/Q
                         net (fo=1, routed)           0.978     2.084    output_sram_data_out_OBUF[19]
    J14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.363     2.447 r  output_sram_data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.447    output_sram_data_out[19]
    J14                                                               r  output_sram_data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.383ns  (logic 0.403ns (29.134%)  route 0.980ns (70.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.665ns (routing 0.096ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.665     1.070    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X69Y184        FDCE                                         r  output_sram_inst_top_level/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.109 r  output_sram_inst_top_level/data_out_reg[16]/Q
                         net (fo=1, routed)           0.980     2.089    output_sram_data_out_OBUF[16]
    L14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.364     2.453 r  output_sram_data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.453    output_sram_data_out[16]
    L14                                                               r  output_sram_data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.388ns  (logic 0.426ns (30.709%)  route 0.962ns (69.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.664ns (routing 0.096ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.664     1.069    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X70Y188        FDCE                                         r  output_sram_inst_top_level/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.108 r  output_sram_inst_top_level/data_out_reg[24]/Q
                         net (fo=1, routed)           0.962     2.070    output_sram_data_out_OBUF[24]
    K10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.387     2.458 r  output_sram_data_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.458    output_sram_data_out[24]
    K10                                                               r  output_sram_data_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 0.423ns (30.585%)  route 0.961ns (69.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.669ns (routing 0.096ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.669     1.074    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X70Y186        FDCE                                         r  output_sram_inst_top_level/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y186        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.112 r  output_sram_inst_top_level/data_out_reg[20]/Q
                         net (fo=1, routed)           0.961     2.073    output_sram_data_out_OBUF[20]
    K12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     2.458 r  output_sram_data_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.458    output_sram_data_out[20]
    K12                                                               r  output_sram_data_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.401ns (28.628%)  route 0.999ns (71.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.662ns (routing 0.096ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.662     1.067    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X69Y184        FDCE                                         r  output_sram_inst_top_level/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.106 r  output_sram_inst_top_level/data_out_reg[18]/Q
                         net (fo=1, routed)           0.999     2.105    output_sram_data_out_OBUF[18]
    K14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.362     2.467 r  output_sram_data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.467    output_sram_data_out[18]
    K14                                                               r  output_sram_data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.404ns  (logic 0.424ns (30.210%)  route 0.980ns (69.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.665ns (routing 0.096ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.665     1.070    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X72Y187        FDCE                                         r  output_sram_inst_top_level/data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y187        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.109 r  output_sram_inst_top_level/data_out_reg[21]/Q
                         net (fo=1, routed)           0.980     2.089    output_sram_data_out_OBUF[21]
    J11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.385     2.474 r  output_sram_data_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.474    output_sram_data_out[21]
    J11                                                               r  output_sram_data_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.404ns  (logic 0.426ns (30.360%)  route 0.978ns (69.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.666ns (routing 0.096ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.666     1.071    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X71Y188        FDCE                                         r  output_sram_inst_top_level/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.110 r  output_sram_inst_top_level/data_out_reg[23]/Q
                         net (fo=1, routed)           0.978     2.088    output_sram_data_out_OBUF[23]
    L11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.387     2.476 r  output_sram_data_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.476    output_sram_data_out[23]
    L11                                                               r  output_sram_data_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.418ns (29.667%)  route 0.991ns (70.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.665ns (routing 0.096ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.665     1.070    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X72Y187        FDCE                                         r  output_sram_inst_top_level/data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y187        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.109 r  output_sram_inst_top_level/data_out_reg[22]/Q
                         net (fo=1, routed)           0.991     2.100    output_sram_data_out_OBUF[22]
    L12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.379     2.479 r  output_sram_data_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.479    output_sram_data_out[22]
    L12                                                               r  output_sram_data_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_sram_inst_top_level/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_sram_data_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.413ns  (logic 0.423ns (29.924%)  route 0.990ns (70.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.237     0.237 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.237    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.237 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.388    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.668     1.073    output_sram_inst_top_level/clk_IBUF_BUFG
    SLICE_X73Y187        FDCE                                         r  output_sram_inst_top_level/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y187        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.111 r  output_sram_inst_top_level/data_out_reg[27]/Q
                         net (fo=1, routed)           0.990     2.101    output_sram_data_out_OBUF[27]
    L13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.385     2.486 r  output_sram_data_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.486    output_sram_data_out[27]
    L13                                                               r  output_sram_data_out[27] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2664 Endpoints
Min Delay          2664 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_input_data_7[14]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[7][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 0.788ns (15.134%)  route 4.417ns (84.866%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        1.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.005ns (routing 0.155ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK18                                              0.000     0.000 r  raw_input_data_7[14] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_7_IBUF[14]_inst/I
    AK18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.539     0.539 r  raw_input_data_7_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.539    raw_input_data_7_IBUF[14]_inst/OUT
    AK18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  raw_input_data_7_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.637     3.176    control_inst_top_level/raw_input_data_7_IBUF[14]
    SLICE_X66Y191        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.265 r  control_inst_top_level/stage1_real[3][14]_i_2/O
                         net (fo=1, routed)           0.138     3.403    control_inst_top_level/stage1_real[3][14]_i_2_n_0
    SLICE_X66Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     3.453 r  control_inst_top_level/stage1_real[3][14]_i_1/O
                         net (fo=4, routed)           0.979     4.432    fft_inst_top_level/CU_inst/fft_din3_w[14]
    SLICE_X65Y236        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     4.542 r  fft_inst_top_level/CU_inst/stage1_real[7][14]_i_1/O
                         net (fo=1, routed)           0.663     5.205    fft_inst_top_level/DU_inst/stage1_real_reg[7][15]_0[14]
    SLICE_X66Y236        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.005     1.678    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y236        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[7][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/dout_real_4_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 0.508ns (9.856%)  route 4.642ns (90.144%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.073ns (routing 0.155ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.508     0.508 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1093, routed)        4.642     5.150    fft_inst_top_level/DU_inst/reset_IBUF
    SLICE_X71Y246        FDCE                                         f  fft_inst_top_level/DU_inst/dout_real_4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.073     1.747    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X71Y246        FDCE                                         r  fft_inst_top_level/DU_inst/dout_real_4_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/dout_real_4_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 0.508ns (9.856%)  route 4.642ns (90.144%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.073ns (routing 0.155ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.508     0.508 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1093, routed)        4.642     5.150    fft_inst_top_level/DU_inst/reset_IBUF
    SLICE_X71Y246        FDCE                                         f  fft_inst_top_level/DU_inst/dout_real_4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.073     1.747    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X71Y246        FDCE                                         r  fft_inst_top_level/DU_inst/dout_real_4_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/dout_real_4_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 0.508ns (9.856%)  route 4.642ns (90.144%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.073ns (routing 0.155ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.508     0.508 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1093, routed)        4.642     5.150    fft_inst_top_level/DU_inst/reset_IBUF
    SLICE_X71Y246        FDCE                                         f  fft_inst_top_level/DU_inst/dout_real_4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.073     1.747    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X71Y246        FDCE                                         r  fft_inst_top_level/DU_inst/dout_real_4_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/dout_real_4_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 0.508ns (9.856%)  route 4.642ns (90.144%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.073ns (routing 0.155ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.508     0.508 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1093, routed)        4.642     5.150    fft_inst_top_level/DU_inst/reset_IBUF
    SLICE_X71Y246        FDCE                                         f  fft_inst_top_level/DU_inst/dout_real_4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.073     1.747    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X71Y246        FDCE                                         r  fft_inst_top_level/DU_inst/dout_real_4_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/dout_real_4_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.147ns  (logic 0.508ns (9.862%)  route 4.639ns (90.138%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.072ns (routing 0.155ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.508     0.508 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1093, routed)        4.639     5.147    fft_inst_top_level/DU_inst/reset_IBUF
    SLICE_X71Y246        FDCE                                         f  fft_inst_top_level/DU_inst/dout_real_4_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.072     1.746    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X71Y246        FDCE                                         r  fft_inst_top_level/DU_inst/dout_real_4_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/dout_real_4_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.147ns  (logic 0.508ns (9.862%)  route 4.639ns (90.138%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.072ns (routing 0.155ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.508     0.508 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1093, routed)        4.639     5.147    fft_inst_top_level/DU_inst/reset_IBUF
    SLICE_X71Y246        FDCE                                         f  fft_inst_top_level/DU_inst/dout_real_4_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.072     1.746    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X71Y246        FDCE                                         r  fft_inst_top_level/DU_inst/dout_real_4_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/dout_real_4_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.147ns  (logic 0.508ns (9.862%)  route 4.639ns (90.138%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.072ns (routing 0.155ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.508     0.508 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1093, routed)        4.639     5.147    fft_inst_top_level/DU_inst/reset_IBUF
    SLICE_X71Y246        FDCE                                         f  fft_inst_top_level/DU_inst/dout_real_4_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.072     1.746    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X71Y246        FDCE                                         r  fft_inst_top_level/DU_inst/dout_real_4_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/dout_real_4_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.147ns  (logic 0.508ns (9.862%)  route 4.639ns (90.138%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.072ns (routing 0.155ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.508     0.508 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.508 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1093, routed)        4.639     5.147    fft_inst_top_level/DU_inst/reset_IBUF
    SLICE_X71Y246        FDCE                                         f  fft_inst_top_level/DU_inst/dout_real_4_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.072     1.746    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X71Y246        FDCE                                         r  fft_inst_top_level/DU_inst/dout_real_4_reg[7]/C

Slack:                    inf
  Source:                 raw_input_data_7[14]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[15][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 0.843ns (16.383%)  route 4.301ns (83.617%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK18                                              0.000     0.000 r  raw_input_data_7[14] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_7_IBUF[14]_inst/I
    AK18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.539     0.539 r  raw_input_data_7_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.539    raw_input_data_7_IBUF[14]_inst/OUT
    AK18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  raw_input_data_7_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.637     3.176    control_inst_top_level/raw_input_data_7_IBUF[14]
    SLICE_X66Y191        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.265 r  control_inst_top_level/stage1_real[3][14]_i_2/O
                         net (fo=1, routed)           0.138     3.403    control_inst_top_level/stage1_real[3][14]_i_2_n_0
    SLICE_X66Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     3.453 r  control_inst_top_level/stage1_real[3][14]_i_1/O
                         net (fo=4, routed)           1.252     4.704    fft_inst_top_level/CU_inst/fft_din3_w[14]
    SLICE_X66Y233        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.165     4.869 r  fft_inst_top_level/CU_inst/stage1_real[15][14]_i_1/O
                         net (fo=1, routed)           0.274     5.143    fft_inst_top_level/DU_inst/stage1_real_reg[15][15]_0[14]
    SLICE_X66Y236        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.649    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.673 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        1.003     1.676    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y236        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[15][14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_input_data_10[4]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.261ns (36.094%)  route 0.463ns (63.906%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.772ns (routing 0.108ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  raw_input_data_10[4] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_10_IBUF[4]_inst/I
    AC12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.203     0.203 r  raw_input_data_10_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.203    raw_input_data_10_IBUF[4]_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.203 r  raw_input_data_10_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.393     0.596    control_inst_top_level/raw_input_data_10_IBUF[4]
    SLICE_X66Y251        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     0.631 r  control_inst_top_level/stage1_real[2][4]_i_1/O
                         net (fo=4, routed)           0.053     0.684    fft_inst_top_level/CU_inst/fft_din2_w[4]
    SLICE_X66Y249        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.707 r  fft_inst_top_level/CU_inst/stage1_real[10][4]_i_1/O
                         net (fo=1, routed)           0.017     0.724    fft_inst_top_level/DU_inst/stage1_real_reg[10][15]_0[4]
    SLICE_X66Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.772     1.404    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[10][4]/C

Slack:                    inf
  Source:                 raw_input_data_10[5]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.260ns (35.867%)  route 0.466ns (64.133%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.773ns (routing 0.108ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  raw_input_data_10[5] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_10_IBUF[5]_inst/I
    AD12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.203     0.203 r  raw_input_data_10_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.203    raw_input_data_10_IBUF[5]_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.203 r  raw_input_data_10_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.391     0.594    control_inst_top_level/raw_input_data_10_IBUF[5]
    SLICE_X66Y251        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.629 r  control_inst_top_level/stage1_real[2][5]_i_1/O
                         net (fo=4, routed)           0.051     0.680    fft_inst_top_level/CU_inst/fft_din2_w[5]
    SLICE_X67Y251        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.022     0.702 r  fft_inst_top_level/CU_inst/stage1_real[10][5]_i_1/O
                         net (fo=1, routed)           0.024     0.726    fft_inst_top_level/DU_inst/stage1_real_reg[10][15]_0[5]
    SLICE_X67Y251        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.773     1.404    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X67Y251        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[10][5]/C

Slack:                    inf
  Source:                 raw_input_data_14[14]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[6][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.222ns (30.329%)  route 0.509ns (69.671%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.775ns (routing 0.108ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  raw_input_data_14[14] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_14_IBUF[14]_inst/I
    E18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.185     0.185 r  raw_input_data_14_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.185    raw_input_data_14_IBUF[14]_inst/OUT
    E18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.185 r  raw_input_data_14_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.560    control_inst_top_level/raw_input_data_14_IBUF[14]
    SLICE_X69Y259        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     0.582 r  control_inst_top_level/stage1_real[2][14]_i_1/O
                         net (fo=4, routed)           0.119     0.701    fft_inst_top_level/CU_inst/fft_din2_w[14]
    SLICE_X69Y249        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.716 r  fft_inst_top_level/CU_inst/stage1_real[6][14]_i_1/O
                         net (fo=1, routed)           0.015     0.731    fft_inst_top_level/DU_inst/stage1_real_reg[6][15]_0[14]
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.775     1.407    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[6][14]/C

Slack:                    inf
  Source:                 raw_input_data_14[14]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.207ns (28.229%)  route 0.526ns (71.771%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.779ns (routing 0.108ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  raw_input_data_14[14] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_14_IBUF[14]_inst/I
    E18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.185     0.185 r  raw_input_data_14_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.185    raw_input_data_14_IBUF[14]_inst/OUT
    E18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.185 r  raw_input_data_14_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.375     0.560    control_inst_top_level/raw_input_data_14_IBUF[14]
    SLICE_X69Y259        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     0.582 r  control_inst_top_level/stage1_real[2][14]_i_1/O
                         net (fo=4, routed)           0.151     0.732    fft_inst_top_level/DU_inst/fft_din2_w[14]
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.779     1.411    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X69Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][14]/C

Slack:                    inf
  Source:                 raw_input_data_15[15]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[11][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.251ns (34.072%)  route 0.485ns (65.928%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC14                                              0.000     0.000 r  raw_input_data_15[15] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_15_IBUF[15]_inst/I
    AC14                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.206     0.206 r  raw_input_data_15_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    raw_input_data_15_IBUF[15]_inst/OUT
    AC14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.206 r  raw_input_data_15_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.328     0.534    control_inst_top_level/raw_input_data_15_IBUF[15]
    SLICE_X66Y226        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.557 r  control_inst_top_level/stage1_real[3][15]_i_1/O
                         net (fo=4, routed)           0.133     0.690    fft_inst_top_level/CU_inst/fft_din3_w[15]
    SLICE_X67Y233        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.022     0.712 r  fft_inst_top_level/CU_inst/stage1_real[11][15]_i_1/O
                         net (fo=1, routed)           0.024     0.736    fft_inst_top_level/DU_inst/stage1_real_reg[11][15]_0[15]
    SLICE_X67Y233        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.754     1.386    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X67Y233        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[11][15]/C

Slack:                    inf
  Source:                 raw_input_data_5[6]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.293ns (39.227%)  route 0.453ns (60.773%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  raw_input_data_5[6] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_5_IBUF[6]_inst/I
    A13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.238     0.238 r  raw_input_data_5_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.238    raw_input_data_5_IBUF[6]_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.238 r  raw_input_data_5_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.307     0.545    control_inst_top_level/raw_input_data_5_IBUF[6]
    SLICE_X66Y250        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     0.585 r  control_inst_top_level/stage1_real[1][6]_i_2/O
                         net (fo=1, routed)           0.021     0.606    control_inst_top_level/stage1_real[1][6]_i_2_n_0
    SLICE_X66Y250        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.621 r  control_inst_top_level/stage1_real[1][6]_i_1/O
                         net (fo=4, routed)           0.125     0.746    fft_inst_top_level/DU_inst/fft_din1_w[6]
    SLICE_X66Y242        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.769     1.400    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y242        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][6]/C

Slack:                    inf
  Source:                 raw_input_data_14[11]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.218ns (28.937%)  route 0.535ns (71.063%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  raw_input_data_14[11] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_14_IBUF[11]_inst/I
    D14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.196     0.196 r  raw_input_data_14_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    raw_input_data_14_IBUF[11]_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.196 r  raw_input_data_14_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.382     0.578    control_inst_top_level/raw_input_data_14_IBUF[11]
    SLICE_X67Y259        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.600 r  control_inst_top_level/stage1_real[2][11]_i_1/O
                         net (fo=4, routed)           0.153     0.753    fft_inst_top_level/DU_inst/fft_din2_w[11]
    SLICE_X67Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.777     1.409    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X67Y249        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[2][11]/C

Slack:                    inf
  Source:                 raw_input_data_15[15]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[7][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.270ns (35.782%)  route 0.484ns (64.218%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC14                                              0.000     0.000 r  raw_input_data_15[15] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_15_IBUF[15]_inst/I
    AC14                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.206     0.206 r  raw_input_data_15_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    raw_input_data_15_IBUF[15]_inst/OUT
    AC14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.206 r  raw_input_data_15_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.328     0.534    control_inst_top_level/raw_input_data_15_IBUF[15]
    SLICE_X66Y226        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.557 r  control_inst_top_level/stage1_real[3][15]_i_1/O
                         net (fo=4, routed)           0.135     0.692    fft_inst_top_level/CU_inst/fft_din3_w[15]
    SLICE_X67Y233        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.041     0.733 r  fft_inst_top_level/CU_inst/stage1_real[7][15]_i_1/O
                         net (fo=1, routed)           0.021     0.754    fft_inst_top_level/DU_inst/stage1_real_reg[7][15]_0[15]
    SLICE_X67Y233        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.756     1.388    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X67Y233        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[7][15]/C

Slack:                    inf
  Source:                 raw_input_data_5[1]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.260ns (33.680%)  route 0.511ns (66.320%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  raw_input_data_5[1] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_5_IBUF[1]_inst/I
    C17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.186     0.186 r  raw_input_data_5_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.186    raw_input_data_5_IBUF[1]_inst/OUT
    C17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.186 r  raw_input_data_5_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.346     0.532    control_inst_top_level/raw_input_data_5_IBUF[1]
    SLICE_X66Y262        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     0.592 r  control_inst_top_level/stage1_real[1][1]_i_2/O
                         net (fo=1, routed)           0.023     0.615    control_inst_top_level/stage1_real[1][1]_i_2_n_0
    SLICE_X66Y262        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.629 r  control_inst_top_level/stage1_real[1][1]_i_1/O
                         net (fo=4, routed)           0.142     0.771    fft_inst_top_level/DU_inst/fft_din1_w[1]
    SLICE_X66Y248        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.768     1.400    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y248        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][1]/C

Slack:                    inf
  Source:                 raw_input_data_13[15]
                            (input port)
  Destination:            fft_inst_top_level/DU_inst/stage1_real_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.187ns (24.090%)  route 0.588ns (75.910%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.772ns (routing 0.108ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  raw_input_data_13[15] (IN)
                         net (fo=0)                   0.000     0.000    raw_input_data_13_IBUF[15]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.165     0.165 r  raw_input_data_13_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.165    raw_input_data_13_IBUF[15]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.165 r  raw_input_data_13_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.423     0.588    control_inst_top_level/raw_input_data_13_IBUF[15]
    SLICE_X66Y263        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.610 r  control_inst_top_level/stage1_real[1][15]_i_1/O
                         net (fo=4, routed)           0.165     0.775    fft_inst_top_level/DU_inst/fft_din1_w[15]
    SLICE_X66Y248        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AJ9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.423    clk_IBUF_inst/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.612    clk_IBUF
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.631 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1305, routed)        0.772     1.404    fft_inst_top_level/DU_inst/clk_IBUF_BUFG
    SLICE_X66Y248        FDCE                                         r  fft_inst_top_level/DU_inst/stage1_real_reg[1][15]/C





