
Klebot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e520  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800e710  0800e710  0001e710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ebd4  0800ebd4  00020280  2**0
                  CONTENTS
  4 .ARM          00000008  0800ebd4  0800ebd4  0001ebd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ebdc  0800ebdc  00020280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ebdc  0800ebdc  0001ebdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ebe0  0800ebe0  0001ebe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000280  20000000  0800ebe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022e8  20000280  0800ee64  00020280  2**2
                  ALLOC
 10 ._user_heap_stack 00001800  20002568  0800ee64  00022568  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202a9  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002104c  00000000  00000000  000202ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000058e4  00000000  00000000  00041338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e90  00000000  00000000  00046c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001781  00000000  00000000  00048ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002568f  00000000  00000000  0004a231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025c45  00000000  00000000  0006f8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc45d  00000000  00000000  00095505  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000928c  00000000  00000000  00161964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0016abf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000280 	.word	0x20000280
 800020c:	00000000 	.word	0x00000000
 8000210:	0800e6f8 	.word	0x0800e6f8

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000284 	.word	0x20000284
 800022c:	0800e6f8 	.word	0x0800e6f8

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	; 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	3a01      	subs	r2, #1
 8000d02:	bf28      	it	cs
 8000d04:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d08:	d2ed      	bcs.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_fmul>:
 8000e64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e6c:	bf1e      	ittt	ne
 8000e6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e72:	ea92 0f0c 	teqne	r2, ip
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d06f      	beq.n	8000f5c <__aeabi_fmul+0xf8>
 8000e7c:	441a      	add	r2, r3
 8000e7e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e82:	0240      	lsls	r0, r0, #9
 8000e84:	bf18      	it	ne
 8000e86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e8a:	d01e      	beq.n	8000eca <__aeabi_fmul+0x66>
 8000e8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e98:	fba0 3101 	umull	r3, r1, r0, r1
 8000e9c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ea4:	bf3e      	ittt	cc
 8000ea6:	0049      	lslcc	r1, r1, #1
 8000ea8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	ea40 0001 	orr.w	r0, r0, r1
 8000eb2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eb6:	2afd      	cmp	r2, #253	; 0xfd
 8000eb8:	d81d      	bhi.n	8000ef6 <__aeabi_fmul+0x92>
 8000eba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ebe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec2:	bf08      	it	eq
 8000ec4:	f020 0001 	biceq.w	r0, r0, #1
 8000ec8:	4770      	bx	lr
 8000eca:	f090 0f00 	teq	r0, #0
 8000ece:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ed2:	bf08      	it	eq
 8000ed4:	0249      	lsleq	r1, r1, #9
 8000ed6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ede:	3a7f      	subs	r2, #127	; 0x7f
 8000ee0:	bfc2      	ittt	gt
 8000ee2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eea:	4770      	bxgt	lr
 8000eec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	3a01      	subs	r2, #1
 8000ef6:	dc5d      	bgt.n	8000fb4 <__aeabi_fmul+0x150>
 8000ef8:	f112 0f19 	cmn.w	r2, #25
 8000efc:	bfdc      	itt	le
 8000efe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f02:	4770      	bxle	lr
 8000f04:	f1c2 0200 	rsb	r2, r2, #0
 8000f08:	0041      	lsls	r1, r0, #1
 8000f0a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f0e:	f1c2 0220 	rsb	r2, r2, #32
 8000f12:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f16:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f1a:	f140 0000 	adc.w	r0, r0, #0
 8000f1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f22:	bf08      	it	eq
 8000f24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f28:	4770      	bx	lr
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fmul+0xce>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fmul+0xe6>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e78f      	b.n	8000e7c <__aeabi_fmul+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	bf18      	it	ne
 8000f66:	ea93 0f0c 	teqne	r3, ip
 8000f6a:	d00a      	beq.n	8000f82 <__aeabi_fmul+0x11e>
 8000f6c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f70:	bf18      	it	ne
 8000f72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	d1d8      	bne.n	8000f2a <__aeabi_fmul+0xc6>
 8000f78:	ea80 0001 	eor.w	r0, r0, r1
 8000f7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f80:	4770      	bx	lr
 8000f82:	f090 0f00 	teq	r0, #0
 8000f86:	bf17      	itett	ne
 8000f88:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f8c:	4608      	moveq	r0, r1
 8000f8e:	f091 0f00 	teqne	r1, #0
 8000f92:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f96:	d014      	beq.n	8000fc2 <__aeabi_fmul+0x15e>
 8000f98:	ea92 0f0c 	teq	r2, ip
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_fmul+0x13e>
 8000f9e:	0242      	lsls	r2, r0, #9
 8000fa0:	d10f      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fa2:	ea93 0f0c 	teq	r3, ip
 8000fa6:	d103      	bne.n	8000fb0 <__aeabi_fmul+0x14c>
 8000fa8:	024b      	lsls	r3, r1, #9
 8000faa:	bf18      	it	ne
 8000fac:	4608      	movne	r0, r1
 8000fae:	d108      	bne.n	8000fc2 <__aeabi_fmul+0x15e>
 8000fb0:	ea80 0001 	eor.w	r0, r0, r1
 8000fb4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fc0:	4770      	bx	lr
 8000fc2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fc6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fca:	4770      	bx	lr

08000fcc <__aeabi_fdiv>:
 8000fcc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fd4:	bf1e      	ittt	ne
 8000fd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fda:	ea92 0f0c 	teqne	r2, ip
 8000fde:	ea93 0f0c 	teqne	r3, ip
 8000fe2:	d069      	beq.n	80010b8 <__aeabi_fdiv+0xec>
 8000fe4:	eba2 0203 	sub.w	r2, r2, r3
 8000fe8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ff2:	d037      	beq.n	8001064 <__aeabi_fdiv+0x98>
 8000ff4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ffc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001000:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001004:	428b      	cmp	r3, r1
 8001006:	bf38      	it	cc
 8001008:	005b      	lslcc	r3, r3, #1
 800100a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800100e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001012:	428b      	cmp	r3, r1
 8001014:	bf24      	itt	cs
 8001016:	1a5b      	subcs	r3, r3, r1
 8001018:	ea40 000c 	orrcs.w	r0, r0, ip
 800101c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001020:	bf24      	itt	cs
 8001022:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001026:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800102a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800102e:	bf24      	itt	cs
 8001030:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001034:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001038:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800103c:	bf24      	itt	cs
 800103e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001042:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	bf18      	it	ne
 800104a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800104e:	d1e0      	bne.n	8001012 <__aeabi_fdiv+0x46>
 8001050:	2afd      	cmp	r2, #253	; 0xfd
 8001052:	f63f af50 	bhi.w	8000ef6 <__aeabi_fmul+0x92>
 8001056:	428b      	cmp	r3, r1
 8001058:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800105c:	bf08      	it	eq
 800105e:	f020 0001 	biceq.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001068:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800106c:	327f      	adds	r2, #127	; 0x7f
 800106e:	bfc2      	ittt	gt
 8001070:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001074:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001078:	4770      	bxgt	lr
 800107a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	3a01      	subs	r2, #1
 8001084:	e737      	b.n	8000ef6 <__aeabi_fmul+0x92>
 8001086:	f092 0f00 	teq	r2, #0
 800108a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800108e:	bf02      	ittt	eq
 8001090:	0040      	lsleq	r0, r0, #1
 8001092:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001096:	3a01      	subeq	r2, #1
 8001098:	d0f9      	beq.n	800108e <__aeabi_fdiv+0xc2>
 800109a:	ea40 000c 	orr.w	r0, r0, ip
 800109e:	f093 0f00 	teq	r3, #0
 80010a2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	bf02      	ittt	eq
 80010a8:	0049      	lsleq	r1, r1, #1
 80010aa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010ae:	3b01      	subeq	r3, #1
 80010b0:	d0f9      	beq.n	80010a6 <__aeabi_fdiv+0xda>
 80010b2:	ea41 010c 	orr.w	r1, r1, ip
 80010b6:	e795      	b.n	8000fe4 <__aeabi_fdiv+0x18>
 80010b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010bc:	ea92 0f0c 	teq	r2, ip
 80010c0:	d108      	bne.n	80010d4 <__aeabi_fdiv+0x108>
 80010c2:	0242      	lsls	r2, r0, #9
 80010c4:	f47f af7d 	bne.w	8000fc2 <__aeabi_fmul+0x15e>
 80010c8:	ea93 0f0c 	teq	r3, ip
 80010cc:	f47f af70 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e776      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010d4:	ea93 0f0c 	teq	r3, ip
 80010d8:	d104      	bne.n	80010e4 <__aeabi_fdiv+0x118>
 80010da:	024b      	lsls	r3, r1, #9
 80010dc:	f43f af4c 	beq.w	8000f78 <__aeabi_fmul+0x114>
 80010e0:	4608      	mov	r0, r1
 80010e2:	e76e      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 80010e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e8:	bf18      	it	ne
 80010ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010ee:	d1ca      	bne.n	8001086 <__aeabi_fdiv+0xba>
 80010f0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010f4:	f47f af5c 	bne.w	8000fb0 <__aeabi_fmul+0x14c>
 80010f8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010fc:	f47f af3c 	bne.w	8000f78 <__aeabi_fmul+0x114>
 8001100:	e75f      	b.n	8000fc2 <__aeabi_fmul+0x15e>
 8001102:	bf00      	nop

08001104 <__gesf2>:
 8001104:	f04f 3cff 	mov.w	ip, #4294967295
 8001108:	e006      	b.n	8001118 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__lesf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	e002      	b.n	8001118 <__cmpsf2+0x4>
 8001112:	bf00      	nop

08001114 <__cmpsf2>:
 8001114:	f04f 0c01 	mov.w	ip, #1
 8001118:	f84d cd04 	str.w	ip, [sp, #-4]!
 800111c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001120:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001124:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001128:	bf18      	it	ne
 800112a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800112e:	d011      	beq.n	8001154 <__cmpsf2+0x40>
 8001130:	b001      	add	sp, #4
 8001132:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001136:	bf18      	it	ne
 8001138:	ea90 0f01 	teqne	r0, r1
 800113c:	bf58      	it	pl
 800113e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001142:	bf88      	it	hi
 8001144:	17c8      	asrhi	r0, r1, #31
 8001146:	bf38      	it	cc
 8001148:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800114c:	bf18      	it	ne
 800114e:	f040 0001 	orrne.w	r0, r0, #1
 8001152:	4770      	bx	lr
 8001154:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001158:	d102      	bne.n	8001160 <__cmpsf2+0x4c>
 800115a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800115e:	d105      	bne.n	800116c <__cmpsf2+0x58>
 8001160:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001164:	d1e4      	bne.n	8001130 <__cmpsf2+0x1c>
 8001166:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800116a:	d0e1      	beq.n	8001130 <__cmpsf2+0x1c>
 800116c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <__aeabi_cfrcmple>:
 8001174:	4684      	mov	ip, r0
 8001176:	4608      	mov	r0, r1
 8001178:	4661      	mov	r1, ip
 800117a:	e7ff      	b.n	800117c <__aeabi_cfcmpeq>

0800117c <__aeabi_cfcmpeq>:
 800117c:	b50f      	push	{r0, r1, r2, r3, lr}
 800117e:	f7ff ffc9 	bl	8001114 <__cmpsf2>
 8001182:	2800      	cmp	r0, #0
 8001184:	bf48      	it	mi
 8001186:	f110 0f00 	cmnmi.w	r0, #0
 800118a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800118c <__aeabi_fcmpeq>:
 800118c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001190:	f7ff fff4 	bl	800117c <__aeabi_cfcmpeq>
 8001194:	bf0c      	ite	eq
 8001196:	2001      	moveq	r0, #1
 8001198:	2000      	movne	r0, #0
 800119a:	f85d fb08 	ldr.w	pc, [sp], #8
 800119e:	bf00      	nop

080011a0 <__aeabi_fcmplt>:
 80011a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a4:	f7ff ffea 	bl	800117c <__aeabi_cfcmpeq>
 80011a8:	bf34      	ite	cc
 80011aa:	2001      	movcc	r0, #1
 80011ac:	2000      	movcs	r0, #0
 80011ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b2:	bf00      	nop

080011b4 <__aeabi_fcmple>:
 80011b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b8:	f7ff ffe0 	bl	800117c <__aeabi_cfcmpeq>
 80011bc:	bf94      	ite	ls
 80011be:	2001      	movls	r0, #1
 80011c0:	2000      	movhi	r0, #0
 80011c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c6:	bf00      	nop

080011c8 <__aeabi_fcmpge>:
 80011c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011cc:	f7ff ffd2 	bl	8001174 <__aeabi_cfrcmple>
 80011d0:	bf94      	ite	ls
 80011d2:	2001      	movls	r0, #1
 80011d4:	2000      	movhi	r0, #0
 80011d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011da:	bf00      	nop

080011dc <__aeabi_fcmpgt>:
 80011dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e0:	f7ff ffc8 	bl	8001174 <__aeabi_cfrcmple>
 80011e4:	bf34      	ite	cc
 80011e6:	2001      	movcc	r0, #1
 80011e8:	2000      	movcs	r0, #0
 80011ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ee:	bf00      	nop

080011f0 <__aeabi_f2iz>:
 80011f0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011f8:	d30f      	bcc.n	800121a <__aeabi_f2iz+0x2a>
 80011fa:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001202:	d90d      	bls.n	8001220 <__aeabi_f2iz+0x30>
 8001204:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001208:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800120c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001210:	fa23 f002 	lsr.w	r0, r3, r2
 8001214:	bf18      	it	ne
 8001216:	4240      	negne	r0, r0
 8001218:	4770      	bx	lr
 800121a:	f04f 0000 	mov.w	r0, #0
 800121e:	4770      	bx	lr
 8001220:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001224:	d101      	bne.n	800122a <__aeabi_f2iz+0x3a>
 8001226:	0242      	lsls	r2, r0, #9
 8001228:	d105      	bne.n	8001236 <__aeabi_f2iz+0x46>
 800122a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800122e:	bf08      	it	eq
 8001230:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001234:	4770      	bx	lr
 8001236:	f04f 0000 	mov.w	r0, #0
 800123a:	4770      	bx	lr

0800123c <__aeabi_uldivmod>:
 800123c:	b953      	cbnz	r3, 8001254 <__aeabi_uldivmod+0x18>
 800123e:	b94a      	cbnz	r2, 8001254 <__aeabi_uldivmod+0x18>
 8001240:	2900      	cmp	r1, #0
 8001242:	bf08      	it	eq
 8001244:	2800      	cmpeq	r0, #0
 8001246:	bf1c      	itt	ne
 8001248:	f04f 31ff 	movne.w	r1, #4294967295
 800124c:	f04f 30ff 	movne.w	r0, #4294967295
 8001250:	f000 b9aa 	b.w	80015a8 <__aeabi_idiv0>
 8001254:	f1ad 0c08 	sub.w	ip, sp, #8
 8001258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800125c:	f000 f83e 	bl	80012dc <__udivmoddi4>
 8001260:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001268:	b004      	add	sp, #16
 800126a:	4770      	bx	lr

0800126c <__aeabi_d2lz>:
 800126c:	b538      	push	{r3, r4, r5, lr}
 800126e:	4605      	mov	r5, r0
 8001270:	460c      	mov	r4, r1
 8001272:	2200      	movs	r2, #0
 8001274:	2300      	movs	r3, #0
 8001276:	4628      	mov	r0, r5
 8001278:	4621      	mov	r1, r4
 800127a:	f7ff fc0f 	bl	8000a9c <__aeabi_dcmplt>
 800127e:	b928      	cbnz	r0, 800128c <__aeabi_d2lz+0x20>
 8001280:	4628      	mov	r0, r5
 8001282:	4621      	mov	r1, r4
 8001284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001288:	f000 b80a 	b.w	80012a0 <__aeabi_d2ulz>
 800128c:	4628      	mov	r0, r5
 800128e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001292:	f000 f805 	bl	80012a0 <__aeabi_d2ulz>
 8001296:	4240      	negs	r0, r0
 8001298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800129c:	bd38      	pop	{r3, r4, r5, pc}
 800129e:	bf00      	nop

080012a0 <__aeabi_d2ulz>:
 80012a0:	b5d0      	push	{r4, r6, r7, lr}
 80012a2:	2200      	movs	r2, #0
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <__aeabi_d2ulz+0x34>)
 80012a6:	4606      	mov	r6, r0
 80012a8:	460f      	mov	r7, r1
 80012aa:	f7ff f985 	bl	80005b8 <__aeabi_dmul>
 80012ae:	f7ff fc5b 	bl	8000b68 <__aeabi_d2uiz>
 80012b2:	4604      	mov	r4, r0
 80012b4:	f7ff f906 	bl	80004c4 <__aeabi_ui2d>
 80012b8:	2200      	movs	r2, #0
 80012ba:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <__aeabi_d2ulz+0x38>)
 80012bc:	f7ff f97c 	bl	80005b8 <__aeabi_dmul>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	4630      	mov	r0, r6
 80012c6:	4639      	mov	r1, r7
 80012c8:	f7fe ffbe 	bl	8000248 <__aeabi_dsub>
 80012cc:	f7ff fc4c 	bl	8000b68 <__aeabi_d2uiz>
 80012d0:	4621      	mov	r1, r4
 80012d2:	bdd0      	pop	{r4, r6, r7, pc}
 80012d4:	3df00000 	.word	0x3df00000
 80012d8:	41f00000 	.word	0x41f00000

080012dc <__udivmoddi4>:
 80012dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012e0:	9e08      	ldr	r6, [sp, #32]
 80012e2:	460d      	mov	r5, r1
 80012e4:	4604      	mov	r4, r0
 80012e6:	468e      	mov	lr, r1
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d14c      	bne.n	8001386 <__udivmoddi4+0xaa>
 80012ec:	428a      	cmp	r2, r1
 80012ee:	4694      	mov	ip, r2
 80012f0:	d967      	bls.n	80013c2 <__udivmoddi4+0xe6>
 80012f2:	fab2 f382 	clz	r3, r2
 80012f6:	b153      	cbz	r3, 800130e <__udivmoddi4+0x32>
 80012f8:	fa02 fc03 	lsl.w	ip, r2, r3
 80012fc:	f1c3 0220 	rsb	r2, r3, #32
 8001300:	fa01 fe03 	lsl.w	lr, r1, r3
 8001304:	fa20 f202 	lsr.w	r2, r0, r2
 8001308:	ea42 0e0e 	orr.w	lr, r2, lr
 800130c:	409c      	lsls	r4, r3
 800130e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001312:	fbbe f1f7 	udiv	r1, lr, r7
 8001316:	fa1f f58c 	uxth.w	r5, ip
 800131a:	fb07 ee11 	mls	lr, r7, r1, lr
 800131e:	fb01 f005 	mul.w	r0, r1, r5
 8001322:	0c22      	lsrs	r2, r4, #16
 8001324:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8001328:	4290      	cmp	r0, r2
 800132a:	d90a      	bls.n	8001342 <__udivmoddi4+0x66>
 800132c:	eb1c 0202 	adds.w	r2, ip, r2
 8001330:	f101 3eff 	add.w	lr, r1, #4294967295
 8001334:	f080 8119 	bcs.w	800156a <__udivmoddi4+0x28e>
 8001338:	4290      	cmp	r0, r2
 800133a:	f240 8116 	bls.w	800156a <__udivmoddi4+0x28e>
 800133e:	3902      	subs	r1, #2
 8001340:	4462      	add	r2, ip
 8001342:	1a12      	subs	r2, r2, r0
 8001344:	fbb2 f0f7 	udiv	r0, r2, r7
 8001348:	fb07 2210 	mls	r2, r7, r0, r2
 800134c:	fb00 f505 	mul.w	r5, r0, r5
 8001350:	b2a4      	uxth	r4, r4
 8001352:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001356:	42a5      	cmp	r5, r4
 8001358:	d90a      	bls.n	8001370 <__udivmoddi4+0x94>
 800135a:	eb1c 0404 	adds.w	r4, ip, r4
 800135e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001362:	f080 8104 	bcs.w	800156e <__udivmoddi4+0x292>
 8001366:	42a5      	cmp	r5, r4
 8001368:	f240 8101 	bls.w	800156e <__udivmoddi4+0x292>
 800136c:	4464      	add	r4, ip
 800136e:	3802      	subs	r0, #2
 8001370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001374:	2100      	movs	r1, #0
 8001376:	1b64      	subs	r4, r4, r5
 8001378:	b11e      	cbz	r6, 8001382 <__udivmoddi4+0xa6>
 800137a:	40dc      	lsrs	r4, r3
 800137c:	2300      	movs	r3, #0
 800137e:	e9c6 4300 	strd	r4, r3, [r6]
 8001382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001386:	428b      	cmp	r3, r1
 8001388:	d908      	bls.n	800139c <__udivmoddi4+0xc0>
 800138a:	2e00      	cmp	r6, #0
 800138c:	f000 80ea 	beq.w	8001564 <__udivmoddi4+0x288>
 8001390:	2100      	movs	r1, #0
 8001392:	e9c6 0500 	strd	r0, r5, [r6]
 8001396:	4608      	mov	r0, r1
 8001398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800139c:	fab3 f183 	clz	r1, r3
 80013a0:	2900      	cmp	r1, #0
 80013a2:	d148      	bne.n	8001436 <__udivmoddi4+0x15a>
 80013a4:	42ab      	cmp	r3, r5
 80013a6:	d302      	bcc.n	80013ae <__udivmoddi4+0xd2>
 80013a8:	4282      	cmp	r2, r0
 80013aa:	f200 80f8 	bhi.w	800159e <__udivmoddi4+0x2c2>
 80013ae:	1a84      	subs	r4, r0, r2
 80013b0:	eb65 0203 	sbc.w	r2, r5, r3
 80013b4:	2001      	movs	r0, #1
 80013b6:	4696      	mov	lr, r2
 80013b8:	2e00      	cmp	r6, #0
 80013ba:	d0e2      	beq.n	8001382 <__udivmoddi4+0xa6>
 80013bc:	e9c6 4e00 	strd	r4, lr, [r6]
 80013c0:	e7df      	b.n	8001382 <__udivmoddi4+0xa6>
 80013c2:	b902      	cbnz	r2, 80013c6 <__udivmoddi4+0xea>
 80013c4:	deff      	udf	#255	; 0xff
 80013c6:	fab2 f382 	clz	r3, r2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f040 808e 	bne.w	80014ec <__udivmoddi4+0x210>
 80013d0:	1a88      	subs	r0, r1, r2
 80013d2:	2101      	movs	r1, #1
 80013d4:	0c17      	lsrs	r7, r2, #16
 80013d6:	fa1f fe82 	uxth.w	lr, r2
 80013da:	fbb0 f5f7 	udiv	r5, r0, r7
 80013de:	fb07 0015 	mls	r0, r7, r5, r0
 80013e2:	0c22      	lsrs	r2, r4, #16
 80013e4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80013e8:	fb0e f005 	mul.w	r0, lr, r5
 80013ec:	4290      	cmp	r0, r2
 80013ee:	d908      	bls.n	8001402 <__udivmoddi4+0x126>
 80013f0:	eb1c 0202 	adds.w	r2, ip, r2
 80013f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80013f8:	d202      	bcs.n	8001400 <__udivmoddi4+0x124>
 80013fa:	4290      	cmp	r0, r2
 80013fc:	f200 80cc 	bhi.w	8001598 <__udivmoddi4+0x2bc>
 8001400:	4645      	mov	r5, r8
 8001402:	1a12      	subs	r2, r2, r0
 8001404:	fbb2 f0f7 	udiv	r0, r2, r7
 8001408:	fb07 2210 	mls	r2, r7, r0, r2
 800140c:	fb0e fe00 	mul.w	lr, lr, r0
 8001410:	b2a4      	uxth	r4, r4
 8001412:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001416:	45a6      	cmp	lr, r4
 8001418:	d908      	bls.n	800142c <__udivmoddi4+0x150>
 800141a:	eb1c 0404 	adds.w	r4, ip, r4
 800141e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001422:	d202      	bcs.n	800142a <__udivmoddi4+0x14e>
 8001424:	45a6      	cmp	lr, r4
 8001426:	f200 80b4 	bhi.w	8001592 <__udivmoddi4+0x2b6>
 800142a:	4610      	mov	r0, r2
 800142c:	eba4 040e 	sub.w	r4, r4, lr
 8001430:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001434:	e7a0      	b.n	8001378 <__udivmoddi4+0x9c>
 8001436:	f1c1 0720 	rsb	r7, r1, #32
 800143a:	408b      	lsls	r3, r1
 800143c:	fa22 fc07 	lsr.w	ip, r2, r7
 8001440:	ea4c 0c03 	orr.w	ip, ip, r3
 8001444:	fa25 fa07 	lsr.w	sl, r5, r7
 8001448:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800144c:	fbba f8f9 	udiv	r8, sl, r9
 8001450:	408d      	lsls	r5, r1
 8001452:	fa20 f307 	lsr.w	r3, r0, r7
 8001456:	fb09 aa18 	mls	sl, r9, r8, sl
 800145a:	fa1f fe8c 	uxth.w	lr, ip
 800145e:	432b      	orrs	r3, r5
 8001460:	fa00 f501 	lsl.w	r5, r0, r1
 8001464:	fb08 f00e 	mul.w	r0, r8, lr
 8001468:	0c1c      	lsrs	r4, r3, #16
 800146a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800146e:	42a0      	cmp	r0, r4
 8001470:	fa02 f201 	lsl.w	r2, r2, r1
 8001474:	d90b      	bls.n	800148e <__udivmoddi4+0x1b2>
 8001476:	eb1c 0404 	adds.w	r4, ip, r4
 800147a:	f108 3aff 	add.w	sl, r8, #4294967295
 800147e:	f080 8086 	bcs.w	800158e <__udivmoddi4+0x2b2>
 8001482:	42a0      	cmp	r0, r4
 8001484:	f240 8083 	bls.w	800158e <__udivmoddi4+0x2b2>
 8001488:	f1a8 0802 	sub.w	r8, r8, #2
 800148c:	4464      	add	r4, ip
 800148e:	1a24      	subs	r4, r4, r0
 8001490:	b298      	uxth	r0, r3
 8001492:	fbb4 f3f9 	udiv	r3, r4, r9
 8001496:	fb09 4413 	mls	r4, r9, r3, r4
 800149a:	fb03 fe0e 	mul.w	lr, r3, lr
 800149e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80014a2:	45a6      	cmp	lr, r4
 80014a4:	d908      	bls.n	80014b8 <__udivmoddi4+0x1dc>
 80014a6:	eb1c 0404 	adds.w	r4, ip, r4
 80014aa:	f103 30ff 	add.w	r0, r3, #4294967295
 80014ae:	d26a      	bcs.n	8001586 <__udivmoddi4+0x2aa>
 80014b0:	45a6      	cmp	lr, r4
 80014b2:	d968      	bls.n	8001586 <__udivmoddi4+0x2aa>
 80014b4:	3b02      	subs	r3, #2
 80014b6:	4464      	add	r4, ip
 80014b8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80014bc:	fba0 9302 	umull	r9, r3, r0, r2
 80014c0:	eba4 040e 	sub.w	r4, r4, lr
 80014c4:	429c      	cmp	r4, r3
 80014c6:	46c8      	mov	r8, r9
 80014c8:	469e      	mov	lr, r3
 80014ca:	d354      	bcc.n	8001576 <__udivmoddi4+0x29a>
 80014cc:	d051      	beq.n	8001572 <__udivmoddi4+0x296>
 80014ce:	2e00      	cmp	r6, #0
 80014d0:	d067      	beq.n	80015a2 <__udivmoddi4+0x2c6>
 80014d2:	ebb5 0308 	subs.w	r3, r5, r8
 80014d6:	eb64 040e 	sbc.w	r4, r4, lr
 80014da:	40cb      	lsrs	r3, r1
 80014dc:	fa04 f707 	lsl.w	r7, r4, r7
 80014e0:	431f      	orrs	r7, r3
 80014e2:	40cc      	lsrs	r4, r1
 80014e4:	e9c6 7400 	strd	r7, r4, [r6]
 80014e8:	2100      	movs	r1, #0
 80014ea:	e74a      	b.n	8001382 <__udivmoddi4+0xa6>
 80014ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80014f0:	f1c3 0020 	rsb	r0, r3, #32
 80014f4:	40c1      	lsrs	r1, r0
 80014f6:	409d      	lsls	r5, r3
 80014f8:	fa24 f000 	lsr.w	r0, r4, r0
 80014fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001500:	4328      	orrs	r0, r5
 8001502:	fbb1 f5f7 	udiv	r5, r1, r7
 8001506:	fb07 1115 	mls	r1, r7, r5, r1
 800150a:	fa1f fe8c 	uxth.w	lr, ip
 800150e:	0c02      	lsrs	r2, r0, #16
 8001510:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001514:	fb05 f10e 	mul.w	r1, r5, lr
 8001518:	4291      	cmp	r1, r2
 800151a:	fa04 f403 	lsl.w	r4, r4, r3
 800151e:	d908      	bls.n	8001532 <__udivmoddi4+0x256>
 8001520:	eb1c 0202 	adds.w	r2, ip, r2
 8001524:	f105 38ff 	add.w	r8, r5, #4294967295
 8001528:	d22f      	bcs.n	800158a <__udivmoddi4+0x2ae>
 800152a:	4291      	cmp	r1, r2
 800152c:	d92d      	bls.n	800158a <__udivmoddi4+0x2ae>
 800152e:	3d02      	subs	r5, #2
 8001530:	4462      	add	r2, ip
 8001532:	1a52      	subs	r2, r2, r1
 8001534:	fbb2 f1f7 	udiv	r1, r2, r7
 8001538:	fb07 2211 	mls	r2, r7, r1, r2
 800153c:	b280      	uxth	r0, r0
 800153e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001542:	fb01 f20e 	mul.w	r2, r1, lr
 8001546:	4282      	cmp	r2, r0
 8001548:	d908      	bls.n	800155c <__udivmoddi4+0x280>
 800154a:	eb1c 0000 	adds.w	r0, ip, r0
 800154e:	f101 38ff 	add.w	r8, r1, #4294967295
 8001552:	d216      	bcs.n	8001582 <__udivmoddi4+0x2a6>
 8001554:	4282      	cmp	r2, r0
 8001556:	d914      	bls.n	8001582 <__udivmoddi4+0x2a6>
 8001558:	3902      	subs	r1, #2
 800155a:	4460      	add	r0, ip
 800155c:	1a80      	subs	r0, r0, r2
 800155e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001562:	e73a      	b.n	80013da <__udivmoddi4+0xfe>
 8001564:	4631      	mov	r1, r6
 8001566:	4630      	mov	r0, r6
 8001568:	e70b      	b.n	8001382 <__udivmoddi4+0xa6>
 800156a:	4671      	mov	r1, lr
 800156c:	e6e9      	b.n	8001342 <__udivmoddi4+0x66>
 800156e:	4610      	mov	r0, r2
 8001570:	e6fe      	b.n	8001370 <__udivmoddi4+0x94>
 8001572:	454d      	cmp	r5, r9
 8001574:	d2ab      	bcs.n	80014ce <__udivmoddi4+0x1f2>
 8001576:	ebb9 0802 	subs.w	r8, r9, r2
 800157a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800157e:	3801      	subs	r0, #1
 8001580:	e7a5      	b.n	80014ce <__udivmoddi4+0x1f2>
 8001582:	4641      	mov	r1, r8
 8001584:	e7ea      	b.n	800155c <__udivmoddi4+0x280>
 8001586:	4603      	mov	r3, r0
 8001588:	e796      	b.n	80014b8 <__udivmoddi4+0x1dc>
 800158a:	4645      	mov	r5, r8
 800158c:	e7d1      	b.n	8001532 <__udivmoddi4+0x256>
 800158e:	46d0      	mov	r8, sl
 8001590:	e77d      	b.n	800148e <__udivmoddi4+0x1b2>
 8001592:	4464      	add	r4, ip
 8001594:	3802      	subs	r0, #2
 8001596:	e749      	b.n	800142c <__udivmoddi4+0x150>
 8001598:	3d02      	subs	r5, #2
 800159a:	4462      	add	r2, ip
 800159c:	e731      	b.n	8001402 <__udivmoddi4+0x126>
 800159e:	4608      	mov	r0, r1
 80015a0:	e70a      	b.n	80013b8 <__udivmoddi4+0xdc>
 80015a2:	4631      	mov	r1, r6
 80015a4:	e6ed      	b.n	8001382 <__udivmoddi4+0xa6>
 80015a6:	bf00      	nop

080015a8 <__aeabi_idiv0>:
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop

080015ac <FIRFilter_Init>:




void FIRFilter_Init(FIRFilter *fir)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	/* Clear filter buffer */
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++)
 80015b4:	2300      	movs	r3, #0
 80015b6:	73fb      	strb	r3, [r7, #15]
 80015b8:	e008      	b.n	80015cc <FIRFilter_Init+0x20>
	{
		fir->buf[n] = 0.0f;
 80015ba:	7bfa      	ldrb	r2, [r7, #15]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f04f 0100 	mov.w	r1, #0
 80015c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint8_t n = 0; n < FIR_FILTER_LENGTH; n++)
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	3301      	adds	r3, #1
 80015ca:	73fb      	strb	r3, [r7, #15]
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	2b18      	cmp	r3, #24
 80015d0:	d9f3      	bls.n	80015ba <FIRFilter_Init+0xe>
	}

	/* Reset buffer index */
	fir->bufIndex = 0;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	/* Clear filter output */
	fir->out = 0.0f;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80015e2:	bf00      	nop
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr

080015ec <FIRFilter_Update>:

float FIRFilter_Update(FIRFilter *fir, float inp)
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
	/* Store latest sample in buffer */
	fir->buf[fir->bufIndex] = inp;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80015fc:	4619      	mov	r1, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	683a      	ldr	r2, [r7, #0]
 8001602:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

	/* Increment buffer index and wrap around if necessary */
	fir->bufIndex++;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800160c:	3301      	adds	r3, #1
 800160e:	b2da      	uxtb	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	if(fir->bufIndex == FIR_FILTER_LENGTH)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800161c:	2b19      	cmp	r3, #25
 800161e:	d103      	bne.n	8001628 <FIRFilter_Update+0x3c>
	{
		fir->bufIndex = 0;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2200      	movs	r2, #0
 8001624:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	}

	/* Compute new output sample (via convulation) */
	fir->out = 0.0f;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	669a      	str	r2, [r3, #104]	; 0x68

	uint8_t sumIndex = fir->bufIndex;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8001636:	73fb      	strb	r3, [r7, #15]

	for(uint8_t n = 0; n < FIR_FILTER_LENGTH; n++)
 8001638:	2300      	movs	r3, #0
 800163a:	73bb      	strb	r3, [r7, #14]
 800163c:	e021      	b.n	8001682 <FIRFilter_Update+0x96>
	{
		/* Decrement index and wrap if necessary */
		if (sumIndex > 0)
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d003      	beq.n	800164c <FIRFilter_Update+0x60>
		{
			sumIndex--;
 8001644:	7bfb      	ldrb	r3, [r7, #15]
 8001646:	3b01      	subs	r3, #1
 8001648:	73fb      	strb	r3, [r7, #15]
 800164a:	e001      	b.n	8001650 <FIRFilter_Update+0x64>
		}
		else
		{
			sumIndex = FIR_FILTER_LENGTH - 1;
 800164c:	2318      	movs	r3, #24
 800164e:	73fb      	strb	r3, [r7, #15]
		}

		/* Multiply impulse response with shifted input sample and add to output */
		fir->out += FIR_IMPULSE_RESPONSE[n] * fir->buf[sumIndex];
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8001654:	7bbb      	ldrb	r3, [r7, #14]
 8001656:	4a0f      	ldr	r2, [pc, #60]	; (8001694 <FIRFilter_Update+0xa8>)
 8001658:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800165c:	7bfa      	ldrb	r2, [r7, #15]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001664:	4619      	mov	r1, r3
 8001666:	f7ff fbfd 	bl	8000e64 <__aeabi_fmul>
 800166a:	4603      	mov	r3, r0
 800166c:	4619      	mov	r1, r3
 800166e:	4620      	mov	r0, r4
 8001670:	f7ff faf0 	bl	8000c54 <__addsf3>
 8001674:	4603      	mov	r3, r0
 8001676:	461a      	mov	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	669a      	str	r2, [r3, #104]	; 0x68
	for(uint8_t n = 0; n < FIR_FILTER_LENGTH; n++)
 800167c:	7bbb      	ldrb	r3, [r7, #14]
 800167e:	3301      	adds	r3, #1
 8001680:	73bb      	strb	r3, [r7, #14]
 8001682:	7bbb      	ldrb	r3, [r7, #14]
 8001684:	2b18      	cmp	r3, #24
 8001686:	d9da      	bls.n	800163e <FIRFilter_Update+0x52>
	}

	/* Return filtered output */
	return fir->out;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
 800168c:	4618      	mov	r0, r3
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	bd90      	pop	{r4, r7, pc}
 8001694:	20000000 	.word	0x20000000

08001698 <PID_SetGains>:
 */

#include "PID.h"

void PID_SetGains(PID_Controller_t *instance, float p, float i, float d)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
 80016a4:	603b      	str	r3, [r7, #0]
	instance->kp = p;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	601a      	str	r2, [r3, #0]
	instance->ki = i;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	605a      	str	r2, [r3, #4]
	instance->kp = p;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	68ba      	ldr	r2, [r7, #8]
 80016b6:	601a      	str	r2, [r3, #0]
}
 80016b8:	bf00      	nop
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr

080016c2 <PID_ResetTemps>:
	instance->kp = 0;
	instance->IntegralError = 0;
}

void PID_ResetTemps(PID_Controller_t *instance)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
	instance->Output = 0;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	829a      	strh	r2, [r3, #20]
	instance->LastError = 0;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	819a      	strh	r2, [r3, #12]
	instance->IntegralError = 0;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	611a      	str	r2, [r3, #16]
}
 80016dc:	bf00      	nop
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr

080016e6 <PID_Update>:


int16_t PID_Update(PID_Controller_t *instance, int16_t input_error, uint16_t sampling_rate_hz)
{
 80016e6:	b5b0      	push	{r4, r5, r7, lr}
 80016e8:	b082      	sub	sp, #8
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
 80016ee:	460b      	mov	r3, r1
 80016f0:	807b      	strh	r3, [r7, #2]
 80016f2:	4613      	mov	r3, r2
 80016f4:	803b      	strh	r3, [r7, #0]
	/* Update integral error */
	if(instance->ki > 0)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f04f 0100 	mov.w	r1, #0
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff fd6c 	bl	80011dc <__aeabi_fcmpgt>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d006      	beq.n	8001718 <PID_Update+0x32>
	{
		instance->IntegralError += input_error;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	691a      	ldr	r2, [r3, #16]
 800170e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001712:	441a      	add	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	611a      	str	r2, [r3, #16]
	}
	/* Secure integral error */
	if(instance->IntegralError > instance->MaxIntegralError)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	691a      	ldr	r2, [r3, #16]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	429a      	cmp	r2, r3
 8001722:	dd04      	ble.n	800172e <PID_Update+0x48>
	{
		instance->IntegralError = instance->MaxIntegralError;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	699a      	ldr	r2, [r3, #24]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	611a      	str	r2, [r3, #16]
 800172c:	e00b      	b.n	8001746 <PID_Update+0x60>
	}
	else if(instance->IntegralError < -instance->MaxIntegralError)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	425b      	negs	r3, r3
 8001738:	429a      	cmp	r2, r3
 800173a:	da04      	bge.n	8001746 <PID_Update+0x60>
	{
		instance->IntegralError = -instance->MaxIntegralError;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	425a      	negs	r2, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	611a      	str	r2, [r3, #16]
	}

	/*Calculate the PID output */
	instance->Output = (instance->kp * input_error) +
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681c      	ldr	r4, [r3, #0]
 800174a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fb34 	bl	8000dbc <__aeabi_i2f>
 8001754:	4603      	mov	r3, r0
 8001756:	4619      	mov	r1, r3
 8001758:	4620      	mov	r0, r4
 800175a:	f7ff fb83 	bl	8000e64 <__aeabi_fmul>
 800175e:	4603      	mov	r3, r0
 8001760:	461d      	mov	r5, r3
			(instance->ki * (instance->IntegralError) / sampling_rate_hz) +
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685c      	ldr	r4, [r3, #4]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	691b      	ldr	r3, [r3, #16]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fb26 	bl	8000dbc <__aeabi_i2f>
 8001770:	4603      	mov	r3, r0
 8001772:	4619      	mov	r1, r3
 8001774:	4620      	mov	r0, r4
 8001776:	f7ff fb75 	bl	8000e64 <__aeabi_fmul>
 800177a:	4603      	mov	r3, r0
 800177c:	461c      	mov	r4, r3
 800177e:	883b      	ldrh	r3, [r7, #0]
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fb1b 	bl	8000dbc <__aeabi_i2f>
 8001786:	4603      	mov	r3, r0
 8001788:	4619      	mov	r1, r3
 800178a:	4620      	mov	r0, r4
 800178c:	f7ff fc1e 	bl	8000fcc <__aeabi_fdiv>
 8001790:	4603      	mov	r3, r0
	instance->Output = (instance->kp * input_error) +
 8001792:	4619      	mov	r1, r3
 8001794:	4628      	mov	r0, r5
 8001796:	f7ff fa5d 	bl	8000c54 <__addsf3>
 800179a:	4603      	mov	r3, r0
 800179c:	461d      	mov	r5, r3
			(instance->kd * sampling_rate_hz * (input_error - instance->LastError) );
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	689c      	ldr	r4, [r3, #8]
 80017a2:	883b      	ldrh	r3, [r7, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff fb09 	bl	8000dbc <__aeabi_i2f>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4619      	mov	r1, r3
 80017ae:	4620      	mov	r0, r4
 80017b0:	f7ff fb58 	bl	8000e64 <__aeabi_fmul>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461c      	mov	r4, r3
 80017b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80017c2:	1a9b      	subs	r3, r3, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff faf9 	bl	8000dbc <__aeabi_i2f>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4619      	mov	r1, r3
 80017ce:	4620      	mov	r0, r4
 80017d0:	f7ff fb48 	bl	8000e64 <__aeabi_fmul>
 80017d4:	4603      	mov	r3, r0
			(instance->ki * (instance->IntegralError) / sampling_rate_hz) +
 80017d6:	4619      	mov	r1, r3
 80017d8:	4628      	mov	r0, r5
 80017da:	f7ff fa3b 	bl	8000c54 <__addsf3>
 80017de:	4603      	mov	r3, r0
	instance->Output = (instance->kp * input_error) +
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fd05 	bl	80011f0 <__aeabi_f2iz>
 80017e6:	4603      	mov	r3, r0
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	829a      	strh	r2, [r3, #20]


	/* Secure output */
	if(instance->Output >= instance->MaxOutput)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	db05      	blt.n	800180a <PID_Update+0x124>
	{
		instance->Output = instance->MaxOutput;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	829a      	strh	r2, [r3, #20]
 8001808:	e012      	b.n	8001830 <PID_Update+0x14a>
	}
	else if(instance->Output <= -instance->MaxOutput)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001810:	461a      	mov	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001818:	425b      	negs	r3, r3
 800181a:	429a      	cmp	r2, r3
 800181c:	dc08      	bgt.n	8001830 <PID_Update+0x14a>
	{
		instance->Output = -instance->MaxOutput;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001824:	b29b      	uxth	r3, r3
 8001826:	425b      	negs	r3, r3
 8001828:	b29b      	uxth	r3, r3
 800182a:	b21a      	sxth	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	829a      	strh	r2, [r3, #20]
	}

	/* Save error */
	instance->LastError = input_error;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	887a      	ldrh	r2, [r7, #2]
 8001834:	819a      	strh	r2, [r3, #12]

	return instance->Output;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bdb0      	pop	{r4, r5, r7, pc}

08001844 <DRV8836_Init>:
 */
#include "drv8836.h"
#include "tim.h"

void DRV8836_Init(DRV8836_t *ic, TIM_HandleTypeDef *htim, uint16_t a_forward_channel, uint16_t a_reverse_channel, uint16_t b_forward_channel, uint16_t b_reverse_channel)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	4611      	mov	r1, r2
 8001850:	461a      	mov	r2, r3
 8001852:	460b      	mov	r3, r1
 8001854:	80fb      	strh	r3, [r7, #6]
 8001856:	4613      	mov	r3, r2
 8001858:	80bb      	strh	r3, [r7, #4]
	ic->drv_htim = htim;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	68ba      	ldr	r2, [r7, #8]
 800185e:	605a      	str	r2, [r3, #4]
	ic->a_forward_channel = a_forward_channel;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	88fa      	ldrh	r2, [r7, #6]
 8001864:	811a      	strh	r2, [r3, #8]
	ic->a_reverse_channel = a_reverse_channel;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	88ba      	ldrh	r2, [r7, #4]
 800186a:	815a      	strh	r2, [r3, #10]
	ic->b_forward_channel = b_forward_channel;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	8b3a      	ldrh	r2, [r7, #24]
 8001870:	819a      	strh	r2, [r3, #12]
	ic->b_reverse_channel = b_reverse_channel;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	8bba      	ldrh	r2, [r7, #28]
 8001876:	81da      	strh	r2, [r3, #14]
	HAL_TIM_PWM_Start(ic->drv_htim, ic->a_forward_channel);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	685a      	ldr	r2, [r3, #4]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	891b      	ldrh	r3, [r3, #8]
 8001880:	4619      	mov	r1, r3
 8001882:	4610      	mov	r0, r2
 8001884:	f004 ffc0 	bl	8006808 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(ic->drv_htim, ic->a_reverse_channel);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	895b      	ldrh	r3, [r3, #10]
 8001890:	4619      	mov	r1, r3
 8001892:	4610      	mov	r0, r2
 8001894:	f004 ffb8 	bl	8006808 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(ic->drv_htim, ic->b_forward_channel);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	899b      	ldrh	r3, [r3, #12]
 80018a0:	4619      	mov	r1, r3
 80018a2:	4610      	mov	r0, r2
 80018a4:	f004 ffb0 	bl	8006808 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(ic->drv_htim, ic->b_reverse_channel);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	89db      	ldrh	r3, [r3, #14]
 80018b0:	4619      	mov	r1, r3
 80018b2:	4610      	mov	r0, r2
 80018b4:	f004 ffa8 	bl	8006808 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(ic->drv_htim, a_forward_channel, 0);
 80018b8:	88fb      	ldrh	r3, [r7, #6]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d105      	bne.n	80018ca <DRV8836_Init+0x86>
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2200      	movs	r2, #0
 80018c6:	635a      	str	r2, [r3, #52]	; 0x34
 80018c8:	e016      	b.n	80018f8 <DRV8836_Init+0xb4>
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	2b04      	cmp	r3, #4
 80018ce:	d105      	bne.n	80018dc <DRV8836_Init+0x98>
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	2300      	movs	r3, #0
 80018d8:	6393      	str	r3, [r2, #56]	; 0x38
 80018da:	e00d      	b.n	80018f8 <DRV8836_Init+0xb4>
 80018dc:	88fb      	ldrh	r3, [r7, #6]
 80018de:	2b08      	cmp	r3, #8
 80018e0:	d105      	bne.n	80018ee <DRV8836_Init+0xaa>
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	2300      	movs	r3, #0
 80018ea:	63d3      	str	r3, [r2, #60]	; 0x3c
 80018ec:	e004      	b.n	80018f8 <DRV8836_Init+0xb4>
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	2300      	movs	r3, #0
 80018f6:	6413      	str	r3, [r2, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(ic->drv_htim, a_reverse_channel, 0);
 80018f8:	88bb      	ldrh	r3, [r7, #4]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d105      	bne.n	800190a <DRV8836_Init+0xc6>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2200      	movs	r2, #0
 8001906:	635a      	str	r2, [r3, #52]	; 0x34
 8001908:	e016      	b.n	8001938 <DRV8836_Init+0xf4>
 800190a:	88bb      	ldrh	r3, [r7, #4]
 800190c:	2b04      	cmp	r3, #4
 800190e:	d105      	bne.n	800191c <DRV8836_Init+0xd8>
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	2300      	movs	r3, #0
 8001918:	6393      	str	r3, [r2, #56]	; 0x38
 800191a:	e00d      	b.n	8001938 <DRV8836_Init+0xf4>
 800191c:	88bb      	ldrh	r3, [r7, #4]
 800191e:	2b08      	cmp	r3, #8
 8001920:	d105      	bne.n	800192e <DRV8836_Init+0xea>
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	2300      	movs	r3, #0
 800192a:	63d3      	str	r3, [r2, #60]	; 0x3c
 800192c:	e004      	b.n	8001938 <DRV8836_Init+0xf4>
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2300      	movs	r3, #0
 8001936:	6413      	str	r3, [r2, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_forward_channel, 0);
 8001938:	8b3b      	ldrh	r3, [r7, #24]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d105      	bne.n	800194a <DRV8836_Init+0x106>
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2200      	movs	r2, #0
 8001946:	635a      	str	r2, [r3, #52]	; 0x34
 8001948:	e016      	b.n	8001978 <DRV8836_Init+0x134>
 800194a:	8b3b      	ldrh	r3, [r7, #24]
 800194c:	2b04      	cmp	r3, #4
 800194e:	d105      	bne.n	800195c <DRV8836_Init+0x118>
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	2300      	movs	r3, #0
 8001958:	6393      	str	r3, [r2, #56]	; 0x38
 800195a:	e00d      	b.n	8001978 <DRV8836_Init+0x134>
 800195c:	8b3b      	ldrh	r3, [r7, #24]
 800195e:	2b08      	cmp	r3, #8
 8001960:	d105      	bne.n	800196e <DRV8836_Init+0x12a>
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2300      	movs	r3, #0
 800196a:	63d3      	str	r3, [r2, #60]	; 0x3c
 800196c:	e004      	b.n	8001978 <DRV8836_Init+0x134>
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	2300      	movs	r3, #0
 8001976:	6413      	str	r3, [r2, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_reverse_channel, 0);
 8001978:	8bbb      	ldrh	r3, [r7, #28]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d105      	bne.n	800198a <DRV8836_Init+0x146>
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2200      	movs	r2, #0
 8001986:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001988:	e016      	b.n	80019b8 <DRV8836_Init+0x174>
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_reverse_channel, 0);
 800198a:	8bbb      	ldrh	r3, [r7, #28]
 800198c:	2b04      	cmp	r3, #4
 800198e:	d105      	bne.n	800199c <DRV8836_Init+0x158>
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	2300      	movs	r3, #0
 8001998:	6393      	str	r3, [r2, #56]	; 0x38
}
 800199a:	e00d      	b.n	80019b8 <DRV8836_Init+0x174>
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_reverse_channel, 0);
 800199c:	8bbb      	ldrh	r3, [r7, #28]
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d105      	bne.n	80019ae <DRV8836_Init+0x16a>
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	2300      	movs	r3, #0
 80019aa:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80019ac:	e004      	b.n	80019b8 <DRV8836_Init+0x174>
	__HAL_TIM_SET_COMPARE(ic->drv_htim, b_reverse_channel, 0);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	2300      	movs	r3, #0
 80019b6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80019b8:	bf00      	nop
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <DRV8836_SetMotor>:

DRV8836_Error_t DRV8836_SetMotor(DRV8836_t *ic, DRV8836_Output_t output, DRV8836_Direction_t direction, uint16_t speed)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b087      	sub	sp, #28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	4608      	mov	r0, r1
 80019ca:	4611      	mov	r1, r2
 80019cc:	461a      	mov	r2, r3
 80019ce:	4603      	mov	r3, r0
 80019d0:	70fb      	strb	r3, [r7, #3]
 80019d2:	460b      	mov	r3, r1
 80019d4:	70bb      	strb	r3, [r7, #2]
 80019d6:	4613      	mov	r3, r2
 80019d8:	803b      	strh	r3, [r7, #0]
	DRV8836_Direction_t *TargetDirection;
	uint16_t *TargetSpeed;
	uint16_t TargetForwardChannel;
	uint16_t TargetReverseChannel;

	if(speed > ic->drv_htim->Instance->ARR) //check if pwm value fit the counter period range
 80019da:	883a      	ldrh	r2, [r7, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d901      	bls.n	80019ec <DRV8836_SetMotor+0x2c>
	{
		return DRV8836_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e14e      	b.n	8001c8a <DRV8836_SetMotor+0x2ca>
	}

	if(MOTOR_A == output)
 80019ec:	78fb      	ldrb	r3, [r7, #3]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d10c      	bne.n	8001a0c <DRV8836_SetMotor+0x4c>
	{
		TargetForwardChannel = ic->a_forward_channel;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	891b      	ldrh	r3, [r3, #8]
 80019f6:	81fb      	strh	r3, [r7, #14]
		TargetReverseChannel = ic->a_reverse_channel;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	895b      	ldrh	r3, [r3, #10]
 80019fc:	81bb      	strh	r3, [r7, #12]
		TargetSpeed = &(ic->a_speed);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3310      	adds	r3, #16
 8001a02:	613b      	str	r3, [r7, #16]
		TargetDirection = &(ic->a_direction);			//TODO: test here
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3314      	adds	r3, #20
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	e011      	b.n	8001a30 <DRV8836_SetMotor+0x70>
	}
	else if(MOTOR_B == output)
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d10c      	bne.n	8001a2c <DRV8836_SetMotor+0x6c>
	{
		TargetForwardChannel = ic->b_forward_channel;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	899b      	ldrh	r3, [r3, #12]
 8001a16:	81fb      	strh	r3, [r7, #14]
		TargetReverseChannel = ic->b_reverse_channel;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	89db      	ldrh	r3, [r3, #14]
 8001a1c:	81bb      	strh	r3, [r7, #12]
		TargetSpeed = &(ic->b_speed);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	3312      	adds	r3, #18
 8001a22:	613b      	str	r3, [r7, #16]
		TargetDirection = &(ic->b_direction);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3315      	adds	r3, #21
 8001a28:	617b      	str	r3, [r7, #20]
 8001a2a:	e001      	b.n	8001a30 <DRV8836_SetMotor+0x70>
	}
	else
	{
		return DRV8836_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e12c      	b.n	8001c8a <DRV8836_SetMotor+0x2ca>
	}

	switch(direction)
 8001a30:	78bb      	ldrb	r3, [r7, #2]
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	f200 8120 	bhi.w	8001c78 <DRV8836_SetMotor+0x2b8>
 8001a38:	a201      	add	r2, pc, #4	; (adr r2, 8001a40 <DRV8836_SetMotor+0x80>)
 8001a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3e:	bf00      	nop
 8001a40:	08001a51 	.word	0x08001a51
 8001a44:	08001ad3 	.word	0x08001ad3
 8001a48:	08001b55 	.word	0x08001b55
 8001a4c:	08001bd7 	.word	0x08001bd7
	{
	case Coast:
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetForwardChannel, 0);
 8001a50:	89fb      	ldrh	r3, [r7, #14]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d105      	bne.n	8001a62 <DRV8836_SetMotor+0xa2>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	635a      	str	r2, [r3, #52]	; 0x34
 8001a60:	e016      	b.n	8001a90 <DRV8836_SetMotor+0xd0>
 8001a62:	89fb      	ldrh	r3, [r7, #14]
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d105      	bne.n	8001a74 <DRV8836_SetMotor+0xb4>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	2300      	movs	r3, #0
 8001a70:	6393      	str	r3, [r2, #56]	; 0x38
 8001a72:	e00d      	b.n	8001a90 <DRV8836_SetMotor+0xd0>
 8001a74:	89fb      	ldrh	r3, [r7, #14]
 8001a76:	2b08      	cmp	r3, #8
 8001a78:	d105      	bne.n	8001a86 <DRV8836_SetMotor+0xc6>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	2300      	movs	r3, #0
 8001a82:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001a84:	e004      	b.n	8001a90 <DRV8836_SetMotor+0xd0>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 8001a90:	89bb      	ldrh	r3, [r7, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d105      	bne.n	8001aa2 <DRV8836_SetMotor+0xe2>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001aa0:	e0ec      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 8001aa2:	89bb      	ldrh	r3, [r7, #12]
 8001aa4:	2b04      	cmp	r3, #4
 8001aa6:	d105      	bne.n	8001ab4 <DRV8836_SetMotor+0xf4>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	2300      	movs	r3, #0
 8001ab0:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8001ab2:	e0e3      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 8001ab4:	89bb      	ldrh	r3, [r7, #12]
 8001ab6:	2b08      	cmp	r3, #8
 8001ab8:	d105      	bne.n	8001ac6 <DRV8836_SetMotor+0x106>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8001ac4:	e0da      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	2300      	movs	r3, #0
 8001ace:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001ad0:	e0d4      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>

	case Reverse:
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetForwardChannel, 0);
 8001ad2:	89fb      	ldrh	r3, [r7, #14]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d105      	bne.n	8001ae4 <DRV8836_SetMotor+0x124>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ae2:	e016      	b.n	8001b12 <DRV8836_SetMotor+0x152>
 8001ae4:	89fb      	ldrh	r3, [r7, #14]
 8001ae6:	2b04      	cmp	r3, #4
 8001ae8:	d105      	bne.n	8001af6 <DRV8836_SetMotor+0x136>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	2300      	movs	r3, #0
 8001af2:	6393      	str	r3, [r2, #56]	; 0x38
 8001af4:	e00d      	b.n	8001b12 <DRV8836_SetMotor+0x152>
 8001af6:	89fb      	ldrh	r3, [r7, #14]
 8001af8:	2b08      	cmp	r3, #8
 8001afa:	d105      	bne.n	8001b08 <DRV8836_SetMotor+0x148>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	2300      	movs	r3, #0
 8001b04:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001b06:	e004      	b.n	8001b12 <DRV8836_SetMotor+0x152>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	2300      	movs	r3, #0
 8001b10:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, speed);
 8001b12:	89bb      	ldrh	r3, [r7, #12]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d105      	bne.n	8001b24 <DRV8836_SetMotor+0x164>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	883a      	ldrh	r2, [r7, #0]
 8001b20:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001b22:	e0ab      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, speed);
 8001b24:	89bb      	ldrh	r3, [r7, #12]
 8001b26:	2b04      	cmp	r3, #4
 8001b28:	d105      	bne.n	8001b36 <DRV8836_SetMotor+0x176>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	883b      	ldrh	r3, [r7, #0]
 8001b32:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8001b34:	e0a2      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, speed);
 8001b36:	89bb      	ldrh	r3, [r7, #12]
 8001b38:	2b08      	cmp	r3, #8
 8001b3a:	d105      	bne.n	8001b48 <DRV8836_SetMotor+0x188>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	883b      	ldrh	r3, [r7, #0]
 8001b44:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8001b46:	e099      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, speed);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	883b      	ldrh	r3, [r7, #0]
 8001b50:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001b52:	e093      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>

	case Forward:
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetForwardChannel, speed);
 8001b54:	89fb      	ldrh	r3, [r7, #14]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d105      	bne.n	8001b66 <DRV8836_SetMotor+0x1a6>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	883a      	ldrh	r2, [r7, #0]
 8001b62:	635a      	str	r2, [r3, #52]	; 0x34
 8001b64:	e016      	b.n	8001b94 <DRV8836_SetMotor+0x1d4>
 8001b66:	89fb      	ldrh	r3, [r7, #14]
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d105      	bne.n	8001b78 <DRV8836_SetMotor+0x1b8>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	883b      	ldrh	r3, [r7, #0]
 8001b74:	6393      	str	r3, [r2, #56]	; 0x38
 8001b76:	e00d      	b.n	8001b94 <DRV8836_SetMotor+0x1d4>
 8001b78:	89fb      	ldrh	r3, [r7, #14]
 8001b7a:	2b08      	cmp	r3, #8
 8001b7c:	d105      	bne.n	8001b8a <DRV8836_SetMotor+0x1ca>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	883b      	ldrh	r3, [r7, #0]
 8001b86:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001b88:	e004      	b.n	8001b94 <DRV8836_SetMotor+0x1d4>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	883b      	ldrh	r3, [r7, #0]
 8001b92:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 8001b94:	89bb      	ldrh	r3, [r7, #12]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d105      	bne.n	8001ba6 <DRV8836_SetMotor+0x1e6>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001ba4:	e06a      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 8001ba6:	89bb      	ldrh	r3, [r7, #12]
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	d105      	bne.n	8001bb8 <DRV8836_SetMotor+0x1f8>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8001bb6:	e061      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 8001bb8:	89bb      	ldrh	r3, [r7, #12]
 8001bba:	2b08      	cmp	r3, #8
 8001bbc:	d105      	bne.n	8001bca <DRV8836_SetMotor+0x20a>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8001bc8:	e058      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, 0);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001bd4:	e052      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>

	case Brake:
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetForwardChannel, ic->drv_htim->Init.Period);	//TODO: CHECK IF IT WORKS CORRECTLY!
 8001bd6:	89fb      	ldrh	r3, [r7, #14]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d107      	bne.n	8001bec <DRV8836_SetMotor+0x22c>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685a      	ldr	r2, [r3, #4]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68d2      	ldr	r2, [r2, #12]
 8001be8:	635a      	str	r2, [r3, #52]	; 0x34
 8001bea:	e01c      	b.n	8001c26 <DRV8836_SetMotor+0x266>
 8001bec:	89fb      	ldrh	r3, [r7, #14]
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	d107      	bne.n	8001c02 <DRV8836_SetMotor+0x242>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	6852      	ldr	r2, [r2, #4]
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	6393      	str	r3, [r2, #56]	; 0x38
 8001c00:	e011      	b.n	8001c26 <DRV8836_SetMotor+0x266>
 8001c02:	89fb      	ldrh	r3, [r7, #14]
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d107      	bne.n	8001c18 <DRV8836_SetMotor+0x258>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	6852      	ldr	r2, [r2, #4]
 8001c10:	6812      	ldr	r2, [r2, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001c16:	e006      	b.n	8001c26 <DRV8836_SetMotor+0x266>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6852      	ldr	r2, [r2, #4]
 8001c20:	6812      	ldr	r2, [r2, #0]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, ic->drv_htim->Init.Period);
 8001c26:	89bb      	ldrh	r3, [r7, #12]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d107      	bne.n	8001c3c <DRV8836_SetMotor+0x27c>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68d2      	ldr	r2, [r2, #12]
 8001c38:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001c3a:	e01f      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, ic->drv_htim->Init.Period);
 8001c3c:	89bb      	ldrh	r3, [r7, #12]
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d107      	bne.n	8001c52 <DRV8836_SetMotor+0x292>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6852      	ldr	r2, [r2, #4]
 8001c4a:	6812      	ldr	r2, [r2, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8001c50:	e014      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, ic->drv_htim->Init.Period);
 8001c52:	89bb      	ldrh	r3, [r7, #12]
 8001c54:	2b08      	cmp	r3, #8
 8001c56:	d107      	bne.n	8001c68 <DRV8836_SetMotor+0x2a8>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	6852      	ldr	r2, [r2, #4]
 8001c60:	6812      	ldr	r2, [r2, #0]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8001c66:	e009      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>
		__HAL_TIM_SET_COMPARE(ic->drv_htim, TargetReverseChannel, ic->drv_htim->Init.Period);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6852      	ldr	r2, [r2, #4]
 8001c70:	6812      	ldr	r2, [r2, #0]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001c76:	e001      	b.n	8001c7c <DRV8836_SetMotor+0x2bc>

	default:
		return DRV8836_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e006      	b.n	8001c8a <DRV8836_SetMotor+0x2ca>
		break;
	}

	*TargetDirection = direction;	//save set direction and speed to struct
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	78ba      	ldrb	r2, [r7, #2]
 8001c80:	701a      	strb	r2, [r3, #0]
	*TargetSpeed = speed;
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	883a      	ldrh	r2, [r7, #0]
 8001c86:	801a      	strh	r2, [r3, #0]

	return DRV8836_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	371c      	adds	r7, #28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr

08001c94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b088      	sub	sp, #32
 8001c98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9a:	f107 0310 	add.w	r3, r7, #16
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	609a      	str	r2, [r3, #8]
 8001ca6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca8:	4b4f      	ldr	r3, [pc, #316]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	4a4e      	ldr	r2, [pc, #312]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cae:	f043 0310 	orr.w	r3, r3, #16
 8001cb2:	6193      	str	r3, [r2, #24]
 8001cb4:	4b4c      	ldr	r3, [pc, #304]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	f003 0310 	and.w	r3, r3, #16
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cc0:	4b49      	ldr	r3, [pc, #292]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	4a48      	ldr	r2, [pc, #288]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cc6:	f043 0320 	orr.w	r3, r3, #32
 8001cca:	6193      	str	r3, [r2, #24]
 8001ccc:	4b46      	ldr	r3, [pc, #280]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f003 0320 	and.w	r3, r3, #32
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd8:	4b43      	ldr	r3, [pc, #268]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	4a42      	ldr	r2, [pc, #264]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cde:	f043 0304 	orr.w	r3, r3, #4
 8001ce2:	6193      	str	r3, [r2, #24]
 8001ce4:	4b40      	ldr	r3, [pc, #256]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	f003 0304 	and.w	r3, r3, #4
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf0:	4b3d      	ldr	r3, [pc, #244]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	4a3c      	ldr	r2, [pc, #240]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cf6:	f043 0308 	orr.w	r3, r3, #8
 8001cfa:	6193      	str	r3, [r2, #24]
 8001cfc:	4b3a      	ldr	r3, [pc, #232]	; (8001de8 <MX_GPIO_Init+0x154>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	f003 0308 	and.w	r3, r3, #8
 8001d04:	603b      	str	r3, [r7, #0]
 8001d06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DRV_MODE_Pin|DRV_NSLEEP_Pin|LED_Pin|KEEP_ALIVE_Pin, GPIO_PIN_RESET);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f246 0103 	movw	r1, #24579	; 0x6003
 8001d0e:	4837      	ldr	r0, [pc, #220]	; (8001dec <MX_GPIO_Init+0x158>)
 8001d10:	f002 ffec 	bl	8004cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_RESET);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2104      	movs	r1, #4
 8001d18:	4835      	ldr	r0, [pc, #212]	; (8001df0 <MX_GPIO_Init+0x15c>)
 8001d1a:	f002 ffe7 	bl	8004cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2110      	movs	r1, #16
 8001d22:	4834      	ldr	r0, [pc, #208]	; (8001df4 <MX_GPIO_Init+0x160>)
 8001d24:	f002 ffe2 	bl	8004cec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = DRV_MODE_Pin|DRV_NSLEEP_Pin|KEEP_ALIVE_Pin;
 8001d28:	f246 0302 	movw	r3, #24578	; 0x6002
 8001d2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d36:	2302      	movs	r3, #2
 8001d38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d3a:	f107 0310 	add.w	r3, r7, #16
 8001d3e:	4619      	mov	r1, r3
 8001d40:	482a      	ldr	r0, [pc, #168]	; (8001dec <MX_GPIO_Init+0x158>)
 8001d42:	f002 fe4f 	bl	80049e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001d46:	2301      	movs	r3, #1
 8001d48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001d56:	f107 0310 	add.w	r3, r7, #16
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4823      	ldr	r0, [pc, #140]	; (8001dec <MX_GPIO_Init+0x158>)
 8001d5e:	f002 fe41 	bl	80049e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_PWR_Pin;
 8001d62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_PWR_GPIO_Port, &GPIO_InitStruct);
 8001d70:	f107 0310 	add.w	r3, r7, #16
 8001d74:	4619      	mov	r1, r3
 8001d76:	4820      	ldr	r0, [pc, #128]	; (8001df8 <MX_GPIO_Init+0x164>)
 8001d78:	f002 fe34 	bl	80049e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8001d7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d82:	4b1e      	ldr	r3, [pc, #120]	; (8001dfc <MX_GPIO_Init+0x168>)
 8001d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001d8a:	f107 0310 	add.w	r3, r7, #16
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4819      	ldr	r0, [pc, #100]	; (8001df8 <MX_GPIO_Init+0x164>)
 8001d92:	f002 fe27 	bl	80049e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 8001d96:	2304      	movs	r3, #4
 8001d98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da2:	2302      	movs	r3, #2
 8001da4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 8001da6:	f107 0310 	add.w	r3, r7, #16
 8001daa:	4619      	mov	r1, r3
 8001dac:	4810      	ldr	r0, [pc, #64]	; (8001df0 <MX_GPIO_Init+0x15c>)
 8001dae:	f002 fe19 	bl	80049e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 8001db2:	2310      	movs	r3, #16
 8001db4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db6:	2301      	movs	r3, #1
 8001db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8001dc2:	f107 0310 	add.w	r3, r7, #16
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	480a      	ldr	r0, [pc, #40]	; (8001df4 <MX_GPIO_Init+0x160>)
 8001dca:	f002 fe0b 	bl	80049e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2105      	movs	r1, #5
 8001dd2:	2028      	movs	r0, #40	; 0x28
 8001dd4:	f002 fddb 	bl	800498e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dd8:	2028      	movs	r0, #40	; 0x28
 8001dda:	f002 fdf4 	bl	80049c6 <HAL_NVIC_EnableIRQ>

}
 8001dde:	bf00      	nop
 8001de0:	3720      	adds	r7, #32
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40011000 	.word	0x40011000
 8001df0:	40011400 	.word	0x40011400
 8001df4:	40010c00 	.word	0x40010c00
 8001df8:	40010800 	.word	0x40010800
 8001dfc:	10210000 	.word	0x10210000

08001e00 <HW_Manager_CheckControll>:
	else return HW_ERROR;
}

/* Check if hardware is controlled */
uint8_t HW_Manager_CheckControll(uint8_t hw_id)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	71fb      	strb	r3, [r7, #7]
	uint8_t *FlagToCheck;
	switch(hw_id)
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	2b33      	cmp	r3, #51	; 0x33
 8001e0e:	d002      	beq.n	8001e16 <HW_Manager_CheckControll+0x16>
 8001e10:	2b34      	cmp	r3, #52	; 0x34
 8001e12:	d003      	beq.n	8001e1c <HW_Manager_CheckControll+0x1c>
 8001e14:	e005      	b.n	8001e22 <HW_Manager_CheckControll+0x22>
	{
	case HW_MOTORS:
		FlagToCheck = &MotorsControllFlag;
 8001e16:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <HW_Manager_CheckControll+0x34>)
 8001e18:	60fb      	str	r3, [r7, #12]
		break;
 8001e1a:	e004      	b.n	8001e26 <HW_Manager_CheckControll+0x26>
	case HW_DIODE:
		FlagToCheck = &DiodeControllFlag;
 8001e1c:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HW_Manager_CheckControll+0x38>)
 8001e1e:	60fb      	str	r3, [r7, #12]
		break;
 8001e20:	e001      	b.n	8001e26 <HW_Manager_CheckControll+0x26>
	default:
		return 0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	e001      	b.n	8001e2a <HW_Manager_CheckControll+0x2a>
	}

	return *FlagToCheck;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	781b      	ldrb	r3, [r3, #0]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr
 8001e34:	2000029c 	.word	0x2000029c
 8001e38:	2000029d 	.word	0x2000029d

08001e3c <HW_Manager_OnboardDiode_Parser>:
// -- SPECIFIC HARDWARE PARSERS --
//

/* Onboard Diode Parser */
HW_Error_t HW_Manager_OnboardDiode_Parser(uint8_t* cmd)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08e      	sub	sp, #56	; 0x38
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	uint8_t *CurrentByte = cmd;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	637b      	str	r3, [r7, #52]	; 0x34
	switch(*CurrentByte)
 8001e48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	3b11      	subs	r3, #17
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	d85b      	bhi.n	8001f0a <HW_Manager_OnboardDiode_Parser+0xce>
 8001e52:	a201      	add	r2, pc, #4	; (adr r2, 8001e58 <HW_Manager_OnboardDiode_Parser+0x1c>)
 8001e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e58:	08001e6d 	.word	0x08001e6d
 8001e5c:	08001e75 	.word	0x08001e75
 8001e60:	08001e7d 	.word	0x08001e7d
 8001e64:	08001e9d 	.word	0x08001e9d
 8001e68:	08001ed9 	.word	0x08001ed9
	{
	case DIODE_STATE_ON:
		OnboardDiode_SetStaticState(1);
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	f001 fa87 	bl	8003380 <OnboardDiode_SetStaticState>
		break;
 8001e72:	e04a      	b.n	8001f0a <HW_Manager_OnboardDiode_Parser+0xce>
	case DIODE_STATE_OFF:
		OnboardDiode_SetStaticState(0);
 8001e74:	2000      	movs	r0, #0
 8001e76:	f001 fa83 	bl	8003380 <OnboardDiode_SetStaticState>
		break;
 8001e7a:	e046      	b.n	8001f0a <HW_Manager_OnboardDiode_Parser+0xce>

	case DIODE_STATE_BLINK:
		uint16_t BlinkDelay = ((*CurrentByte) << 8 ) | *(CurrentByte + 1);
 8001e7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	021b      	lsls	r3, r3, #8
 8001e82:	b21a      	sxth	r2, r3
 8001e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e86:	3301      	adds	r3, #1
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	b21b      	sxth	r3, r3
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	b21b      	sxth	r3, r3
 8001e90:	85bb      	strh	r3, [r7, #44]	; 0x2c
		OnboardDiode_SetNormalBlink(BlinkDelay);
 8001e92:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001e94:	4618      	mov	r0, r3
 8001e96:	f001 fa45 	bl	8003324 <OnboardDiode_SetNormalBlink>
		break;
 8001e9a:	e036      	b.n	8001f0a <HW_Manager_OnboardDiode_Parser+0xce>

	case DIODE_STATE_SHORT_BLINK:
		uint16_t TimeOn = ((*CurrentByte) << 8 ) | *(CurrentByte + 1);
 8001e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	021b      	lsls	r3, r3, #8
 8001ea2:	b21a      	sxth	r2, r3
 8001ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	b21b      	sxth	r3, r3
 8001eac:	4313      	orrs	r3, r2
 8001eae:	b21b      	sxth	r3, r3
 8001eb0:	863b      	strh	r3, [r7, #48]	; 0x30
		uint16_t TimeOff = ((*CurrentByte + 2) << 8 ) | *(CurrentByte + 3);
 8001eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	3302      	adds	r3, #2
 8001eb8:	021b      	lsls	r3, r3, #8
 8001eba:	b21a      	sxth	r2, r3
 8001ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ebe:	3303      	adds	r3, #3
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	b21b      	sxth	r3, r3
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	b21b      	sxth	r3, r3
 8001ec8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		OnboardDiode_SetShortBlink(TimeOn, TimeOff);
 8001eca:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001ecc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001ece:	4611      	mov	r1, r2
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f001 fa3b 	bl	800334c <OnboardDiode_SetShortBlink>
		break;
 8001ed6:	e018      	b.n	8001f0a <HW_Manager_OnboardDiode_Parser+0xce>

	case DIODE_GET_STATE:
		uint8_t DiodeState = OnboardDiode_GetState();
 8001ed8:	f001 fa74 	bl	80033c4 <OnboardDiode_GetState>
 8001edc:	4603      	mov	r3, r0
 8001ede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		Radio_Frame_t Buffer;
		Buffer.data[0] = HARDWARE_FRAME;
 8001ee2:	2320      	movs	r3, #32
 8001ee4:	723b      	strb	r3, [r7, #8]
		Buffer.data[1] = HW_GET;
 8001ee6:	2332      	movs	r3, #50	; 0x32
 8001ee8:	727b      	strb	r3, [r7, #9]
		Buffer.data[2] = HW_DIODE;
 8001eea:	2334      	movs	r3, #52	; 0x34
 8001eec:	72bb      	strb	r3, [r7, #10]
		Buffer.data[3] = DIODE_GET_STATE;
 8001eee:	2315      	movs	r3, #21
 8001ef0:	72fb      	strb	r3, [r7, #11]
		Buffer.data[4] = DiodeState;
 8001ef2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ef6:	733b      	strb	r3, [r7, #12]
		Buffer.length = 5;
 8001ef8:	2305      	movs	r3, #5
 8001efa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		Radio_TxPutFrame(&Buffer);
 8001efe:	f107 0308 	add.w	r3, r7, #8
 8001f02:	4618      	mov	r0, r3
 8001f04:	f001 fbf8 	bl	80036f8 <Radio_TxPutFrame>
		break;
 8001f08:	bf00      	nop
	}

	return HW_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3738      	adds	r7, #56	; 0x38
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HW_Manager_Parser>:

//TODO: SIMPLIFY TO ONE SWITCH (IF STATEMENT CHECKING IF HARWARE BUSY IF COMMAND IS SET)
/* Main parser */
HW_Error_t HW_Manager_Parser(uint8_t* cmd, uint8_t length)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	70fb      	strb	r3, [r7, #3]
	uint8_t *CurrentByte = cmd;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	60fb      	str	r3, [r7, #12]

	uint8_t HW_ID;


	switch(*CurrentByte)
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b31      	cmp	r3, #49	; 0x31
 8001f2a:	d002      	beq.n	8001f32 <HW_Manager_Parser+0x1e>
 8001f2c:	2b32      	cmp	r3, #50	; 0x32
 8001f2e:	d01e      	beq.n	8001f6e <HW_Manager_Parser+0x5a>
 8001f30:	e032      	b.n	8001f98 <HW_Manager_Parser+0x84>
	{
	/* Frame: [HARDWARE_CMD, HW_SET, HW_ID, Specific hardware commands...] */
	case HW_SET:
		CurrentByte++;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	3301      	adds	r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
		HW_ID = *CurrentByte;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	72fb      	strb	r3, [r7, #11]
		CurrentByte++;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	3301      	adds	r3, #1
 8001f42:	60fb      	str	r3, [r7, #12]
		/* Check if hardware is busy */
		if(HW_Manager_CheckControll(HW_ID) == 0)
 8001f44:	7afb      	ldrb	r3, [r7, #11]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ff5a 	bl	8001e00 <HW_Manager_CheckControll>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d10b      	bne.n	8001f6a <HW_Manager_Parser+0x56>
		{
			switch(HW_ID)
 8001f52:	7afb      	ldrb	r3, [r7, #11]
 8001f54:	2b33      	cmp	r3, #51	; 0x33
 8001f56:	d005      	beq.n	8001f64 <HW_Manager_Parser+0x50>
 8001f58:	2b34      	cmp	r3, #52	; 0x34
 8001f5a:	d104      	bne.n	8001f66 <HW_Manager_Parser+0x52>
			{
			case HW_MOTORS:
				//MOTORS SPECIFIED FUN
				break;
			case HW_DIODE:
				HW_Manager_OnboardDiode_Parser(CurrentByte);
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f7ff ff6d 	bl	8001e3c <HW_Manager_OnboardDiode_Parser>
				break;
 8001f62:	e000      	b.n	8001f66 <HW_Manager_Parser+0x52>
				break;
 8001f64:	bf00      	nop
			}
			return HW_OK;
 8001f66:	2300      	movs	r3, #0
 8001f68:	e017      	b.n	8001f9a <HW_Manager_Parser+0x86>

		}
		else
		{
			return HW_BUSY;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e015      	b.n	8001f9a <HW_Manager_Parser+0x86>
		}
		break;
	case HW_GET:
		/* Frame: [HARDWARE_CMD, HW_GET, HW_ID, Specific hardware commands...] */
		CurrentByte++;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	3301      	adds	r3, #1
 8001f72:	60fb      	str	r3, [r7, #12]
		HW_ID = *CurrentByte;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	72fb      	strb	r3, [r7, #11]
		CurrentByte++;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]

		switch(HW_ID)
 8001f80:	7afb      	ldrb	r3, [r7, #11]
 8001f82:	2b33      	cmp	r3, #51	; 0x33
 8001f84:	d005      	beq.n	8001f92 <HW_Manager_Parser+0x7e>
 8001f86:	2b34      	cmp	r3, #52	; 0x34
 8001f88:	d104      	bne.n	8001f94 <HW_Manager_Parser+0x80>
		{
		case HW_MOTORS:
			//MOTORS SPECIFIED FUN
			break;
		case HW_DIODE:
			HW_Manager_OnboardDiode_Parser(CurrentByte);
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f7ff ff56 	bl	8001e3c <HW_Manager_OnboardDiode_Parser>
			break;
 8001f90:	e000      	b.n	8001f94 <HW_Manager_Parser+0x80>
			break;
 8001f92:	bf00      	nop
		}
		return HW_OK;
 8001f94:	2300      	movs	r3, #0
 8001f96:	e000      	b.n	8001f9a <HW_Manager_Parser+0x86>

	default:
		return HW_ERROR;
 8001f98:	2302      	movs	r3, #2
	}
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fa8:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001faa:	4a13      	ldr	r2, [pc, #76]	; (8001ff8 <MX_I2C1_Init+0x54>)
 8001fac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001fae:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fb0:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <MX_I2C1_Init+0x58>)
 8001fb2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fb4:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001fba:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fc2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fc6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001fce:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fd4:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fe0:	4804      	ldr	r0, [pc, #16]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fe2:	f002 fecd 	bl	8004d80 <HAL_I2C_Init>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fec:	f000 f942 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ff0:	bf00      	nop
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	200002a0 	.word	0x200002a0
 8001ff8:	40005400 	.word	0x40005400
 8001ffc:	00061a80 	.word	0x00061a80

08002000 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08a      	sub	sp, #40	; 0x28
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a1d      	ldr	r2, [pc, #116]	; (8002090 <HAL_I2C_MspInit+0x90>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d132      	bne.n	8002086 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002020:	4b1c      	ldr	r3, [pc, #112]	; (8002094 <HAL_I2C_MspInit+0x94>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	4a1b      	ldr	r2, [pc, #108]	; (8002094 <HAL_I2C_MspInit+0x94>)
 8002026:	f043 0308 	orr.w	r3, r3, #8
 800202a:	6193      	str	r3, [r2, #24]
 800202c:	4b19      	ldr	r3, [pc, #100]	; (8002094 <HAL_I2C_MspInit+0x94>)
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	f003 0308 	and.w	r3, r3, #8
 8002034:	613b      	str	r3, [r7, #16]
 8002036:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002038:	f44f 7340 	mov.w	r3, #768	; 0x300
 800203c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800203e:	2312      	movs	r3, #18
 8002040:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002042:	2303      	movs	r3, #3
 8002044:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002046:	f107 0314 	add.w	r3, r7, #20
 800204a:	4619      	mov	r1, r3
 800204c:	4812      	ldr	r0, [pc, #72]	; (8002098 <HAL_I2C_MspInit+0x98>)
 800204e:	f002 fcc9 	bl	80049e4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002052:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_I2C_MspInit+0x9c>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	627b      	str	r3, [r7, #36]	; 0x24
 8002058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800205e:	627b      	str	r3, [r7, #36]	; 0x24
 8002060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002062:	f043 0302 	orr.w	r3, r3, #2
 8002066:	627b      	str	r3, [r7, #36]	; 0x24
 8002068:	4a0c      	ldr	r2, [pc, #48]	; (800209c <HAL_I2C_MspInit+0x9c>)
 800206a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206c:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800206e:	4b09      	ldr	r3, [pc, #36]	; (8002094 <HAL_I2C_MspInit+0x94>)
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	4a08      	ldr	r2, [pc, #32]	; (8002094 <HAL_I2C_MspInit+0x94>)
 8002074:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002078:	61d3      	str	r3, [r2, #28]
 800207a:	4b06      	ldr	r3, [pc, #24]	; (8002094 <HAL_I2C_MspInit+0x94>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002086:	bf00      	nop
 8002088:	3728      	adds	r7, #40	; 0x28
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40005400 	.word	0x40005400
 8002094:	40021000 	.word	0x40021000
 8002098:	40010c00 	.word	0x40010c00
 800209c:	40010000 	.word	0x40010000

080020a0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80020a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80020ac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d013      	beq.n	80020e0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80020b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80020bc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80020c0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d00b      	beq.n	80020e0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80020c8:	e000      	b.n	80020cc <ITM_SendChar+0x2c>
    {
      __NOP();
 80020ca:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80020cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0f9      	beq.n	80020ca <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80020d6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80020e0:	687b      	ldr	r3, [r7, #4]
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr

080020ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020f2:	f002 fb41 	bl	8004778 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020f6:	f000 f837 	bl	8002168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020fa:	f7ff fdcb 	bl	8001c94 <MX_GPIO_Init>
  MX_I2C1_Init();
 80020fe:	f7ff ff51 	bl	8001fa4 <MX_I2C1_Init>
  MX_SPI3_Init();
 8002102:	f001 fb6f 	bl	80037e4 <MX_SPI3_Init>
  MX_TIM1_Init();
 8002106:	f001 fdad 	bl	8003c64 <MX_TIM1_Init>
  MX_TIM3_Init();
 800210a:	f001 fe03 	bl	8003d14 <MX_TIM3_Init>
  MX_TIM4_Init();
 800210e:	f001 fe97 	bl	8003e40 <MX_TIM4_Init>
  MX_TIM7_Init();
 8002112:	f001 fee9 	bl	8003ee8 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8002116:	f002 f80d 	bl	8004134 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(DRV_NSLEEP_GPIO_Port, DRV_NSLEEP_Pin, GPIO_PIN_SET);
 800211a:	2201      	movs	r2, #1
 800211c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002120:	480e      	ldr	r0, [pc, #56]	; (800215c <main+0x70>)
 8002122:	f002 fde3 	bl	8004cec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DRV_MODE_GPIO_Port, DRV_MODE_Pin, GPIO_PIN_RESET);
 8002126:	2200      	movs	r2, #0
 8002128:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800212c:	480b      	ldr	r0, [pc, #44]	; (800215c <main+0x70>)
 800212e:	f002 fddd 	bl	8004cec <HAL_GPIO_WritePin>


  Motors_Init();
 8002132:	f000 f915 	bl	8002360 <Motors_Init>



  Parser_TaskInit();
 8002136:	f001 fa0f 	bl	8003558 <Parser_TaskInit>
  Radio_TaskInit();
 800213a:	f001 fa83 	bl	8003644 <Radio_TaskInit>
  Programs_TaskInit();
 800213e:	f002 fa8d 	bl	800465c <Programs_TaskInit>



  xTaskCreate(vTaskOnboardDiode, "PCB Diode Task", 128, NULL, 1, NULL);
 8002142:	2300      	movs	r3, #0
 8002144:	9301      	str	r3, [sp, #4]
 8002146:	2301      	movs	r3, #1
 8002148:	9300      	str	r3, [sp, #0]
 800214a:	2300      	movs	r3, #0
 800214c:	2280      	movs	r2, #128	; 0x80
 800214e:	4904      	ldr	r1, [pc, #16]	; (8002160 <main+0x74>)
 8002150:	4804      	ldr	r0, [pc, #16]	; (8002164 <main+0x78>)
 8002152:	f006 fb3f 	bl	80087d4 <xTaskCreate>

  vTaskStartScheduler();
 8002156:	f006 fcad 	bl	8008ab4 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800215a:	e7fe      	b.n	800215a <main+0x6e>
 800215c:	40011000 	.word	0x40011000
 8002160:	0800e710 	.word	0x0800e710
 8002164:	080032b9 	.word	0x080032b9

08002168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b094      	sub	sp, #80	; 0x50
 800216c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800216e:	f107 0318 	add.w	r3, r7, #24
 8002172:	2238      	movs	r2, #56	; 0x38
 8002174:	2100      	movs	r1, #0
 8002176:	4618      	mov	r0, r3
 8002178:	f009 fd39 	bl	800bbee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800217c:	1d3b      	adds	r3, r7, #4
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	605a      	str	r2, [r3, #4]
 8002184:	609a      	str	r2, [r3, #8]
 8002186:	60da      	str	r2, [r3, #12]
 8002188:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800218a:	2301      	movs	r3, #1
 800218c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800218e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002192:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002194:	2301      	movs	r3, #1
 8002196:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002198:	2301      	movs	r3, #1
 800219a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 800219c:	2300      	movs	r3, #0
 800219e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021a0:	2302      	movs	r3, #2
 80021a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80021aa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80021ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 80021b0:	2300      	movs	r3, #0
 80021b2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021b4:	f107 0318 	add.w	r3, r7, #24
 80021b8:	4618      	mov	r0, r3
 80021ba:	f002 ff25 	bl	8005008 <HAL_RCC_OscConfig>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80021c4:	f000 f856 	bl	8002274 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021c8:	230f      	movs	r3, #15
 80021ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021cc:	2302      	movs	r3, #2
 80021ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021de:	1d3b      	adds	r3, r7, #4
 80021e0:	2102      	movs	r1, #2
 80021e2:	4618      	mov	r0, r3
 80021e4:	f003 fa26 	bl	8005634 <HAL_RCC_ClockConfig>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80021ee:	f000 f841 	bl	8002274 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80021f2:	4b03      	ldr	r3, [pc, #12]	; (8002200 <SystemClock_Config+0x98>)
 80021f4:	2201      	movs	r2, #1
 80021f6:	601a      	str	r2, [r3, #0]
}
 80021f8:	bf00      	nop
 80021fa:	3750      	adds	r7, #80	; 0x50
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	42420070 	.word	0x42420070

08002204 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff ff46 	bl	80020a0 <ITM_SendChar>

	return ch;
 8002214:	687b      	ldr	r3, [r7, #4]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	4603      	mov	r3, r0
 8002226:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF24_IRQ_Pin)
 8002228:	88fb      	ldrh	r3, [r7, #6]
 800222a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800222e:	d101      	bne.n	8002234 <HAL_GPIO_EXTI_Callback+0x16>
	{
		Radio_HandlerIRQ();
 8002230:	f001 fa32 	bl	8003698 <Radio_HandlerIRQ>

	}
}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a08      	ldr	r2, [pc, #32]	; (800226c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d102      	bne.n	8002254 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 800224e:	f002 faa9 	bl	80047a4 <HAL_IncTick>
  {
	  /* Encoder sampling */
	  Motors_EncoderSample();
  }
  /* USER CODE END Callback 1 */
}
 8002252:	e006      	b.n	8002262 <HAL_TIM_PeriodElapsedCallback+0x26>
  else if(htim->Instance == TIM7)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a05      	ldr	r2, [pc, #20]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d101      	bne.n	8002262 <HAL_TIM_PeriodElapsedCallback+0x26>
	  Motors_EncoderSample();
 800225e:	f000 f93b 	bl	80024d8 <Motors_EncoderSample>
}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40001000 	.word	0x40001000
 8002270:	40001400 	.word	0x40001400

08002274 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002278:	b672      	cpsid	i
}
 800227a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800227c:	e7fe      	b.n	800227c <Error_Handler+0x8>

0800227e <MotorEnc_Init>:
int32_t FilterSum;
uint16_t OldestMember;


void MotorEnc_Init(MotorEncoder_t *encoder, TIM_HandleTypeDef *htim)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
	encoder->htimEnc = htim;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	683a      	ldr	r2, [r7, #0]
 800228c:	601a      	str	r2, [r3, #0]
	HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 800228e:	213c      	movs	r1, #60	; 0x3c
 8002290:	6838      	ldr	r0, [r7, #0]
 8002292:	f004 fc05 	bl	8006aa0 <HAL_TIM_Encoder_Start>
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <MotorEnc_Update>:


void MotorEnc_Update(MotorEncoder_t *encoder)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
	int16_t TempPosition = encoder->Position;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	899b      	ldrh	r3, [r3, #12]
 80022ac:	81fb      	strh	r3, [r7, #14]

	/* Calculate counter difference */
	int CounterDif = encoder->htimEnc->Instance->CNT - encoder->LastCounter;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	60bb      	str	r3, [r7, #8]
	/* Check if counter has changed */
	if(CounterDif >= 1 || CounterDif <= -1)
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	dc02      	bgt.n	80022ca <MotorEnc_Update+0x2a>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	da0a      	bge.n	80022e0 <MotorEnc_Update+0x40>
	{
		/* Velocity is equal to difference, very important type casting! */
		/* Casting uint32_t to int8_t solves overflow problem in fast and correct way */
		encoder->Velocity = (int8_t)(CounterDif);
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	b25a      	sxtb	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	711a      	strb	r2, [r3, #4]
		encoder->LastCounter = encoder->htimEnc->Instance->CNT;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	611a      	str	r2, [r3, #16]
 80022de:	e002      	b.n	80022e6 <MotorEnc_Update+0x46>
	}
	else
	{
		encoder->Velocity = 0;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	711a      	strb	r2, [r3, #4]
	}

	TempPosition = encoder->Position + encoder->Velocity;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	4413      	add	r3, r2
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	81fb      	strh	r3, [r7, #14]

	if(encoder->Velocity != 0)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d024      	beq.n	8002350 <MotorEnc_Update+0xb0>
	{
		if(TempPosition >= 0)
 8002306:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800230a:	2b00      	cmp	r3, #0
 800230c:	db16      	blt.n	800233c <MotorEnc_Update+0x9c>
		{
			encoder->Position = (encoder->Position + encoder->Velocity) % PULSES_PER_ROTATION;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002314:	461a      	mov	r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800231c:	4413      	add	r3, r2
 800231e:	4a0f      	ldr	r2, [pc, #60]	; (800235c <MotorEnc_Update+0xbc>)
 8002320:	fb82 1203 	smull	r1, r2, r2, r3
 8002324:	1251      	asrs	r1, r2, #9
 8002326:	17da      	asrs	r2, r3, #31
 8002328:	1a8a      	subs	r2, r1, r2
 800232a:	f44f 61af 	mov.w	r1, #1400	; 0x578
 800232e:	fb01 f202 	mul.w	r2, r1, r2
 8002332:	1a9a      	subs	r2, r3, r2
 8002334:	b212      	sxth	r2, r2
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	819a      	strh	r2, [r3, #12]


	//TODO: calculate RPM, position and start working on PID
	// 300RPM, 1:50 ratio,

}
 800233a:	e009      	b.n	8002350 <MotorEnc_Update+0xb0>
			encoder->Position = PULSES_PER_ROTATION + encoder->Velocity;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002342:	b29b      	uxth	r3, r3
 8002344:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8002348:	b29b      	uxth	r3, r3
 800234a:	b21a      	sxth	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	819a      	strh	r2, [r3, #12]
}
 8002350:	bf00      	nop
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	5d9f7391 	.word	0x5d9f7391

08002360 <Motors_Init>:
//
// -- Init --
//

void Motors_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af02      	add	r7, sp, #8
	/* Init for DRV8836 */
	DRV8836_Init(&MotorDriver, &htim3, TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4);
 8002366:	230c      	movs	r3, #12
 8002368:	9301      	str	r3, [sp, #4]
 800236a:	2308      	movs	r3, #8
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	2304      	movs	r3, #4
 8002370:	2200      	movs	r2, #0
 8002372:	490c      	ldr	r1, [pc, #48]	; (80023a4 <Motors_Init+0x44>)
 8002374:	480c      	ldr	r0, [pc, #48]	; (80023a8 <Motors_Init+0x48>)
 8002376:	f7ff fa65 	bl	8001844 <DRV8836_Init>
	/* Encoders init */
	MotorEnc_Init(&MotorEncoderA, &htim1);
 800237a:	490c      	ldr	r1, [pc, #48]	; (80023ac <Motors_Init+0x4c>)
 800237c:	480c      	ldr	r0, [pc, #48]	; (80023b0 <Motors_Init+0x50>)
 800237e:	f7ff ff7e 	bl	800227e <MotorEnc_Init>
	MotorEnc_Init(&MotorEncoderB, &htim4);
 8002382:	490c      	ldr	r1, [pc, #48]	; (80023b4 <Motors_Init+0x54>)
 8002384:	480c      	ldr	r0, [pc, #48]	; (80023b8 <Motors_Init+0x58>)
 8002386:	f7ff ff7a 	bl	800227e <MotorEnc_Init>
	/* Encoder filters init */
	FIRFilter_Init(&EncoderFilterA);
 800238a:	480c      	ldr	r0, [pc, #48]	; (80023bc <Motors_Init+0x5c>)
 800238c:	f7ff f90e 	bl	80015ac <FIRFilter_Init>
	FIRFilter_Init(&EncoderFilterB);
 8002390:	480b      	ldr	r0, [pc, #44]	; (80023c0 <Motors_Init+0x60>)
 8002392:	f7ff f90b 	bl	80015ac <FIRFilter_Init>
	/* Start timer for sampling encoders */
	HAL_TIM_Base_Start_IT(&htim7);
 8002396:	480b      	ldr	r0, [pc, #44]	; (80023c4 <Motors_Init+0x64>)
 8002398:	f004 f984 	bl	80066a4 <HAL_TIM_Base_Start_IT>
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	200005a8 	.word	0x200005a8
 80023a8:	200002f4 	.word	0x200002f4
 80023ac:	20000560 	.word	0x20000560
 80023b0:	2000030c 	.word	0x2000030c
 80023b4:	200005f0 	.word	0x200005f0
 80023b8:	20000324 	.word	0x20000324
 80023bc:	2000033c 	.word	0x2000033c
 80023c0:	200003a8 	.word	0x200003a8
 80023c4:	20000638 	.word	0x20000638

080023c8 <Motors_SetMotor>:
// -- Setters --
//

/* Setting all motor parameters at once */
void Motors_SetMotor(DRV8836_Output_t motorAB, DRV8836_Direction_t direction, uint16_t speed)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	71fb      	strb	r3, [r7, #7]
 80023d2:	460b      	mov	r3, r1
 80023d4:	71bb      	strb	r3, [r7, #6]
 80023d6:	4613      	mov	r3, r2
 80023d8:	80bb      	strh	r3, [r7, #4]
	DRV8836_SetMotor(&MotorDriver, motorAB, direction, speed);
 80023da:	88bb      	ldrh	r3, [r7, #4]
 80023dc:	79ba      	ldrb	r2, [r7, #6]
 80023de:	79f9      	ldrb	r1, [r7, #7]
 80023e0:	4803      	ldr	r0, [pc, #12]	; (80023f0 <Motors_SetMotor+0x28>)
 80023e2:	f7ff faed 	bl	80019c0 <DRV8836_SetMotor>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200002f4 	.word	0x200002f4

080023f4 <Motors_SetMotorPWM>:


/* Setting PWM only, direction remain the same */
Motors_Error_t Motors_SetMotorPWM(DRV8836_Output_t motorAB, uint16_t speed)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	460a      	mov	r2, r1
 80023fe:	71fb      	strb	r3, [r7, #7]
 8002400:	4613      	mov	r3, r2
 8002402:	80bb      	strh	r3, [r7, #4]
	switch(motorAB)
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d002      	beq.n	8002410 <Motors_SetMotorPWM+0x1c>
 800240a:	2b01      	cmp	r3, #1
 800240c:	d009      	beq.n	8002422 <Motors_SetMotorPWM+0x2e>
 800240e:	e011      	b.n	8002434 <Motors_SetMotorPWM+0x40>
	{
	case MOTOR_A:
		return DRV8836_SetMotor(&MotorDriver, motorAB, MotorDriver.a_direction, speed);
 8002410:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <Motors_SetMotorPWM+0x4c>)
 8002412:	7d1a      	ldrb	r2, [r3, #20]
 8002414:	88bb      	ldrh	r3, [r7, #4]
 8002416:	79f9      	ldrb	r1, [r7, #7]
 8002418:	4809      	ldr	r0, [pc, #36]	; (8002440 <Motors_SetMotorPWM+0x4c>)
 800241a:	f7ff fad1 	bl	80019c0 <DRV8836_SetMotor>
 800241e:	4603      	mov	r3, r0
 8002420:	e009      	b.n	8002436 <Motors_SetMotorPWM+0x42>
		break;

	case MOTOR_B:
		return DRV8836_SetMotor(&MotorDriver, motorAB, MotorDriver.b_direction, speed);
 8002422:	4b07      	ldr	r3, [pc, #28]	; (8002440 <Motors_SetMotorPWM+0x4c>)
 8002424:	7d5a      	ldrb	r2, [r3, #21]
 8002426:	88bb      	ldrh	r3, [r7, #4]
 8002428:	79f9      	ldrb	r1, [r7, #7]
 800242a:	4805      	ldr	r0, [pc, #20]	; (8002440 <Motors_SetMotorPWM+0x4c>)
 800242c:	f7ff fac8 	bl	80019c0 <DRV8836_SetMotor>
 8002430:	4603      	mov	r3, r0
 8002432:	e000      	b.n	8002436 <Motors_SetMotorPWM+0x42>
		break;

	default:
		return MOTORS_ERROR;
 8002434:	2301      	movs	r3, #1
		break;
	}
}
 8002436:	4618      	mov	r0, r3
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	200002f4 	.word	0x200002f4

08002444 <Motors_SetMotorDirection>:

/* Setting direction only, PWM remain the same */
Motors_Error_t Motors_SetMotorDirection(DRV8836_Output_t motorAB, DRV8836_Direction_t direction)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	460a      	mov	r2, r1
 800244e:	71fb      	strb	r3, [r7, #7]
 8002450:	4613      	mov	r3, r2
 8002452:	71bb      	strb	r3, [r7, #6]
	switch(motorAB)
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d002      	beq.n	8002460 <Motors_SetMotorDirection+0x1c>
 800245a:	2b01      	cmp	r3, #1
 800245c:	d009      	beq.n	8002472 <Motors_SetMotorDirection+0x2e>
 800245e:	e011      	b.n	8002484 <Motors_SetMotorDirection+0x40>
	{
	case MOTOR_A:
		return DRV8836_SetMotor(&MotorDriver, motorAB, direction, MotorDriver.a_speed);
 8002460:	4b0b      	ldr	r3, [pc, #44]	; (8002490 <Motors_SetMotorDirection+0x4c>)
 8002462:	8a1b      	ldrh	r3, [r3, #16]
 8002464:	79ba      	ldrb	r2, [r7, #6]
 8002466:	79f9      	ldrb	r1, [r7, #7]
 8002468:	4809      	ldr	r0, [pc, #36]	; (8002490 <Motors_SetMotorDirection+0x4c>)
 800246a:	f7ff faa9 	bl	80019c0 <DRV8836_SetMotor>
 800246e:	4603      	mov	r3, r0
 8002470:	e009      	b.n	8002486 <Motors_SetMotorDirection+0x42>
		break;

	case MOTOR_B:
		return DRV8836_SetMotor(&MotorDriver, motorAB, direction, MotorDriver.b_speed);
 8002472:	4b07      	ldr	r3, [pc, #28]	; (8002490 <Motors_SetMotorDirection+0x4c>)
 8002474:	8a5b      	ldrh	r3, [r3, #18]
 8002476:	79ba      	ldrb	r2, [r7, #6]
 8002478:	79f9      	ldrb	r1, [r7, #7]
 800247a:	4805      	ldr	r0, [pc, #20]	; (8002490 <Motors_SetMotorDirection+0x4c>)
 800247c:	f7ff faa0 	bl	80019c0 <DRV8836_SetMotor>
 8002480:	4603      	mov	r3, r0
 8002482:	e000      	b.n	8002486 <Motors_SetMotorDirection+0x42>
		break;

	default:
		return MOTORS_ERROR;
 8002484:	2301      	movs	r3, #1
		break;
	}
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	200002f4 	.word	0x200002f4

08002494 <Motors_SetMotorsOff>:

/* Turn all motors OFF */
Motors_Error_t Motors_SetMotorsOff(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
	Motors_Error_t status = 0;
 800249a:	2300      	movs	r3, #0
 800249c:	71fb      	strb	r3, [r7, #7]
	status |= DRV8836_SetMotor(&MotorDriver, MOTOR_A, Coast, 0);
 800249e:	2300      	movs	r3, #0
 80024a0:	2200      	movs	r2, #0
 80024a2:	2100      	movs	r1, #0
 80024a4:	480b      	ldr	r0, [pc, #44]	; (80024d4 <Motors_SetMotorsOff+0x40>)
 80024a6:	f7ff fa8b 	bl	80019c0 <DRV8836_SetMotor>
 80024aa:	4603      	mov	r3, r0
 80024ac:	461a      	mov	r2, r3
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	71fb      	strb	r3, [r7, #7]
	status |= DRV8836_SetMotor(&MotorDriver, MOTOR_B, Coast, 0);
 80024b4:	2300      	movs	r3, #0
 80024b6:	2200      	movs	r2, #0
 80024b8:	2101      	movs	r1, #1
 80024ba:	4806      	ldr	r0, [pc, #24]	; (80024d4 <Motors_SetMotorsOff+0x40>)
 80024bc:	f7ff fa80 	bl	80019c0 <DRV8836_SetMotor>
 80024c0:	4603      	mov	r3, r0
 80024c2:	461a      	mov	r2, r3
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	71fb      	strb	r3, [r7, #7]
	return status;
 80024ca:	79fb      	ldrb	r3, [r7, #7]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3708      	adds	r7, #8
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	200002f4 	.word	0x200002f4

080024d8 <Motors_EncoderSample>:
// -- Encoder routine --
//

/* Encoder sampling routine, made to be used in timer interrupt with encoder sampling frequency */
void Motors_EncoderSample(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
	/* Read encoder values and calculate velocity */
	MotorEnc_Update(&MotorEncoderA);
 80024dc:	4875      	ldr	r0, [pc, #468]	; (80026b4 <Motors_EncoderSample+0x1dc>)
 80024de:	f7ff fedf 	bl	80022a0 <MotorEnc_Update>
	MotorEnc_Update(&MotorEncoderB);
 80024e2:	4875      	ldr	r0, [pc, #468]	; (80026b8 <Motors_EncoderSample+0x1e0>)
 80024e4:	f7ff fedc 	bl	80022a0 <MotorEnc_Update>

	/* Filter velocity values */
	MotorEncoderA.VelocityFiltered = FIRFilter_Update(&EncoderFilterA, MotorEncoderA.Velocity);
 80024e8:	4b72      	ldr	r3, [pc, #456]	; (80026b4 <Motors_EncoderSample+0x1dc>)
 80024ea:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7fe fc64 	bl	8000dbc <__aeabi_i2f>
 80024f4:	4603      	mov	r3, r0
 80024f6:	4619      	mov	r1, r3
 80024f8:	4870      	ldr	r0, [pc, #448]	; (80026bc <Motors_EncoderSample+0x1e4>)
 80024fa:	f7ff f877 	bl	80015ec <FIRFilter_Update>
 80024fe:	4603      	mov	r3, r0
 8002500:	4a6c      	ldr	r2, [pc, #432]	; (80026b4 <Motors_EncoderSample+0x1dc>)
 8002502:	6093      	str	r3, [r2, #8]
	MotorEncoderB.VelocityFiltered = FIRFilter_Update(&EncoderFilterB, MotorEncoderB.Velocity);
 8002504:	4b6c      	ldr	r3, [pc, #432]	; (80026b8 <Motors_EncoderSample+0x1e0>)
 8002506:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800250a:	4618      	mov	r0, r3
 800250c:	f7fe fc56 	bl	8000dbc <__aeabi_i2f>
 8002510:	4603      	mov	r3, r0
 8002512:	4619      	mov	r1, r3
 8002514:	486a      	ldr	r0, [pc, #424]	; (80026c0 <Motors_EncoderSample+0x1e8>)
 8002516:	f7ff f869 	bl	80015ec <FIRFilter_Update>
 800251a:	4603      	mov	r3, r0
 800251c:	4a66      	ldr	r2, [pc, #408]	; (80026b8 <Motors_EncoderSample+0x1e0>)
 800251e:	6093      	str	r3, [r2, #8]
	/* Calculate RPM */
	//MotorEncoderB.RPM = (MotorEncoderB.Velocity * 60 * (1000/ENCODER_SAMPLING_TIME_MS)) / PULSES_PER_ROTATION;

	//TODO: CHECK IF VelocityFiltered and TargerVelocity can be different types as is it now

	if(MotorsControllPID == 1)
 8002520:	4b68      	ldr	r3, [pc, #416]	; (80026c4 <Motors_EncoderSample+0x1ec>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b01      	cmp	r3, #1
 8002526:	f040 80a6 	bne.w	8002676 <Motors_EncoderSample+0x19e>
	{
		/* Update motor's A PID if any of its gains its greater than 0 */
		if(MotorPID_A.kp > 0 || MotorPID_A.ki > 0|| MotorPID_A.kd > 0)
 800252a:	4b67      	ldr	r3, [pc, #412]	; (80026c8 <Motors_EncoderSample+0x1f0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f04f 0100 	mov.w	r1, #0
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe fe52 	bl	80011dc <__aeabi_fcmpgt>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d113      	bne.n	8002566 <Motors_EncoderSample+0x8e>
 800253e:	4b62      	ldr	r3, [pc, #392]	; (80026c8 <Motors_EncoderSample+0x1f0>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f04f 0100 	mov.w	r1, #0
 8002546:	4618      	mov	r0, r3
 8002548:	f7fe fe48 	bl	80011dc <__aeabi_fcmpgt>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d109      	bne.n	8002566 <Motors_EncoderSample+0x8e>
 8002552:	4b5d      	ldr	r3, [pc, #372]	; (80026c8 <Motors_EncoderSample+0x1f0>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f04f 0100 	mov.w	r1, #0
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe fe3e 	bl	80011dc <__aeabi_fcmpgt>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d034      	beq.n	80025d0 <Motors_EncoderSample+0xf8>
		{
			PID_Update(&MotorPID_A, TargetVelocityA - MotorEncoderA.VelocityFiltered , 1000 / ENCODER_SAMPLING_TIME_MS);
 8002566:	4b59      	ldr	r3, [pc, #356]	; (80026cc <Motors_EncoderSample+0x1f4>)
 8002568:	f9b3 3000 	ldrsh.w	r3, [r3]
 800256c:	4618      	mov	r0, r3
 800256e:	f7fe fc25 	bl	8000dbc <__aeabi_i2f>
 8002572:	4602      	mov	r2, r0
 8002574:	4b4f      	ldr	r3, [pc, #316]	; (80026b4 <Motors_EncoderSample+0x1dc>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	4619      	mov	r1, r3
 800257a:	4610      	mov	r0, r2
 800257c:	f7fe fb68 	bl	8000c50 <__aeabi_fsub>
 8002580:	4603      	mov	r3, r0
 8002582:	4618      	mov	r0, r3
 8002584:	f7fe fe34 	bl	80011f0 <__aeabi_f2iz>
 8002588:	4603      	mov	r3, r0
 800258a:	b21b      	sxth	r3, r3
 800258c:	2264      	movs	r2, #100	; 0x64
 800258e:	4619      	mov	r1, r3
 8002590:	484d      	ldr	r0, [pc, #308]	; (80026c8 <Motors_EncoderSample+0x1f0>)
 8002592:	f7ff f8a8 	bl	80016e6 <PID_Update>

			if(MotorPID_A.Output > 0)
 8002596:	4b4c      	ldr	r3, [pc, #304]	; (80026c8 <Motors_EncoderSample+0x1f0>)
 8002598:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800259c:	2b00      	cmp	r3, #0
 800259e:	dd0b      	ble.n	80025b8 <Motors_EncoderSample+0xe0>
			{
				Motors_SetMotor(MOTOR_A, Reverse, DEAD_PWM_OFFSET + MotorPID_A.Output);
 80025a0:	4b49      	ldr	r3, [pc, #292]	; (80026c8 <Motors_EncoderSample+0x1f0>)
 80025a2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	3396      	adds	r3, #150	; 0x96
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	461a      	mov	r2, r3
 80025ae:	2101      	movs	r1, #1
 80025b0:	2000      	movs	r0, #0
 80025b2:	f7ff ff09 	bl	80023c8 <Motors_SetMotor>
 80025b6:	e00b      	b.n	80025d0 <Motors_EncoderSample+0xf8>
			}
			else
			{
				Motors_SetMotor(MOTOR_A, Forward, DEAD_PWM_OFFSET + (-MotorPID_A.Output) );
 80025b8:	4b43      	ldr	r3, [pc, #268]	; (80026c8 <Motors_EncoderSample+0x1f0>)
 80025ba:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80025be:	b29b      	uxth	r3, r3
 80025c0:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	461a      	mov	r2, r3
 80025c8:	2102      	movs	r1, #2
 80025ca:	2000      	movs	r0, #0
 80025cc:	f7ff fefc 	bl	80023c8 <Motors_SetMotor>
			}
		}
		/* Same for motor B */
		if(MotorPID_B.kp > 0 || MotorPID_B.ki > 0|| MotorPID_B.kd > 0)
 80025d0:	4b3f      	ldr	r3, [pc, #252]	; (80026d0 <Motors_EncoderSample+0x1f8>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f04f 0100 	mov.w	r1, #0
 80025d8:	4618      	mov	r0, r3
 80025da:	f7fe fdff 	bl	80011dc <__aeabi_fcmpgt>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d113      	bne.n	800260c <Motors_EncoderSample+0x134>
 80025e4:	4b3a      	ldr	r3, [pc, #232]	; (80026d0 <Motors_EncoderSample+0x1f8>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f04f 0100 	mov.w	r1, #0
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe fdf5 	bl	80011dc <__aeabi_fcmpgt>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d109      	bne.n	800260c <Motors_EncoderSample+0x134>
 80025f8:	4b35      	ldr	r3, [pc, #212]	; (80026d0 <Motors_EncoderSample+0x1f8>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f04f 0100 	mov.w	r1, #0
 8002600:	4618      	mov	r0, r3
 8002602:	f7fe fdeb 	bl	80011dc <__aeabi_fcmpgt>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d034      	beq.n	8002676 <Motors_EncoderSample+0x19e>
		{
			PID_Update(&MotorPID_B, TargetVelocityB - MotorEncoderB.VelocityFiltered , 1000 / ENCODER_SAMPLING_TIME_MS);
 800260c:	4b31      	ldr	r3, [pc, #196]	; (80026d4 <Motors_EncoderSample+0x1fc>)
 800260e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002612:	4618      	mov	r0, r3
 8002614:	f7fe fbd2 	bl	8000dbc <__aeabi_i2f>
 8002618:	4602      	mov	r2, r0
 800261a:	4b27      	ldr	r3, [pc, #156]	; (80026b8 <Motors_EncoderSample+0x1e0>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	4619      	mov	r1, r3
 8002620:	4610      	mov	r0, r2
 8002622:	f7fe fb15 	bl	8000c50 <__aeabi_fsub>
 8002626:	4603      	mov	r3, r0
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe fde1 	bl	80011f0 <__aeabi_f2iz>
 800262e:	4603      	mov	r3, r0
 8002630:	b21b      	sxth	r3, r3
 8002632:	2264      	movs	r2, #100	; 0x64
 8002634:	4619      	mov	r1, r3
 8002636:	4826      	ldr	r0, [pc, #152]	; (80026d0 <Motors_EncoderSample+0x1f8>)
 8002638:	f7ff f855 	bl	80016e6 <PID_Update>

			if(MotorPID_B.Output > 0)
 800263c:	4b24      	ldr	r3, [pc, #144]	; (80026d0 <Motors_EncoderSample+0x1f8>)
 800263e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002642:	2b00      	cmp	r3, #0
 8002644:	dd0b      	ble.n	800265e <Motors_EncoderSample+0x186>
			{
				Motors_SetMotor(MOTOR_B, Reverse, DEAD_PWM_OFFSET + MotorPID_B.Output);
 8002646:	4b22      	ldr	r3, [pc, #136]	; (80026d0 <Motors_EncoderSample+0x1f8>)
 8002648:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800264c:	b29b      	uxth	r3, r3
 800264e:	3396      	adds	r3, #150	; 0x96
 8002650:	b29b      	uxth	r3, r3
 8002652:	461a      	mov	r2, r3
 8002654:	2101      	movs	r1, #1
 8002656:	2001      	movs	r0, #1
 8002658:	f7ff feb6 	bl	80023c8 <Motors_SetMotor>
 800265c:	e00b      	b.n	8002676 <Motors_EncoderSample+0x19e>
			}
			else
			{
				Motors_SetMotor(MOTOR_B, Forward, DEAD_PWM_OFFSET + (-MotorPID_B.Output) );
 800265e:	4b1c      	ldr	r3, [pc, #112]	; (80026d0 <Motors_EncoderSample+0x1f8>)
 8002660:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002664:	b29b      	uxth	r3, r3
 8002666:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800266a:	b29b      	uxth	r3, r3
 800266c:	461a      	mov	r2, r3
 800266e:	2102      	movs	r1, #2
 8002670:	2001      	movs	r0, #1
 8002672:	f7ff fea9 	bl	80023c8 <Motors_SetMotor>
	}



	/* Debug UART print */
	UartBufferLength = sprintf((char*) UartBuffer, "$%d %d;",(int16_t) MotorEncoderB.VelocityFiltered, MotorPID_B.Output );
 8002676:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <Motors_EncoderSample+0x1e0>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	4618      	mov	r0, r3
 800267c:	f7fe fdb8 	bl	80011f0 <__aeabi_f2iz>
 8002680:	4603      	mov	r3, r0
 8002682:	b21b      	sxth	r3, r3
 8002684:	461a      	mov	r2, r3
 8002686:	4b12      	ldr	r3, [pc, #72]	; (80026d0 <Motors_EncoderSample+0x1f8>)
 8002688:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800268c:	4912      	ldr	r1, [pc, #72]	; (80026d8 <Motors_EncoderSample+0x200>)
 800268e:	4813      	ldr	r0, [pc, #76]	; (80026dc <Motors_EncoderSample+0x204>)
 8002690:	f009 fa4a 	bl	800bb28 <siprintf>
 8002694:	4603      	mov	r3, r0
 8002696:	b2da      	uxtb	r2, r3
 8002698:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <Motors_EncoderSample+0x208>)
 800269a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, UartBuffer, UartBufferLength, 500);
 800269c:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <Motors_EncoderSample+0x208>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80026a6:	490d      	ldr	r1, [pc, #52]	; (80026dc <Motors_EncoderSample+0x204>)
 80026a8:	480e      	ldr	r0, [pc, #56]	; (80026e4 <Motors_EncoderSample+0x20c>)
 80026aa:	f005 f8b3 	bl	8007814 <HAL_UART_Transmit>

}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	2000030c 	.word	0x2000030c
 80026b8:	20000324 	.word	0x20000324
 80026bc:	2000033c 	.word	0x2000033c
 80026c0:	200003a8 	.word	0x200003a8
 80026c4:	20000414 	.word	0x20000414
 80026c8:	2000041c 	.word	0x2000041c
 80026cc:	20000416 	.word	0x20000416
 80026d0:	2000043c 	.word	0x2000043c
 80026d4:	20000418 	.word	0x20000418
 80026d8:	0800e720 	.word	0x0800e720
 80026dc:	2000045c 	.word	0x2000045c
 80026e0:	2000046c 	.word	0x2000046c
 80026e4:	20000680 	.word	0x20000680

080026e8 <Motors_SetControllPID>:
// PID Related functions
//

/* Enable or disable PID controll */
Motors_Error_t Motors_SetControllPID(uint8_t ONOFF)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	4603      	mov	r3, r0
 80026f0:	71fb      	strb	r3, [r7, #7]
	if(ONOFF != PID_ON && ONOFF != PID_OFF)
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d004      	beq.n	8002702 <Motors_SetControllPID+0x1a>
 80026f8:	79fb      	ldrb	r3, [r7, #7]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <Motors_SetControllPID+0x1a>
	{
		return MOTORS_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e003      	b.n	800270a <Motors_SetControllPID+0x22>
	}

	MotorsControllPID = ONOFF;
 8002702:	4a04      	ldr	r2, [pc, #16]	; (8002714 <Motors_SetControllPID+0x2c>)
 8002704:	79fb      	ldrb	r3, [r7, #7]
 8002706:	7013      	strb	r3, [r2, #0]
	return MOTORS_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr
 8002714:	20000414 	.word	0x20000414

08002718 <Motors_SetPIDTarget>:


/* Set target speed for motor */
Motors_Error_t Motors_SetPIDTarget(DRV8836_Output_t motorAB, int16_t Target)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	460a      	mov	r2, r1
 8002722:	71fb      	strb	r3, [r7, #7]
 8002724:	4613      	mov	r3, r2
 8002726:	80bb      	strh	r3, [r7, #4]
	if(Target > MAX_VELOCITY_VALUE || Target < -MAX_VELOCITY_VALUE)
 8002728:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800272c:	2b46      	cmp	r3, #70	; 0x46
 800272e:	dc04      	bgt.n	800273a <Motors_SetPIDTarget+0x22>
 8002730:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002734:	f113 0f46 	cmn.w	r3, #70	; 0x46
 8002738:	da01      	bge.n	800273e <Motors_SetPIDTarget+0x26>
	{
		return MOTORS_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e01c      	b.n	8002778 <Motors_SetPIDTarget+0x60>
	}

	switch(motorAB)
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	2b02      	cmp	r3, #2
 8002742:	d010      	beq.n	8002766 <Motors_SetPIDTarget+0x4e>
 8002744:	2b02      	cmp	r3, #2
 8002746:	dc16      	bgt.n	8002776 <Motors_SetPIDTarget+0x5e>
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <Motors_SetPIDTarget+0x3a>
 800274c:	2b01      	cmp	r3, #1
 800274e:	d005      	beq.n	800275c <Motors_SetPIDTarget+0x44>
 8002750:	e011      	b.n	8002776 <Motors_SetPIDTarget+0x5e>
	{
	case MOTOR_A:
		TargetVelocityA = Target;
 8002752:	4a0c      	ldr	r2, [pc, #48]	; (8002784 <Motors_SetPIDTarget+0x6c>)
 8002754:	88bb      	ldrh	r3, [r7, #4]
 8002756:	8013      	strh	r3, [r2, #0]
		return MOTORS_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	e00d      	b.n	8002778 <Motors_SetPIDTarget+0x60>

	case MOTOR_B:
		TargetVelocityB = Target;
 800275c:	4a0a      	ldr	r2, [pc, #40]	; (8002788 <Motors_SetPIDTarget+0x70>)
 800275e:	88bb      	ldrh	r3, [r7, #4]
 8002760:	8013      	strh	r3, [r2, #0]
		return MOTORS_OK;
 8002762:	2300      	movs	r3, #0
 8002764:	e008      	b.n	8002778 <Motors_SetPIDTarget+0x60>

	case MOTOR_ALL:
		TargetVelocityA = Target;
 8002766:	4a07      	ldr	r2, [pc, #28]	; (8002784 <Motors_SetPIDTarget+0x6c>)
 8002768:	88bb      	ldrh	r3, [r7, #4]
 800276a:	8013      	strh	r3, [r2, #0]
		TargetVelocityB = Target;
 800276c:	4a06      	ldr	r2, [pc, #24]	; (8002788 <Motors_SetPIDTarget+0x70>)
 800276e:	88bb      	ldrh	r3, [r7, #4]
 8002770:	8013      	strh	r3, [r2, #0]
		return MOTORS_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	e000      	b.n	8002778 <Motors_SetPIDTarget+0x60>

	default:
		return MOTORS_ERROR;
 8002776:	2301      	movs	r3, #1
	}
}
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	20000416 	.word	0x20000416
 8002788:	20000418 	.word	0x20000418

0800278c <Motors_SetKP>:
// Gains set & get
//

/* KP */
Motors_Error_t Motors_SetKP(DRV8836_Output_t motorAB, float p)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	6039      	str	r1, [r7, #0]
 8002796:	71fb      	strb	r3, [r7, #7]
	switch(motorAB)
 8002798:	79fb      	ldrb	r3, [r7, #7]
 800279a:	2b02      	cmp	r3, #2
 800279c:	d01a      	beq.n	80027d4 <Motors_SetKP+0x48>
 800279e:	2b02      	cmp	r3, #2
 80027a0:	dc2a      	bgt.n	80027f8 <Motors_SetKP+0x6c>
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <Motors_SetKP+0x20>
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d00a      	beq.n	80027c0 <Motors_SetKP+0x34>
 80027aa:	e025      	b.n	80027f8 <Motors_SetKP+0x6c>
	{
	case MOTOR_A:
		PID_SetGains(&MotorPID_A, p, MotorPID_A.ki, MotorPID_A.kd);
 80027ac:	4b15      	ldr	r3, [pc, #84]	; (8002804 <Motors_SetKP+0x78>)
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	4b14      	ldr	r3, [pc, #80]	; (8002804 <Motors_SetKP+0x78>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	6839      	ldr	r1, [r7, #0]
 80027b6:	4813      	ldr	r0, [pc, #76]	; (8002804 <Motors_SetKP+0x78>)
 80027b8:	f7fe ff6e 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 80027bc:	2300      	movs	r3, #0
 80027be:	e01c      	b.n	80027fa <Motors_SetKP+0x6e>

	case MOTOR_B:
		PID_SetGains(&MotorPID_B, p, MotorPID_B.ki, MotorPID_B.kd);
 80027c0:	4b11      	ldr	r3, [pc, #68]	; (8002808 <Motors_SetKP+0x7c>)
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	4b10      	ldr	r3, [pc, #64]	; (8002808 <Motors_SetKP+0x7c>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	6839      	ldr	r1, [r7, #0]
 80027ca:	480f      	ldr	r0, [pc, #60]	; (8002808 <Motors_SetKP+0x7c>)
 80027cc:	f7fe ff64 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 80027d0:	2300      	movs	r3, #0
 80027d2:	e012      	b.n	80027fa <Motors_SetKP+0x6e>

	case MOTOR_ALL:
		PID_SetGains(&MotorPID_A, p, MotorPID_A.ki, MotorPID_A.kd);
 80027d4:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <Motors_SetKP+0x78>)
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <Motors_SetKP+0x78>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	6839      	ldr	r1, [r7, #0]
 80027de:	4809      	ldr	r0, [pc, #36]	; (8002804 <Motors_SetKP+0x78>)
 80027e0:	f7fe ff5a 	bl	8001698 <PID_SetGains>
		PID_SetGains(&MotorPID_B, p, MotorPID_B.ki, MotorPID_B.kd);
 80027e4:	4b08      	ldr	r3, [pc, #32]	; (8002808 <Motors_SetKP+0x7c>)
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	4b07      	ldr	r3, [pc, #28]	; (8002808 <Motors_SetKP+0x7c>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	6839      	ldr	r1, [r7, #0]
 80027ee:	4806      	ldr	r0, [pc, #24]	; (8002808 <Motors_SetKP+0x7c>)
 80027f0:	f7fe ff52 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 80027f4:	2300      	movs	r3, #0
 80027f6:	e000      	b.n	80027fa <Motors_SetKP+0x6e>

	default:
		return MOTORS_ERROR;
 80027f8:	2301      	movs	r3, #1
	}
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	2000041c 	.word	0x2000041c
 8002808:	2000043c 	.word	0x2000043c

0800280c <Motors_SetKI>:
	}
}

/* KI */
Motors_Error_t Motors_SetKI(DRV8836_Output_t motorAB, float i)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	6039      	str	r1, [r7, #0]
 8002816:	71fb      	strb	r3, [r7, #7]
	switch(motorAB)
 8002818:	79fb      	ldrb	r3, [r7, #7]
 800281a:	2b02      	cmp	r3, #2
 800281c:	d01a      	beq.n	8002854 <Motors_SetKI+0x48>
 800281e:	2b02      	cmp	r3, #2
 8002820:	dc2a      	bgt.n	8002878 <Motors_SetKI+0x6c>
 8002822:	2b00      	cmp	r3, #0
 8002824:	d002      	beq.n	800282c <Motors_SetKI+0x20>
 8002826:	2b01      	cmp	r3, #1
 8002828:	d00a      	beq.n	8002840 <Motors_SetKI+0x34>
 800282a:	e025      	b.n	8002878 <Motors_SetKI+0x6c>
	{
	case MOTOR_A:
		PID_SetGains(&MotorPID_A, MotorPID_A.kp, i, MotorPID_A.kd);
 800282c:	4b15      	ldr	r3, [pc, #84]	; (8002884 <Motors_SetKI+0x78>)
 800282e:	6819      	ldr	r1, [r3, #0]
 8002830:	4b14      	ldr	r3, [pc, #80]	; (8002884 <Motors_SetKI+0x78>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	4813      	ldr	r0, [pc, #76]	; (8002884 <Motors_SetKI+0x78>)
 8002838:	f7fe ff2e 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	e01c      	b.n	800287a <Motors_SetKI+0x6e>

	case MOTOR_B:
		PID_SetGains(&MotorPID_B, MotorPID_B.kp, i, MotorPID_B.kd);
 8002840:	4b11      	ldr	r3, [pc, #68]	; (8002888 <Motors_SetKI+0x7c>)
 8002842:	6819      	ldr	r1, [r3, #0]
 8002844:	4b10      	ldr	r3, [pc, #64]	; (8002888 <Motors_SetKI+0x7c>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	480f      	ldr	r0, [pc, #60]	; (8002888 <Motors_SetKI+0x7c>)
 800284c:	f7fe ff24 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	e012      	b.n	800287a <Motors_SetKI+0x6e>

	case MOTOR_ALL:
		PID_SetGains(&MotorPID_A, MotorPID_A.kp, i, MotorPID_A.kd);
 8002854:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <Motors_SetKI+0x78>)
 8002856:	6819      	ldr	r1, [r3, #0]
 8002858:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <Motors_SetKI+0x78>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	4809      	ldr	r0, [pc, #36]	; (8002884 <Motors_SetKI+0x78>)
 8002860:	f7fe ff1a 	bl	8001698 <PID_SetGains>
		PID_SetGains(&MotorPID_B, MotorPID_B.kp, i, MotorPID_B.kd);
 8002864:	4b08      	ldr	r3, [pc, #32]	; (8002888 <Motors_SetKI+0x7c>)
 8002866:	6819      	ldr	r1, [r3, #0]
 8002868:	4b07      	ldr	r3, [pc, #28]	; (8002888 <Motors_SetKI+0x7c>)
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	4806      	ldr	r0, [pc, #24]	; (8002888 <Motors_SetKI+0x7c>)
 8002870:	f7fe ff12 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 8002874:	2300      	movs	r3, #0
 8002876:	e000      	b.n	800287a <Motors_SetKI+0x6e>

	default:
		return MOTORS_ERROR;
 8002878:	2301      	movs	r3, #1
	}
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	2000041c 	.word	0x2000041c
 8002888:	2000043c 	.word	0x2000043c

0800288c <Motors_SetKD>:
	}
}

/* KD */
Motors_Error_t Motors_SetKD(DRV8836_Output_t motorAB, float d)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	6039      	str	r1, [r7, #0]
 8002896:	71fb      	strb	r3, [r7, #7]
	switch(motorAB)
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	2b02      	cmp	r3, #2
 800289c:	d01a      	beq.n	80028d4 <Motors_SetKD+0x48>
 800289e:	2b02      	cmp	r3, #2
 80028a0:	dc2a      	bgt.n	80028f8 <Motors_SetKD+0x6c>
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d002      	beq.n	80028ac <Motors_SetKD+0x20>
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d00a      	beq.n	80028c0 <Motors_SetKD+0x34>
 80028aa:	e025      	b.n	80028f8 <Motors_SetKD+0x6c>
	{
	case MOTOR_A:
		PID_SetGains(&MotorPID_A, MotorPID_A.kp, MotorPID_A.ki, d);
 80028ac:	4b15      	ldr	r3, [pc, #84]	; (8002904 <Motors_SetKD+0x78>)
 80028ae:	6819      	ldr	r1, [r3, #0]
 80028b0:	4b14      	ldr	r3, [pc, #80]	; (8002904 <Motors_SetKD+0x78>)
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	4813      	ldr	r0, [pc, #76]	; (8002904 <Motors_SetKD+0x78>)
 80028b8:	f7fe feee 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 80028bc:	2300      	movs	r3, #0
 80028be:	e01c      	b.n	80028fa <Motors_SetKD+0x6e>

	case MOTOR_B:
		PID_SetGains(&MotorPID_B, MotorPID_B.kp, MotorPID_B.ki, d);
 80028c0:	4b11      	ldr	r3, [pc, #68]	; (8002908 <Motors_SetKD+0x7c>)
 80028c2:	6819      	ldr	r1, [r3, #0]
 80028c4:	4b10      	ldr	r3, [pc, #64]	; (8002908 <Motors_SetKD+0x7c>)
 80028c6:	685a      	ldr	r2, [r3, #4]
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	480f      	ldr	r0, [pc, #60]	; (8002908 <Motors_SetKD+0x7c>)
 80028cc:	f7fe fee4 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 80028d0:	2300      	movs	r3, #0
 80028d2:	e012      	b.n	80028fa <Motors_SetKD+0x6e>

	case MOTOR_ALL:
		PID_SetGains(&MotorPID_A, MotorPID_A.kp, MotorPID_A.ki, d);
 80028d4:	4b0b      	ldr	r3, [pc, #44]	; (8002904 <Motors_SetKD+0x78>)
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	4b0a      	ldr	r3, [pc, #40]	; (8002904 <Motors_SetKD+0x78>)
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	4809      	ldr	r0, [pc, #36]	; (8002904 <Motors_SetKD+0x78>)
 80028e0:	f7fe feda 	bl	8001698 <PID_SetGains>
		PID_SetGains(&MotorPID_B, MotorPID_B.kp, MotorPID_B.ki, d);
 80028e4:	4b08      	ldr	r3, [pc, #32]	; (8002908 <Motors_SetKD+0x7c>)
 80028e6:	6819      	ldr	r1, [r3, #0]
 80028e8:	4b07      	ldr	r3, [pc, #28]	; (8002908 <Motors_SetKD+0x7c>)
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	4806      	ldr	r0, [pc, #24]	; (8002908 <Motors_SetKD+0x7c>)
 80028f0:	f7fe fed2 	bl	8001698 <PID_SetGains>
		return MOTORS_OK;
 80028f4:	2300      	movs	r3, #0
 80028f6:	e000      	b.n	80028fa <Motors_SetKD+0x6e>

	default:
		return MOTORS_ERROR;
 80028f8:	2301      	movs	r3, #1
	}
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	2000041c 	.word	0x2000041c
 8002908:	2000043c 	.word	0x2000043c

0800290c <Motors_ResetTemps>:
	}
}

/* Reset temporary PID's variables */
Motors_Error_t Motors_ResetTemps(DRV8836_Output_t motorAB)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
	switch(motorAB)
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	2b02      	cmp	r3, #2
 800291a:	d010      	beq.n	800293e <Motors_ResetTemps+0x32>
 800291c:	2b02      	cmp	r3, #2
 800291e:	dc16      	bgt.n	800294e <Motors_ResetTemps+0x42>
 8002920:	2b00      	cmp	r3, #0
 8002922:	d002      	beq.n	800292a <Motors_ResetTemps+0x1e>
 8002924:	2b01      	cmp	r3, #1
 8002926:	d005      	beq.n	8002934 <Motors_ResetTemps+0x28>
 8002928:	e011      	b.n	800294e <Motors_ResetTemps+0x42>
	{
	case MOTOR_A:
		PID_ResetTemps(&MotorPID_A);
 800292a:	480b      	ldr	r0, [pc, #44]	; (8002958 <Motors_ResetTemps+0x4c>)
 800292c:	f7fe fec9 	bl	80016c2 <PID_ResetTemps>
		return MOTORS_OK;
 8002930:	2300      	movs	r3, #0
 8002932:	e00d      	b.n	8002950 <Motors_ResetTemps+0x44>

	case MOTOR_B:
		PID_ResetTemps(&MotorPID_B);
 8002934:	4809      	ldr	r0, [pc, #36]	; (800295c <Motors_ResetTemps+0x50>)
 8002936:	f7fe fec4 	bl	80016c2 <PID_ResetTemps>
		return MOTORS_OK;
 800293a:	2300      	movs	r3, #0
 800293c:	e008      	b.n	8002950 <Motors_ResetTemps+0x44>

	case MOTOR_ALL:
		PID_ResetTemps(&MotorPID_A);
 800293e:	4806      	ldr	r0, [pc, #24]	; (8002958 <Motors_ResetTemps+0x4c>)
 8002940:	f7fe febf 	bl	80016c2 <PID_ResetTemps>
		PID_ResetTemps(&MotorPID_B);
 8002944:	4805      	ldr	r0, [pc, #20]	; (800295c <Motors_ResetTemps+0x50>)
 8002946:	f7fe febc 	bl	80016c2 <PID_ResetTemps>
		return MOTORS_OK;
 800294a:	2300      	movs	r3, #0
 800294c:	e000      	b.n	8002950 <Motors_ResetTemps+0x44>

	default:
		return MOTORS_ERROR;
 800294e:	2301      	movs	r3, #1
	}
}
 8002950:	4618      	mov	r0, r3
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	2000041c 	.word	0x2000041c
 800295c:	2000043c 	.word	0x2000043c

08002960 <nRF24_Delay_ms>:

#define NRF24_CE_HIGH		HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET)
#define NRF24_CE_LOW		HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET)

static void nRF24_Delay_ms(uint8_t Time)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(Time);
 800296a:	79fb      	ldrb	r3, [r7, #7]
 800296c:	4618      	mov	r0, r3
 800296e:	f001 ff35 	bl	80047dc <HAL_Delay>
}
 8002972:	bf00      	nop
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <nRF24_SendSpi>:

static void nRF24_SendSpi(uint8_t *Data, uint8_t Length)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	460b      	mov	r3, r1
 8002986:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(hspi_nrf, Data, Length, 1000);
 8002988:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <nRF24_SendSpi+0x28>)
 800298a:	6818      	ldr	r0, [r3, #0]
 800298c:	78fb      	ldrb	r3, [r7, #3]
 800298e:	b29a      	uxth	r2, r3
 8002990:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002994:	6879      	ldr	r1, [r7, #4]
 8002996:	f003 f931 	bl	8005bfc <HAL_SPI_Transmit>
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20000470 	.word	0x20000470

080029a8 <nRF24_ReadSpi>:

static void nRF24_ReadSpi(uint8_t *Data, uint8_t Length)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Receive(hspi_nrf, Data, Length, 1000);
 80029b4:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <nRF24_ReadSpi+0x28>)
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	78fb      	ldrb	r3, [r7, #3]
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029c0:	6879      	ldr	r1, [r7, #4]
 80029c2:	f003 fa5e 	bl	8005e82 <HAL_SPI_Receive>
}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000470 	.word	0x20000470

080029d4 <nRF24_ReadRegister>:
//
// END OF BASIC READ/WRITE FUNCTIONS
//

static uint8_t nRF24_ReadRegister(uint8_t reg)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	4603      	mov	r3, r0
 80029dc:	71fb      	strb	r3, [r7, #7]
	uint8_t result;

	reg = NRF24_CMD_R_REGISTER | reg;
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 80029e2:	2200      	movs	r2, #0
 80029e4:	2104      	movs	r1, #4
 80029e6:	480c      	ldr	r0, [pc, #48]	; (8002a18 <nRF24_ReadRegister+0x44>)
 80029e8:	f002 f980 	bl	8004cec <HAL_GPIO_WritePin>
	nRF24_SendSpi(&reg, 1);
 80029ec:	1dfb      	adds	r3, r7, #7
 80029ee:	2101      	movs	r1, #1
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff ffc3 	bl	800297c <nRF24_SendSpi>
	nRF24_ReadSpi(&result, 1);
 80029f6:	f107 030f 	add.w	r3, r7, #15
 80029fa:	2101      	movs	r1, #1
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff ffd3 	bl	80029a8 <nRF24_ReadSpi>
	NRF24_CSN_HIGH;
 8002a02:	2201      	movs	r2, #1
 8002a04:	2104      	movs	r1, #4
 8002a06:	4804      	ldr	r0, [pc, #16]	; (8002a18 <nRF24_ReadRegister+0x44>)
 8002a08:	f002 f970 	bl	8004cec <HAL_GPIO_WritePin>

	return result;
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	40011400 	.word	0x40011400

08002a1c <nRF24_ReadRegisters>:

static void nRF24_ReadRegisters(uint8_t reg, uint8_t* ret, uint8_t len)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	6039      	str	r1, [r7, #0]
 8002a26:	71fb      	strb	r3, [r7, #7]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_R_REGISTER | reg;
 8002a2c:	79fb      	ldrb	r3, [r7, #7]
 8002a2e:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8002a30:	2200      	movs	r2, #0
 8002a32:	2104      	movs	r1, #4
 8002a34:	480a      	ldr	r0, [pc, #40]	; (8002a60 <nRF24_ReadRegisters+0x44>)
 8002a36:	f002 f959 	bl	8004cec <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8002a3a:	1dfb      	adds	r3, r7, #7
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff ff9c 	bl	800297c <nRF24_SendSpi>
	nRF24_ReadSpi(ret, len);
 8002a44:	79bb      	ldrb	r3, [r7, #6]
 8002a46:	4619      	mov	r1, r3
 8002a48:	6838      	ldr	r0, [r7, #0]
 8002a4a:	f7ff ffad 	bl	80029a8 <nRF24_ReadSpi>

	NRF24_CSN_HIGH;
 8002a4e:	2201      	movs	r2, #1
 8002a50:	2104      	movs	r1, #4
 8002a52:	4803      	ldr	r0, [pc, #12]	; (8002a60 <nRF24_ReadRegisters+0x44>)
 8002a54:	f002 f94a 	bl	8004cec <HAL_GPIO_WritePin>
}
 8002a58:	bf00      	nop
 8002a5a:	3708      	adds	r7, #8
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40011400 	.word	0x40011400

08002a64 <nRF24_WriteRegister>:

static void nRF24_WriteRegister(uint8_t reg, uint8_t val)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	460a      	mov	r2, r1
 8002a6e:	71fb      	strb	r3, [r7, #7]
 8002a70:	4613      	mov	r3, r2
 8002a72:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[2];

	tmp[0] = NRF24_CMD_W_REGISTER | reg;
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	f043 0320 	orr.w	r3, r3, #32
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	733b      	strb	r3, [r7, #12]
	tmp[1] = val;
 8002a7e:	79bb      	ldrb	r3, [r7, #6]
 8002a80:	737b      	strb	r3, [r7, #13]

	NRF24_CSN_LOW;
 8002a82:	2200      	movs	r2, #0
 8002a84:	2104      	movs	r1, #4
 8002a86:	4809      	ldr	r0, [pc, #36]	; (8002aac <nRF24_WriteRegister+0x48>)
 8002a88:	f002 f930 	bl	8004cec <HAL_GPIO_WritePin>

	nRF24_SendSpi(tmp, 2);
 8002a8c:	f107 030c 	add.w	r3, r7, #12
 8002a90:	2102      	movs	r1, #2
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff ff72 	bl	800297c <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8002a98:	2201      	movs	r2, #1
 8002a9a:	2104      	movs	r1, #4
 8002a9c:	4803      	ldr	r0, [pc, #12]	; (8002aac <nRF24_WriteRegister+0x48>)
 8002a9e:	f002 f925 	bl	8004cec <HAL_GPIO_WritePin>
}
 8002aa2:	bf00      	nop
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40011400 	.word	0x40011400

08002ab0 <nRF24_WriteRegisters>:

static void nRF24_WriteRegisters(uint8_t reg, uint8_t* val, uint8_t len)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	6039      	str	r1, [r7, #0]
 8002aba:	71fb      	strb	r3, [r7, #7]
 8002abc:	4613      	mov	r3, r2
 8002abe:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_W_REGISTER | reg;
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	f043 0320 	orr.w	r3, r3, #32
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8002aca:	2200      	movs	r2, #0
 8002acc:	2104      	movs	r1, #4
 8002ace:	480b      	ldr	r0, [pc, #44]	; (8002afc <nRF24_WriteRegisters+0x4c>)
 8002ad0:	f002 f90c 	bl	8004cec <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8002ad4:	1dfb      	adds	r3, r7, #7
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff ff4f 	bl	800297c <nRF24_SendSpi>
	nRF24_SendSpi(val, len);
 8002ade:	79bb      	ldrb	r3, [r7, #6]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	6838      	ldr	r0, [r7, #0]
 8002ae4:	f7ff ff4a 	bl	800297c <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8002ae8:	2201      	movs	r2, #1
 8002aea:	2104      	movs	r1, #4
 8002aec:	4803      	ldr	r0, [pc, #12]	; (8002afc <nRF24_WriteRegisters+0x4c>)
 8002aee:	f002 f8fd 	bl	8004cec <HAL_GPIO_WritePin>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40011400 	.word	0x40011400

08002b00 <nRF24_RX_Mode>:

void nRF24_RX_Mode(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
	uint8_t config = nRF24_ReadConfig();
 8002b06:	f000 f829 	bl	8002b5c <nRF24_ReadConfig>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]
	// Restore pipe 0 adress after comeback from TX mode
	nRF24_SetRXAddress(0, addr_p0_backup);
 8002b0e:	4911      	ldr	r1, [pc, #68]	; (8002b54 <nRF24_RX_Mode+0x54>)
 8002b10:	2000      	movs	r0, #0
 8002b12:	f000 f9b6 	bl	8002e82 <nRF24_SetRXAddress>
	// PWR_UP bit set
	config |= (1<<NRF24_PWR_UP);
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	f043 0302 	orr.w	r3, r3, #2
 8002b1c:	71fb      	strb	r3, [r7, #7]
	// PRIM_RX bit set
	config |= (1<<NRF24_PRIM_RX);
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	f043 0301 	orr.w	r3, r3, #1
 8002b24:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteConfig(config);
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f000 f81f 	bl	8002b6c <nRF24_WriteConfig>
	// Reset status
	nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 8002b2e:	2070      	movs	r0, #112	; 0x70
 8002b30:	f000 f877 	bl	8002c22 <nRF24_WriteStatus>
	// Flush RX
	nRF24_FlushRX();
 8002b34:	f000 f884 	bl	8002c40 <nRF24_FlushRX>
	// Flush TX
	nRF24_FlushTX();
 8002b38:	f000 f89c 	bl	8002c74 <nRF24_FlushTX>

	NRF24_CE_HIGH;
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	2110      	movs	r1, #16
 8002b40:	4805      	ldr	r0, [pc, #20]	; (8002b58 <nRF24_RX_Mode+0x58>)
 8002b42:	f002 f8d3 	bl	8004cec <HAL_GPIO_WritePin>
	nRF24_Delay_ms(1);
 8002b46:	2001      	movs	r0, #1
 8002b48:	f7ff ff0a 	bl	8002960 <nRF24_Delay_ms>
}
 8002b4c:	bf00      	nop
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20000474 	.word	0x20000474
 8002b58:	40010c00 	.word	0x40010c00

08002b5c <nRF24_ReadConfig>:
}



uint8_t nRF24_ReadConfig(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_CONFIG));
 8002b60:	2000      	movs	r0, #0
 8002b62:	f7ff ff37 	bl	80029d4 <nRF24_ReadRegister>
 8002b66:	4603      	mov	r3, r0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <nRF24_WriteConfig>:

void nRF24_WriteConfig(uint8_t conf)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_CONFIG, conf);
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	4619      	mov	r1, r3
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f7ff ff72 	bl	8002a64 <nRF24_WriteRegister>
}
 8002b80:	bf00      	nop
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <nRF24_SetPALevel>:

void nRF24_SetPALevel(uint8_t lev)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8002b92:	2006      	movs	r0, #6
 8002b94:	f7ff ff1e 	bl	80029d4 <nRF24_ReadRegister>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xF8; // Clear PWR bits
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	f023 0307 	bic.w	r3, r3, #7
 8002ba2:	73fb      	strb	r3, [r7, #15]
	rf_setup |= (lev<<1);
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	b25a      	sxtb	r2, r3
 8002baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	b25b      	sxtb	r3, r3
 8002bb2:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	2006      	movs	r0, #6
 8002bba:	f7ff ff53 	bl	8002a64 <nRF24_WriteRegister>
}
 8002bbe:	bf00      	nop
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <nRF24_SetDataRate>:

void nRF24_SetDataRate(uint8_t dr)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b084      	sub	sp, #16
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	4603      	mov	r3, r0
 8002bce:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8002bd0:	2006      	movs	r0, #6
 8002bd2:	f7ff feff 	bl	80029d4 <nRF24_ReadRegister>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xD7; // Clear DR bits (1MBPS)
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
 8002bdc:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8002be0:	73fb      	strb	r3, [r7, #15]
	if(dr == NRF24_RF_DR_250KBPS)
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d104      	bne.n	8002bf2 <nRF24_SetDataRate+0x2c>
		rf_setup |= (1<<NRF24_RF_DR_LOW);
 8002be8:	7bfb      	ldrb	r3, [r7, #15]
 8002bea:	f043 0320 	orr.w	r3, r3, #32
 8002bee:	73fb      	strb	r3, [r7, #15]
 8002bf0:	e006      	b.n	8002c00 <nRF24_SetDataRate+0x3a>
	else if(dr == NRF24_RF_DR_2MBPS)
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d103      	bne.n	8002c00 <nRF24_SetDataRate+0x3a>
		rf_setup |= (1<<NRF24_RF_DR_HIGH);
 8002bf8:	7bfb      	ldrb	r3, [r7, #15]
 8002bfa:	f043 0308 	orr.w	r3, r3, #8
 8002bfe:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8002c00:	7bfb      	ldrb	r3, [r7, #15]
 8002c02:	4619      	mov	r1, r3
 8002c04:	2006      	movs	r0, #6
 8002c06:	f7ff ff2d 	bl	8002a64 <nRF24_WriteRegister>
}
 8002c0a:	bf00      	nop
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <nRF24_ReadStatus>:

uint8_t nRF24_ReadStatus(void)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_STATUS));
 8002c16:	2007      	movs	r0, #7
 8002c18:	f7ff fedc 	bl	80029d4 <nRF24_ReadRegister>
 8002c1c:	4603      	mov	r3, r0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <nRF24_WriteStatus>:

void nRF24_WriteStatus(uint8_t st)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b082      	sub	sp, #8
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	4603      	mov	r3, r0
 8002c2a:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_STATUS, st);
 8002c2c:	79fb      	ldrb	r3, [r7, #7]
 8002c2e:	4619      	mov	r1, r3
 8002c30:	2007      	movs	r0, #7
 8002c32:	f7ff ff17 	bl	8002a64 <nRF24_WriteRegister>
}
 8002c36:	bf00      	nop
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <nRF24_FlushRX>:
{
	return nRF24_IsBitSetInFifoStatus(NRF24_RX_EMPTY);
}

void nRF24_FlushRX(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_RX;
 8002c46:	23e2      	movs	r3, #226	; 0xe2
 8002c48:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2104      	movs	r1, #4
 8002c4e:	4808      	ldr	r0, [pc, #32]	; (8002c70 <nRF24_FlushRX+0x30>)
 8002c50:	f002 f84c 	bl	8004cec <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 8002c54:	1dfb      	adds	r3, r7, #7
 8002c56:	2101      	movs	r1, #1
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff fe8f 	bl	800297c <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 8002c5e:	2201      	movs	r2, #1
 8002c60:	2104      	movs	r1, #4
 8002c62:	4803      	ldr	r0, [pc, #12]	; (8002c70 <nRF24_FlushRX+0x30>)
 8002c64:	f002 f842 	bl	8004cec <HAL_GPIO_WritePin>
}
 8002c68:	bf00      	nop
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	40011400 	.word	0x40011400

08002c74 <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_TX;
 8002c7a:	23e1      	movs	r3, #225	; 0xe1
 8002c7c:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8002c7e:	2200      	movs	r2, #0
 8002c80:	2104      	movs	r1, #4
 8002c82:	4808      	ldr	r0, [pc, #32]	; (8002ca4 <nRF24_FlushTX+0x30>)
 8002c84:	f002 f832 	bl	8004cec <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 8002c88:	1dfb      	adds	r3, r7, #7
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff fe75 	bl	800297c <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 8002c92:	2201      	movs	r2, #1
 8002c94:	2104      	movs	r1, #4
 8002c96:	4803      	ldr	r0, [pc, #12]	; (8002ca4 <nRF24_FlushTX+0x30>)
 8002c98:	f002 f828 	bl	8004cec <HAL_GPIO_WritePin>
}
 8002c9c:	bf00      	nop
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40011400 	.word	0x40011400

08002ca8 <nRF24_EnableCRC>:

void nRF24_EnableCRC(uint8_t onoff)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002cb2:	f7ff ff53 	bl	8002b5c <nRF24_ReadConfig>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	73fb      	strb	r3, [r7, #15]

	if(onoff)
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d004      	beq.n	8002cca <nRF24_EnableCRC+0x22>
		config |= (1<<NRF24_EN_CRC);
 8002cc0:	7bfb      	ldrb	r3, [r7, #15]
 8002cc2:	f043 0308 	orr.w	r3, r3, #8
 8002cc6:	73fb      	strb	r3, [r7, #15]
 8002cc8:	e003      	b.n	8002cd2 <nRF24_EnableCRC+0x2a>
	else
		config &= ~(1<<NRF24_EN_CRC);
 8002cca:	7bfb      	ldrb	r3, [r7, #15]
 8002ccc:	f023 0308 	bic.w	r3, r3, #8
 8002cd0:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff ff49 	bl	8002b6c <nRF24_WriteConfig>
}
 8002cda:	bf00      	nop
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <nRF24_SetCRCLength>:

void nRF24_SetCRCLength(uint8_t crcl)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b084      	sub	sp, #16
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	4603      	mov	r3, r0
 8002cea:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002cec:	f7ff ff36 	bl	8002b5c <nRF24_ReadConfig>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	73fb      	strb	r3, [r7, #15]
	if(crcl == NRF24_CRC_WIDTH_2B)
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d104      	bne.n	8002d04 <nRF24_SetCRCLength+0x22>
		config |= (1<<NRF24_CRCO);
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	f043 0304 	orr.w	r3, r3, #4
 8002d00:	73fb      	strb	r3, [r7, #15]
 8002d02:	e003      	b.n	8002d0c <nRF24_SetCRCLength+0x2a>
	else
		config &= ~(1<<NRF24_CRCO);
 8002d04:	7bfb      	ldrb	r3, [r7, #15]
 8002d06:	f023 0304 	bic.w	r3, r3, #4
 8002d0a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 8002d0c:	7bfb      	ldrb	r3, [r7, #15]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff ff2c 	bl	8002b6c <nRF24_WriteConfig>
}
 8002d14:	bf00      	nop
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <nRF24_SetRetries>:

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	4603      	mov	r3, r0
 8002d24:	460a      	mov	r2, r1
 8002d26:	71fb      	strb	r3, [r7, #7]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	71bb      	strb	r3, [r7, #6]
	// ard * 250us, arc repeats
	nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 8002d2c:	79fb      	ldrb	r3, [r7, #7]
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	b25a      	sxtb	r2, r3
 8002d32:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	b25b      	sxtb	r3, r3
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	b25b      	sxtb	r3, r3
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	4619      	mov	r1, r3
 8002d44:	2004      	movs	r0, #4
 8002d46:	f7ff fe8d 	bl	8002a64 <nRF24_WriteRegister>
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	4603      	mov	r3, r0
 8002d5a:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RF_CH, (channel & 0x7F));
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	4619      	mov	r1, r3
 8002d66:	2005      	movs	r0, #5
 8002d68:	f7ff fe7c 	bl	8002a64 <nRF24_WriteRegister>
}
 8002d6c:	bf00      	nop
 8002d6e:	3708      	adds	r7, #8
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <nRF24_EnablePipe>:
		pipe = 5; // Block too high pipe number
	nRF24_WriteRegister(NRF24_RX_PW_P0 + pipe , (size & 0x3F));
}

void nRF24_EnablePipe(uint8_t pipe, uint8_t onoff)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	460a      	mov	r2, r1
 8002d7e:	71fb      	strb	r3, [r7, #7]
 8002d80:	4613      	mov	r3, r2
 8002d82:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	2b05      	cmp	r3, #5
 8002d88:	d901      	bls.n	8002d8e <nRF24_EnablePipe+0x1a>
		pipe = 5; // Block too high pipe number
 8002d8a:	2305      	movs	r3, #5
 8002d8c:	71fb      	strb	r3, [r7, #7]
	uint8_t enable_pipe = nRF24_ReadRegister(NRF24_EN_RXADDR);
 8002d8e:	2002      	movs	r0, #2
 8002d90:	f7ff fe20 	bl	80029d4 <nRF24_ReadRegister>
 8002d94:	4603      	mov	r3, r0
 8002d96:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8002d98:	79bb      	ldrb	r3, [r7, #6]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d10a      	bne.n	8002db4 <nRF24_EnablePipe+0x40>
		enable_pipe |= (1<<pipe);
 8002d9e:	79fb      	ldrb	r3, [r7, #7]
 8002da0:	2201      	movs	r2, #1
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	b25a      	sxtb	r2, r3
 8002da8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	b25b      	sxtb	r3, r3
 8002db0:	73fb      	strb	r3, [r7, #15]
 8002db2:	e00b      	b.n	8002dcc <nRF24_EnablePipe+0x58>
	else
		enable_pipe &= ~(1<<pipe);
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	2201      	movs	r2, #1
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	b25b      	sxtb	r3, r3
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	b25a      	sxtb	r2, r3
 8002dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	b25b      	sxtb	r3, r3
 8002dca:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_RXADDR, enable_pipe);
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
 8002dce:	4619      	mov	r1, r3
 8002dd0:	2002      	movs	r0, #2
 8002dd2:	f7ff fe47 	bl	8002a64 <nRF24_WriteRegister>
}
 8002dd6:	bf00      	nop
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <nRF24_AutoACK>:

void nRF24_AutoACK(uint8_t pipe, uint8_t onoff)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b084      	sub	sp, #16
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	4603      	mov	r3, r0
 8002de6:	460a      	mov	r2, r1
 8002de8:	71fb      	strb	r3, [r7, #7]
 8002dea:	4613      	mov	r3, r2
 8002dec:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	2b05      	cmp	r3, #5
 8002df2:	d901      	bls.n	8002df8 <nRF24_AutoACK+0x1a>
		pipe = 5; // Block too high pipe number
 8002df4:	2305      	movs	r3, #5
 8002df6:	71fb      	strb	r3, [r7, #7]
	uint8_t enaa = nRF24_ReadRegister(NRF24_EN_AA);
 8002df8:	2001      	movs	r0, #1
 8002dfa:	f7ff fdeb 	bl	80029d4 <nRF24_ReadRegister>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8002e02:	79bb      	ldrb	r3, [r7, #6]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d10a      	bne.n	8002e1e <nRF24_AutoACK+0x40>
		enaa |= (1<<pipe);
 8002e08:	79fb      	ldrb	r3, [r7, #7]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	b25a      	sxtb	r2, r3
 8002e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	b25b      	sxtb	r3, r3
 8002e1a:	73fb      	strb	r3, [r7, #15]
 8002e1c:	e00b      	b.n	8002e36 <nRF24_AutoACK+0x58>
	else
		enaa &= ~(1<<pipe);
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	2201      	movs	r2, #1
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	b25b      	sxtb	r3, r3
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	b25a      	sxtb	r2, r3
 8002e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e30:	4013      	ands	r3, r2
 8002e32:	b25b      	sxtb	r3, r3
 8002e34:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_AA, enaa);
 8002e36:	7bfb      	ldrb	r3, [r7, #15]
 8002e38:	4619      	mov	r1, r3
 8002e3a:	2001      	movs	r0, #1
 8002e3c:	f7ff fe12 	bl	8002a64 <nRF24_WriteRegister>
}
 8002e40:	bf00      	nop
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <nRF24_SetAddressWidth>:

void nRF24_SetAddressWidth(uint8_t size)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	71fb      	strb	r3, [r7, #7]
	if(size > 5)
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	2b05      	cmp	r3, #5
 8002e56:	d901      	bls.n	8002e5c <nRF24_SetAddressWidth+0x14>
		size = 5; // Maximum are 5 bytes
 8002e58:	2305      	movs	r3, #5
 8002e5a:	71fb      	strb	r3, [r7, #7]
	if(size < 3)
 8002e5c:	79fb      	ldrb	r3, [r7, #7]
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d801      	bhi.n	8002e66 <nRF24_SetAddressWidth+0x1e>
		size = 3; // Minimum are 3 bytes
 8002e62:	2303      	movs	r3, #3
 8002e64:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_SETUP_AW, ((size-2) & 0x03));
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	3b02      	subs	r3, #2
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	f003 0303 	and.w	r3, r3, #3
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	4619      	mov	r1, r3
 8002e74:	2003      	movs	r0, #3
 8002e76:	f7ff fdf5 	bl	8002a64 <nRF24_WriteRegister>
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <nRF24_SetRXAddress>:

void nRF24_SetRXAddress(uint8_t pipe, uint8_t* address)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b084      	sub	sp, #16
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	4603      	mov	r3, r0
 8002e8a:	6039      	str	r1, [r7, #0]
 8002e8c:	71fb      	strb	r3, [r7, #7]
	// pipe 0 and pipe 1 are fully 40-bits storaged
	// pipe 2-5 is storaged only with last byte. Rest are as same as pipe 1
	// pipe 0 and 1 are LSByte first so they are needed to reverse address
	if((pipe == 0) || (pipe == 1))
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d002      	beq.n	8002e9a <nRF24_SetRXAddress+0x18>
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d11d      	bne.n	8002ed6 <nRF24_SetRXAddress+0x54>
	{
		uint8_t i;
		uint8_t address_rev[NRF24_ADDR_SIZE];
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	73fb      	strb	r3, [r7, #15]
 8002e9e:	e00d      	b.n	8002ebc <nRF24_SetRXAddress+0x3a>
			address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8002ea0:	7bfb      	ldrb	r3, [r7, #15]
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	441a      	add	r2, r3
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
 8002ea8:	f1c3 0302 	rsb	r3, r3, #2
 8002eac:	7812      	ldrb	r2, [r2, #0]
 8002eae:	3310      	adds	r3, #16
 8002eb0:	443b      	add	r3, r7
 8002eb2:	f803 2c04 	strb.w	r2, [r3, #-4]
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	73fb      	strb	r3, [r7, #15]
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d9ee      	bls.n	8002ea0 <nRF24_SetRXAddress+0x1e>
		nRF24_WriteRegisters(NRF24_RX_ADDR_P0 + pipe, address_rev, NRF24_ADDR_SIZE);
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	330a      	adds	r3, #10
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	f107 010c 	add.w	r1, r7, #12
 8002ecc:	2203      	movs	r2, #3
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7ff fdee 	bl	8002ab0 <nRF24_WriteRegisters>
	{
 8002ed4:	e00a      	b.n	8002eec <nRF24_SetRXAddress+0x6a>
	}
	else
		nRF24_WriteRegister(NRF24_RX_ADDR_P0 + pipe, address[NRF24_ADDR_SIZE-1]);
 8002ed6:	79fb      	ldrb	r3, [r7, #7]
 8002ed8:	330a      	adds	r3, #10
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	3302      	adds	r3, #2
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	f7ff fdbd 	bl	8002a64 <nRF24_WriteRegister>
}
 8002eea:	bf00      	nop
 8002eec:	bf00      	nop
 8002eee:	3710      	adds	r7, #16
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <nRF24_SetTXAddress>:

void nRF24_SetTXAddress(uint8_t* address)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
	// TX address is storaged similar to RX pipe 0 - LSByte first
	uint8_t i;
	uint8_t address_rev[NRF24_ADDR_SIZE];

	nRF24_ReadRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Backup P0 address
 8002efc:	f107 030c 	add.w	r3, r7, #12
 8002f00:	2203      	movs	r2, #3
 8002f02:	4619      	mov	r1, r3
 8002f04:	200a      	movs	r0, #10
 8002f06:	f7ff fd89 	bl	8002a1c <nRF24_ReadRegisters>
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	73fb      	strb	r3, [r7, #15]
 8002f0e:	e00c      	b.n	8002f2a <nRF24_SetTXAddress+0x36>
		addr_p0_backup[NRF24_ADDR_SIZE - 1 - i] = address_rev[i]; //Reverse P0 address
 8002f10:	7bfa      	ldrb	r2, [r7, #15]
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	f1c3 0302 	rsb	r3, r3, #2
 8002f18:	3210      	adds	r2, #16
 8002f1a:	443a      	add	r2, r7
 8002f1c:	f812 1c04 	ldrb.w	r1, [r2, #-4]
 8002f20:	4a16      	ldr	r2, [pc, #88]	; (8002f7c <nRF24_SetTXAddress+0x88>)
 8002f22:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	3301      	adds	r3, #1
 8002f28:	73fb      	strb	r3, [r7, #15]
 8002f2a:	7bfb      	ldrb	r3, [r7, #15]
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d9ef      	bls.n	8002f10 <nRF24_SetTXAddress+0x1c>

	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	73fb      	strb	r3, [r7, #15]
 8002f34:	e00d      	b.n	8002f52 <nRF24_SetTXAddress+0x5e>
		address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	441a      	add	r2, r3
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	f1c3 0302 	rsb	r3, r3, #2
 8002f42:	7812      	ldrb	r2, [r2, #0]
 8002f44:	3310      	adds	r3, #16
 8002f46:	443b      	add	r3, r7
 8002f48:	f803 2c04 	strb.w	r2, [r3, #-4]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	73fb      	strb	r3, [r7, #15]
 8002f52:	7bfb      	ldrb	r3, [r7, #15]
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d9ee      	bls.n	8002f36 <nRF24_SetTXAddress+0x42>
	//make pipe 0 address backup;

	nRF24_WriteRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Pipe 0 must be same for auto ACk
 8002f58:	f107 030c 	add.w	r3, r7, #12
 8002f5c:	2203      	movs	r2, #3
 8002f5e:	4619      	mov	r1, r3
 8002f60:	200a      	movs	r0, #10
 8002f62:	f7ff fda5 	bl	8002ab0 <nRF24_WriteRegisters>
	nRF24_WriteRegisters(NRF24_TX_ADDR, address_rev, NRF24_ADDR_SIZE);
 8002f66:	f107 030c 	add.w	r3, r7, #12
 8002f6a:	2203      	movs	r2, #3
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	2010      	movs	r0, #16
 8002f70:	f7ff fd9e 	bl	8002ab0 <nRF24_WriteRegisters>

}
 8002f74:	bf00      	nop
 8002f76:	3710      	adds	r7, #16
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20000474 	.word	0x20000474

08002f80 <nRF24_ClearInterrupts>:

void nRF24_ClearInterrupts(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
	uint8_t status = nRF24_ReadStatus();
 8002f86:	f7ff fe44 	bl	8002c12 <nRF24_ReadStatus>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	71fb      	strb	r3, [r7, #7]
	status |= (7<<4); // Clear bits 4, 5, 6.
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002f94:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteStatus(status);
 8002f96:	79fb      	ldrb	r3, [r7, #7]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff fe42 	bl	8002c22 <nRF24_WriteStatus>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <nRF24_GetDynamicPayloadSize>:

uint8_t nRF24_GetDynamicPayloadSize(void)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b082      	sub	sp, #8
 8002faa:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8002fac:	2300      	movs	r3, #0
 8002fae:	71fb      	strb	r3, [r7, #7]

    result = nRF24_ReadRegister(NRF24_CMD_R_RX_PL_WID);
 8002fb0:	2060      	movs	r0, #96	; 0x60
 8002fb2:	f7ff fd0f 	bl	80029d4 <nRF24_ReadRegister>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	71fb      	strb	r3, [r7, #7]

    if (result > 32) // Something went wrong :)
 8002fba:	79fb      	ldrb	r3, [r7, #7]
 8002fbc:	2b20      	cmp	r3, #32
 8002fbe:	d906      	bls.n	8002fce <nRF24_GetDynamicPayloadSize+0x28>
    {
        nRF24_FlushRX();
 8002fc0:	f7ff fe3e 	bl	8002c40 <nRF24_FlushRX>
        nRF24_Delay_ms(2);
 8002fc4:	2002      	movs	r0, #2
 8002fc6:	f7ff fccb 	bl	8002960 <nRF24_Delay_ms>
        return 0;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	e000      	b.n	8002fd0 <nRF24_GetDynamicPayloadSize+0x2a>
    }
    return result;
 8002fce:	79fb      	ldrb	r3, [r7, #7]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <nRF24_EnableRXDataReadyIRQ>:

void nRF24_EnableRXDataReadyIRQ(uint8_t onoff)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002fe2:	f7ff fdbb 	bl	8002b5c <nRF24_ReadConfig>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d104      	bne.n	8002ffa <nRF24_EnableRXDataReadyIRQ+0x22>
		config |= (1<<NRF24_RX_DR);
 8002ff0:	7bfb      	ldrb	r3, [r7, #15]
 8002ff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	e003      	b.n	8003002 <nRF24_EnableRXDataReadyIRQ+0x2a>
	else
		config &= ~(1<<NRF24_RX_DR);
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
 8002ffc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003000:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 8003002:	7bfb      	ldrb	r3, [r7, #15]
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff fdb1 	bl	8002b6c <nRF24_WriteConfig>
}
 800300a:	bf00      	nop
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <nRF24_EnableTXDataSentIRQ>:

void nRF24_EnableTXDataSentIRQ(uint8_t onoff)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af00      	add	r7, sp, #0
 8003018:	4603      	mov	r3, r0
 800301a:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 800301c:	f7ff fd9e 	bl	8002b5c <nRF24_ReadConfig>
 8003020:	4603      	mov	r3, r0
 8003022:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 8003024:	79fb      	ldrb	r3, [r7, #7]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d104      	bne.n	8003034 <nRF24_EnableTXDataSentIRQ+0x22>
		config |= (1<<NRF24_TX_DS);
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	f043 0320 	orr.w	r3, r3, #32
 8003030:	73fb      	strb	r3, [r7, #15]
 8003032:	e003      	b.n	800303c <nRF24_EnableTXDataSentIRQ+0x2a>
	else
		config &= ~(1<<NRF24_TX_DS);
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	f023 0320 	bic.w	r3, r3, #32
 800303a:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 800303c:	7bfb      	ldrb	r3, [r7, #15]
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff fd94 	bl	8002b6c <nRF24_WriteConfig>
}
 8003044:	bf00      	nop
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <nRF24_EnableMaxRetransmitIRQ>:

void nRF24_EnableMaxRetransmitIRQ(uint8_t onoff)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	4603      	mov	r3, r0
 8003054:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8003056:	f7ff fd81 	bl	8002b5c <nRF24_ReadConfig>
 800305a:	4603      	mov	r3, r0
 800305c:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 800305e:	79fb      	ldrb	r3, [r7, #7]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d104      	bne.n	800306e <nRF24_EnableMaxRetransmitIRQ+0x22>
		config |= (1<<NRF24_MAX_RT);
 8003064:	7bfb      	ldrb	r3, [r7, #15]
 8003066:	f043 0310 	orr.w	r3, r3, #16
 800306a:	73fb      	strb	r3, [r7, #15]
 800306c:	e003      	b.n	8003076 <nRF24_EnableMaxRetransmitIRQ+0x2a>
	else
		config &= ~(1<<NRF24_MAX_RT);
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	f023 0310 	bic.w	r3, r3, #16
 8003074:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 8003076:	7bfb      	ldrb	r3, [r7, #15]
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff fd77 	bl	8002b6c <nRF24_WriteConfig>
}
 800307e:	bf00      	nop
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <nRF24_ReadRXPaylaod>:
	}while(!((status & (1<<NRF24_MAX_RT)) || (status & (1<<NRF24_TX_DS))));

}

void nRF24_ReadRXPaylaod(uint8_t *data, uint8_t *size)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b082      	sub	sp, #8
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
 800308e:	6039      	str	r1, [r7, #0]
#if (NRF24_DYNAMIC_PAYLOAD == 1)
	*size = nRF24_GetDynamicPayloadSize();
 8003090:	f7ff ff89 	bl	8002fa6 <nRF24_GetDynamicPayloadSize>
 8003094:	4603      	mov	r3, r0
 8003096:	461a      	mov	r2, r3
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	701a      	strb	r2, [r3, #0]
	nRF24_ReadRegisters(NRF24_CMD_R_RX_PAYLOAD, data, *size);
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	461a      	mov	r2, r3
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	2061      	movs	r0, #97	; 0x61
 80030a6:	f7ff fcb9 	bl	8002a1c <nRF24_ReadRegisters>
#if (NRF24_INTERRUPT_MODE == 0)
	nRF24_WriteRegister(NRF24_STATUS, (1<NRF24_RX_DR));
	if(nRF24_ReadStatus() & (1<<NRF24_TX_DS))
		nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_TX_DS));
#endif
}
 80030aa:	bf00      	nop
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
	...

080030b4 <nRF24_IRQ_Handler>:
	}
	return 0;
}

void nRF24_IRQ_Handler(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0

	Nrf24InterruptFlag = 1;
 80030b8:	4b03      	ldr	r3, [pc, #12]	; (80030c8 <nRF24_IRQ_Handler+0x14>)
 80030ba:	2201      	movs	r2, #1
 80030bc:	701a      	strb	r2, [r3, #0]
}
 80030be:	bf00      	nop
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	2000047a 	.word	0x2000047a

080030cc <nRF24_IRQ_Read>:

void nRF24_IRQ_Read(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
	if(Nrf24InterruptFlag == 1)
 80030d2:	4b1d      	ldr	r3, [pc, #116]	; (8003148 <nRF24_IRQ_Read+0x7c>)
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d130      	bne.n	800313e <nRF24_IRQ_Read+0x72>
	{
		Nrf24InterruptFlag = 0;
 80030dc:	4b1a      	ldr	r3, [pc, #104]	; (8003148 <nRF24_IRQ_Read+0x7c>)
 80030de:	2200      	movs	r2, #0
 80030e0:	701a      	strb	r2, [r3, #0]

		uint8_t status = nRF24_ReadStatus();
 80030e2:	f7ff fd96 	bl	8002c12 <nRF24_ReadStatus>
 80030e6:	4603      	mov	r3, r0
 80030e8:	71bb      	strb	r3, [r7, #6]
		uint8_t ClearIrq = 0;
 80030ea:	2300      	movs	r3, #0
 80030ec:	71fb      	strb	r3, [r7, #7]
		// RX FIFO Interrupt
		if ((status & (1 << NRF24_RX_DR)))
 80030ee:	79bb      	ldrb	r3, [r7, #6]
 80030f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d006      	beq.n	8003106 <nRF24_IRQ_Read+0x3a>
		{
			nrf24_rx_flag = 1;
 80030f8:	4b14      	ldr	r3, [pc, #80]	; (800314c <nRF24_IRQ_Read+0x80>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_RX_DR); // Interrupt flag clear
 80030fe:	79fb      	ldrb	r3, [r7, #7]
 8003100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003104:	71fb      	strb	r3, [r7, #7]
		}
		// TX Data Sent interrupt
		if ((status & (1 << NRF24_TX_DS)))
 8003106:	79bb      	ldrb	r3, [r7, #6]
 8003108:	f003 0320 	and.w	r3, r3, #32
 800310c:	2b00      	cmp	r3, #0
 800310e:	d006      	beq.n	800311e <nRF24_IRQ_Read+0x52>
		{
			nrf24_tx_flag = 1;
 8003110:	4b0f      	ldr	r3, [pc, #60]	; (8003150 <nRF24_IRQ_Read+0x84>)
 8003112:	2201      	movs	r2, #1
 8003114:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_TX_DS); // Interrupt flag clear
 8003116:	79fb      	ldrb	r3, [r7, #7]
 8003118:	f043 0320 	orr.w	r3, r3, #32
 800311c:	71fb      	strb	r3, [r7, #7]
		}
		// Max Retransmits interrupt
		if ((status & (1 << NRF24_MAX_RT)))
 800311e:	79bb      	ldrb	r3, [r7, #6]
 8003120:	f003 0310 	and.w	r3, r3, #16
 8003124:	2b00      	cmp	r3, #0
 8003126:	d006      	beq.n	8003136 <nRF24_IRQ_Read+0x6a>
		{
			nrf24_mr_flag = 1;
 8003128:	4b0a      	ldr	r3, [pc, #40]	; (8003154 <nRF24_IRQ_Read+0x88>)
 800312a:	2201      	movs	r2, #1
 800312c:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_MAX_RT); // Interrupt flag clear
 800312e:	79fb      	ldrb	r3, [r7, #7]
 8003130:	f043 0310 	orr.w	r3, r3, #16
 8003134:	71fb      	strb	r3, [r7, #7]
		}

		nRF24_WriteStatus(ClearIrq);
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff fd72 	bl	8002c22 <nRF24_WriteStatus>
	}
}
 800313e:	bf00      	nop
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	2000047a 	.word	0x2000047a
 800314c:	20000477 	.word	0x20000477
 8003150:	20000478 	.word	0x20000478
 8003154:	20000479 	.word	0x20000479

08003158 <nRF24_Event>:
{

}

void nRF24_Event(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
	nRF24_IRQ_Read(); // Check if there was any interrupt
 800315c:	f7ff ffb6 	bl	80030cc <nRF24_IRQ_Read>

	if(nrf24_rx_flag)
 8003160:	4b0e      	ldr	r3, [pc, #56]	; (800319c <nRF24_Event+0x44>)
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d004      	beq.n	8003172 <nRF24_Event+0x1a>
	{
		nRF24_EventRxCallback();
 8003168:	f000 fb06 	bl	8003778 <nRF24_EventRxCallback>
		nrf24_rx_flag = 0;
 800316c:	4b0b      	ldr	r3, [pc, #44]	; (800319c <nRF24_Event+0x44>)
 800316e:	2200      	movs	r2, #0
 8003170:	701a      	strb	r2, [r3, #0]
	}

	if(nrf24_tx_flag)
 8003172:	4b0b      	ldr	r3, [pc, #44]	; (80031a0 <nRF24_Event+0x48>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d004      	beq.n	8003184 <nRF24_Event+0x2c>
	{
		nRF24_EventTxCallback();
 800317a:	f000 faed 	bl	8003758 <nRF24_EventTxCallback>
		nrf24_tx_flag = 0;
 800317e:	4b08      	ldr	r3, [pc, #32]	; (80031a0 <nRF24_Event+0x48>)
 8003180:	2200      	movs	r2, #0
 8003182:	701a      	strb	r2, [r3, #0]
	}

	if(nrf24_mr_flag)
 8003184:	4b07      	ldr	r3, [pc, #28]	; (80031a4 <nRF24_Event+0x4c>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d004      	beq.n	8003196 <nRF24_Event+0x3e>
	{
		nRF24_EventMrCallback();
 800318c:	f000 fb1e 	bl	80037cc <nRF24_EventMrCallback>
		nrf24_mr_flag = 0;
 8003190:	4b04      	ldr	r3, [pc, #16]	; (80031a4 <nRF24_Event+0x4c>)
 8003192:	2200      	movs	r2, #0
 8003194:	701a      	strb	r2, [r3, #0]
	}
}
 8003196:	bf00      	nop
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20000477 	.word	0x20000477
 80031a0:	20000478 	.word	0x20000478
 80031a4:	20000479 	.word	0x20000479

080031a8 <nRF24_Init>:

void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	hspi_nrf = hspi;
 80031b0:	4a2e      	ldr	r2, [pc, #184]	; (800326c <nRF24_Init+0xc4>)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6013      	str	r3, [r2, #0]

	NRF24_CE_LOW;
 80031b6:	2200      	movs	r2, #0
 80031b8:	2110      	movs	r1, #16
 80031ba:	482d      	ldr	r0, [pc, #180]	; (8003270 <nRF24_Init+0xc8>)
 80031bc:	f001 fd96 	bl	8004cec <HAL_GPIO_WritePin>
	NRF24_CSN_HIGH;
 80031c0:	2201      	movs	r2, #1
 80031c2:	2104      	movs	r1, #4
 80031c4:	482b      	ldr	r0, [pc, #172]	; (8003274 <nRF24_Init+0xcc>)
 80031c6:	f001 fd91 	bl	8004cec <HAL_GPIO_WritePin>

	nRF24_Delay_ms(5); // Wait for radio power up
 80031ca:	2005      	movs	r0, #5
 80031cc:	f7ff fbc8 	bl	8002960 <nRF24_Delay_ms>

	nRF24_SetPALevel(NRF24_PA_PWR_0dBM); // Radio power
 80031d0:	2003      	movs	r0, #3
 80031d2:	f7ff fcd9 	bl	8002b88 <nRF24_SetPALevel>
	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 80031d6:	2002      	movs	r0, #2
 80031d8:	f7ff fcf5 	bl	8002bc6 <nRF24_SetDataRate>
	nRF24_EnableCRC(1); // Enable CRC
 80031dc:	2001      	movs	r0, #1
 80031de:	f7ff fd63 	bl	8002ca8 <nRF24_EnableCRC>
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
 80031e2:	2000      	movs	r0, #0
 80031e4:	f7ff fd7d 	bl	8002ce2 <nRF24_SetCRCLength>
	nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
 80031e8:	2107      	movs	r1, #7
 80031ea:	2004      	movs	r0, #4
 80031ec:	f7ff fd96 	bl	8002d1c <nRF24_SetRetries>

#if (NRF24_DYNAMIC_PAYLOAD == 1)
	nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<NRF24_EN_DPL)); // Enable dynamic payload feature
 80031f0:	201d      	movs	r0, #29
 80031f2:	f7ff fbef 	bl	80029d4 <nRF24_ReadRegister>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f043 0304 	orr.w	r3, r3, #4
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	4619      	mov	r1, r3
 8003200:	201d      	movs	r0, #29
 8003202:	f7ff fc2f 	bl	8002a64 <nRF24_WriteRegister>
	nRF24_WriteRegister(NRF24_DYNPD, 0x3F); // Enable dynamic payloads for all pipes
 8003206:	213f      	movs	r1, #63	; 0x3f
 8003208:	201c      	movs	r0, #28
 800320a:	f7ff fc2b 	bl	8002a64 <nRF24_WriteRegister>
#else
	nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
	nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
#endif
	nRF24_SetRFChannel(10); // Set RF channel for transmission
 800320e:	200a      	movs	r0, #10
 8003210:	f7ff fd9f 	bl	8002d52 <nRF24_SetRFChannel>
	nRF24_EnablePipe(0, 1); // Enable pipe 0
 8003214:	2101      	movs	r1, #1
 8003216:	2000      	movs	r0, #0
 8003218:	f7ff fdac 	bl	8002d74 <nRF24_EnablePipe>
	nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 800321c:	2101      	movs	r1, #1
 800321e:	2000      	movs	r0, #0
 8003220:	f7ff fddd 	bl	8002dde <nRF24_AutoACK>
	nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 8003224:	2003      	movs	r0, #3
 8003226:	f7ff fe0f 	bl	8002e48 <nRF24_SetAddressWidth>

	nRF24_Delay_ms(1);
 800322a:	2001      	movs	r0, #1
 800322c:	f7ff fb98 	bl	8002960 <nRF24_Delay_ms>

	nRF24_EnableRXDataReadyIRQ(1);
 8003230:	2001      	movs	r0, #1
 8003232:	f7ff fed1 	bl	8002fd8 <nRF24_EnableRXDataReadyIRQ>
	nRF24_EnableTXDataSentIRQ(1);
 8003236:	2001      	movs	r0, #1
 8003238:	f7ff feeb 	bl	8003012 <nRF24_EnableTXDataSentIRQ>
	nRF24_EnableMaxRetransmitIRQ(1);
 800323c:	2001      	movs	r0, #1
 800323e:	f7ff ff05 	bl	800304c <nRF24_EnableMaxRetransmitIRQ>

	nRF24_Delay_ms(1);
 8003242:	2001      	movs	r0, #1
 8003244:	f7ff fb8c 	bl	8002960 <nRF24_Delay_ms>

	nRF24_ClearInterrupts();
 8003248:	f7ff fe9a 	bl	8002f80 <nRF24_ClearInterrupts>


	//
	//
	//
	nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<1));
 800324c:	201d      	movs	r0, #29
 800324e:	f7ff fbc1 	bl	80029d4 <nRF24_ReadRegister>
 8003252:	4603      	mov	r3, r0
 8003254:	f043 0302 	orr.w	r3, r3, #2
 8003258:	b2db      	uxtb	r3, r3
 800325a:	4619      	mov	r1, r3
 800325c:	201d      	movs	r0, #29
 800325e:	f7ff fc01 	bl	8002a64 <nRF24_WriteRegister>
}
 8003262:	bf00      	nop
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	20000470 	.word	0x20000470
 8003270:	40010c00 	.word	0x40010c00
 8003274:	40011400 	.word	0x40011400

08003278 <nRF24_WriteAckPayload>:
//
//
//

nRF24_TX_Status nRF24_WriteAckPayload(uint8_t pipe, uint8_t *data, uint8_t size)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	4603      	mov	r3, r0
 8003280:	6039      	str	r1, [r7, #0]
 8003282:	71fb      	strb	r3, [r7, #7]
 8003284:	4613      	mov	r3, r2
 8003286:	71bb      	strb	r3, [r7, #6]
	if(size > 32)
 8003288:	79bb      	ldrb	r3, [r7, #6]
 800328a:	2b20      	cmp	r3, #32
 800328c:	d901      	bls.n	8003292 <nRF24_WriteAckPayload+0x1a>
		return NRF24_NO_TRANSMITTED_PACKET;
 800328e:	2301      	movs	r3, #1
 8003290:	e00d      	b.n	80032ae <nRF24_WriteAckPayload+0x36>

	pipe &= 0x07;
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegisters((NRF24_CMD_W_ACK_PAYLOAD | pipe), data, size);
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	f063 0357 	orn	r3, r3, #87	; 0x57
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	79ba      	ldrb	r2, [r7, #6]
 80032a4:	6839      	ldr	r1, [r7, #0]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff fc02 	bl	8002ab0 <nRF24_WriteRegisters>

	return NRF24_TRANSMITTED_PACKET;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <vTaskOnboardDiode>:

//
// -- Diode Task --
//
void vTaskOnboardDiode(void *pvParameters)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]

	for(;;)
	{
		switch(DiodeActualState)
 80032c0:	4b13      	ldr	r3, [pc, #76]	; (8003310 <vTaskOnboardDiode+0x58>)
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d002      	beq.n	80032ce <vTaskOnboardDiode+0x16>
 80032c8:	2b03      	cmp	r3, #3
 80032ca:	d00a      	beq.n	80032e2 <vTaskOnboardDiode+0x2a>
			vTaskDelay(ShortBlinkOnTime);
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
			vTaskDelay(ShortBlinkOffTime);
			break;
		default:
			break;
 80032cc:	e01e      	b.n	800330c <vTaskOnboardDiode+0x54>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80032ce:	2101      	movs	r1, #1
 80032d0:	4810      	ldr	r0, [pc, #64]	; (8003314 <vTaskOnboardDiode+0x5c>)
 80032d2:	f001 fd23 	bl	8004d1c <HAL_GPIO_TogglePin>
			vTaskDelay(NormalBlinkDelay);
 80032d6:	4b10      	ldr	r3, [pc, #64]	; (8003318 <vTaskOnboardDiode+0x60>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4618      	mov	r0, r3
 80032dc:	f005 fbb6 	bl	8008a4c <vTaskDelay>
			break;
 80032e0:	e014      	b.n	800330c <vTaskOnboardDiode+0x54>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80032e2:	2200      	movs	r2, #0
 80032e4:	2101      	movs	r1, #1
 80032e6:	480b      	ldr	r0, [pc, #44]	; (8003314 <vTaskOnboardDiode+0x5c>)
 80032e8:	f001 fd00 	bl	8004cec <HAL_GPIO_WritePin>
			vTaskDelay(ShortBlinkOnTime);
 80032ec:	4b0b      	ldr	r3, [pc, #44]	; (800331c <vTaskOnboardDiode+0x64>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f005 fbab 	bl	8008a4c <vTaskDelay>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80032f6:	2201      	movs	r2, #1
 80032f8:	2101      	movs	r1, #1
 80032fa:	4806      	ldr	r0, [pc, #24]	; (8003314 <vTaskOnboardDiode+0x5c>)
 80032fc:	f001 fcf6 	bl	8004cec <HAL_GPIO_WritePin>
			vTaskDelay(ShortBlinkOffTime);
 8003300:	4b07      	ldr	r3, [pc, #28]	; (8003320 <vTaskOnboardDiode+0x68>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4618      	mov	r0, r3
 8003306:	f005 fba1 	bl	8008a4c <vTaskDelay>
			break;
 800330a:	bf00      	nop
		switch(DiodeActualState)
 800330c:	e7d8      	b.n	80032c0 <vTaskOnboardDiode+0x8>
 800330e:	bf00      	nop
 8003310:	20000064 	.word	0x20000064
 8003314:	40011000 	.word	0x40011000
 8003318:	20000068 	.word	0x20000068
 800331c:	2000047c 	.word	0x2000047c
 8003320:	20000480 	.word	0x20000480

08003324 <OnboardDiode_SetNormalBlink>:
	}
}

/* Set normal blink */
void OnboardDiode_SetNormalBlink(uint32_t blink_delay)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
	NormalBlinkDelay = blink_delay;
 800332c:	4a05      	ldr	r2, [pc, #20]	; (8003344 <OnboardDiode_SetNormalBlink+0x20>)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6013      	str	r3, [r2, #0]
	DiodeActualState = DIODE_NORMAL_BLINK;
 8003332:	4b05      	ldr	r3, [pc, #20]	; (8003348 <OnboardDiode_SetNormalBlink+0x24>)
 8003334:	2202      	movs	r2, #2
 8003336:	701a      	strb	r2, [r3, #0]
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	bc80      	pop	{r7}
 8003340:	4770      	bx	lr
 8003342:	bf00      	nop
 8003344:	20000068 	.word	0x20000068
 8003348:	20000064 	.word	0x20000064

0800334c <OnboardDiode_SetShortBlink>:

/* Set short blink */
void OnboardDiode_SetShortBlink(uint32_t on_time, uint32_t off_time)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
	ShortBlinkOnTime = on_time;
 8003356:	4a07      	ldr	r2, [pc, #28]	; (8003374 <OnboardDiode_SetShortBlink+0x28>)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6013      	str	r3, [r2, #0]
	ShortBlinkOffTime = off_time;
 800335c:	4a06      	ldr	r2, [pc, #24]	; (8003378 <OnboardDiode_SetShortBlink+0x2c>)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	6013      	str	r3, [r2, #0]
	DiodeActualState = DIODE_SHORT_BLINK;
 8003362:	4b06      	ldr	r3, [pc, #24]	; (800337c <OnboardDiode_SetShortBlink+0x30>)
 8003364:	2203      	movs	r2, #3
 8003366:	701a      	strb	r2, [r3, #0]
}
 8003368:	bf00      	nop
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	bc80      	pop	{r7}
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	2000047c 	.word	0x2000047c
 8003378:	20000480 	.word	0x20000480
 800337c:	20000064 	.word	0x20000064

08003380 <OnboardDiode_SetStaticState>:

/* Set ON or OFF */
void OnboardDiode_SetStaticState(uint8_t onoff)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	71fb      	strb	r3, [r7, #7]
	if(onoff == 0)
 800338a:	79fb      	ldrb	r3, [r7, #7]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d108      	bne.n	80033a2 <OnboardDiode_SetStaticState+0x22>
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003390:	2201      	movs	r2, #1
 8003392:	2101      	movs	r1, #1
 8003394:	4809      	ldr	r0, [pc, #36]	; (80033bc <OnboardDiode_SetStaticState+0x3c>)
 8003396:	f001 fca9 	bl	8004cec <HAL_GPIO_WritePin>
		DiodeActualState = DIODE_OFF;
 800339a:	4b09      	ldr	r3, [pc, #36]	; (80033c0 <OnboardDiode_SetStaticState+0x40>)
 800339c:	2201      	movs	r2, #1
 800339e:	701a      	strb	r2, [r3, #0]
	else
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
		DiodeActualState = DIODE_ON;
	}
}
 80033a0:	e007      	b.n	80033b2 <OnboardDiode_SetStaticState+0x32>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80033a2:	2200      	movs	r2, #0
 80033a4:	2101      	movs	r1, #1
 80033a6:	4805      	ldr	r0, [pc, #20]	; (80033bc <OnboardDiode_SetStaticState+0x3c>)
 80033a8:	f001 fca0 	bl	8004cec <HAL_GPIO_WritePin>
		DiodeActualState = DIODE_ON;
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <OnboardDiode_SetStaticState+0x40>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	701a      	strb	r2, [r3, #0]
}
 80033b2:	bf00      	nop
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	40011000 	.word	0x40011000
 80033c0:	20000064 	.word	0x20000064

080033c4 <OnboardDiode_GetState>:

/* Get actual state */
OnboardDiode_state_t OnboardDiode_GetState(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
	return DiodeActualState;
 80033c8:	4b02      	ldr	r3, [pc, #8]	; (80033d4 <OnboardDiode_GetState+0x10>)
 80033ca:	781b      	ldrb	r3, [r3, #0]
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr
 80033d4:	20000064 	.word	0x20000064

080033d8 <Parser_ParseProgramLaunchCommand>:

//
// Programs side Parsers
//
void Parser_ParseProgramLaunchCommand(uint8_t ProgramID)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	/* Launch proper program */
	/* When another program is currently running, launch function will return error */
	switch(ProgramID)
 80033e2:	79fb      	ldrb	r3, [r7, #7]
 80033e4:	2bd2      	cmp	r3, #210	; 0xd2
 80033e6:	d010      	beq.n	800340a <Parser_ParseProgramLaunchCommand+0x32>
 80033e8:	2bd2      	cmp	r3, #210	; 0xd2
 80033ea:	dc12      	bgt.n	8003412 <Parser_ParseProgramLaunchCommand+0x3a>
 80033ec:	2bd0      	cmp	r3, #208	; 0xd0
 80033ee:	d002      	beq.n	80033f6 <Parser_ParseProgramLaunchCommand+0x1e>
 80033f0:	2bd1      	cmp	r3, #209	; 0xd1
 80033f2:	d005      	beq.n	8003400 <Parser_ParseProgramLaunchCommand+0x28>
 80033f4:	e00d      	b.n	8003412 <Parser_ParseProgramLaunchCommand+0x3a>
	{
	case DIODE_TEST:
		status = Prog_DiodeTest_Launch();
 80033f6:	f001 f829 	bl	800444c <Prog_DiodeTest_Launch>
 80033fa:	4603      	mov	r3, r0
 80033fc:	73fb      	strb	r3, [r7, #15]
		break;
 80033fe:	e00b      	b.n	8003418 <Parser_ParseProgramLaunchCommand+0x40>

	case MOTORS_DEBUG:
		status = Prog_MotorsDebug_Launch();
 8003400:	f001 f878 	bl	80044f4 <Prog_MotorsDebug_Launch>
 8003404:	4603      	mov	r3, r0
 8003406:	73fb      	strb	r3, [r7, #15]
		break;
 8003408:	e006      	b.n	8003418 <Parser_ParseProgramLaunchCommand+0x40>

	case PID_CALIBRATION:
		status = Prog_CalibPID_Launch();
 800340a:	f000 ff1d 	bl	8004248 <Prog_CalibPID_Launch>
 800340e:	4603      	mov	r3, r0
 8003410:	73fb      	strb	r3, [r7, #15]

	default:
		status = PROGRAMS_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	73fb      	strb	r3, [r7, #15]
		break;
 8003416:	bf00      	nop
	}

	/* Send ACK to controller */
	if(status == PROGRAMS_OK)
 8003418:	7bfb      	ldrb	r3, [r7, #15]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d105      	bne.n	800342a <Parser_ParseProgramLaunchCommand+0x52>
	{
		Programs_SendProgramStartedACK(ProgramID, ACK);		//TODO: Maybe ACK should be sent after each program Init function ?
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	21f0      	movs	r1, #240	; 0xf0
 8003422:	4618      	mov	r0, r3
 8003424:	f001 f932 	bl	800468c <Programs_SendProgramStartedACK>
	}
	else
	{
		Programs_SendProgramStartedACK(ProgramID, NACK);
	}
}
 8003428:	e004      	b.n	8003434 <Parser_ParseProgramLaunchCommand+0x5c>
		Programs_SendProgramStartedACK(ProgramID, NACK);
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	21f1      	movs	r1, #241	; 0xf1
 800342e:	4618      	mov	r0, r3
 8003430:	f001 f92c 	bl	800468c <Programs_SendProgramStartedACK>
}
 8003434:	bf00      	nop
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <Parser_ProgramParser>:

Parser_Error_t Parser_ProgramParser(uint8_t* cmd, uint8_t length)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	460b      	mov	r3, r1
 8003446:	70fb      	strb	r3, [r7, #3]
	uint8_t *CurrentByte = cmd;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	617b      	str	r3, [r7, #20]
	uint8_t Length = length;
 800344c:	78fb      	ldrb	r3, [r7, #3]
 800344e:	74fb      	strb	r3, [r7, #19]
	Programs_Program_t* CurrentProgram = Programs_GetProgram();
 8003450:	f001 f8c4 	bl	80045dc <Programs_GetProgram>
 8003454:	60f8      	str	r0, [r7, #12]

	switch(*CurrentByte)
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	2b13      	cmp	r3, #19
 800345c:	d006      	beq.n	800346c <Parser_ProgramParser+0x30>
 800345e:	2b13      	cmp	r3, #19
 8003460:	dc3b      	bgt.n	80034da <Parser_ProgramParser+0x9e>
 8003462:	2b11      	cmp	r3, #17
 8003464:	d024      	beq.n	80034b0 <Parser_ProgramParser+0x74>
 8003466:	2b12      	cmp	r3, #18
 8003468:	d02a      	beq.n	80034c0 <Parser_ProgramParser+0x84>
		}
		break;

	default:
		/* Incorrect command! */
		break;
 800346a:	e036      	b.n	80034da <Parser_ProgramParser+0x9e>
		CurrentByte++;
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	3301      	adds	r3, #1
 8003470:	617b      	str	r3, [r7, #20]
		Length--;
 8003472:	7cfb      	ldrb	r3, [r7, #19]
 8003474:	3b01      	subs	r3, #1
 8003476:	74fb      	strb	r3, [r7, #19]
		if(NULL == CurrentProgram)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d02f      	beq.n	80034de <Parser_ProgramParser+0xa2>
		if(*CurrentByte == CurrentProgram->ProgramID)
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	781a      	ldrb	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	7c1b      	ldrb	r3, [r3, #16]
 8003486:	429a      	cmp	r2, r3
 8003488:	d10c      	bne.n	80034a4 <Parser_ProgramParser+0x68>
			CurrentByte++;
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	3301      	adds	r3, #1
 800348e:	617b      	str	r3, [r7, #20]
			Length--;
 8003490:	7cfb      	ldrb	r3, [r7, #19]
 8003492:	3b01      	subs	r3, #1
 8003494:	74fb      	strb	r3, [r7, #19]
			CurrentProgram->ProgramParser(CurrentByte, Length);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	7cfa      	ldrb	r2, [r7, #19]
 800349c:	4611      	mov	r1, r2
 800349e:	6978      	ldr	r0, [r7, #20]
 80034a0:	4798      	blx	r3
		break;
 80034a2:	e01d      	b.n	80034e0 <Parser_ProgramParser+0xa4>
			Programs_SendInvalidProgramNACK(*CurrentByte);
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f001 f924 	bl	80046f6 <Programs_SendInvalidProgramNACK>
		break;
 80034ae:	e017      	b.n	80034e0 <Parser_ProgramParser+0xa4>
		uint8_t ProgramToLaunch = *(CurrentByte + 1);
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	785b      	ldrb	r3, [r3, #1]
 80034b4:	72fb      	strb	r3, [r7, #11]
		Parser_ParseProgramLaunchCommand(ProgramToLaunch);
 80034b6:	7afb      	ldrb	r3, [r7, #11]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff ff8d 	bl	80033d8 <Parser_ParseProgramLaunchCommand>
		break;
 80034be:	e00f      	b.n	80034e0 <Parser_ProgramParser+0xa4>
		if(Programs_ExitProgram() == PROGRAMS_OK)
 80034c0:	f001 f876 	bl	80045b0 <Programs_ExitProgram>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d103      	bne.n	80034d2 <Parser_ProgramParser+0x96>
			Programs_SendProgramExitACK(ACK);
 80034ca:	20f0      	movs	r0, #240	; 0xf0
 80034cc:	f001 f8fb 	bl	80046c6 <Programs_SendProgramExitACK>
		break;
 80034d0:	e006      	b.n	80034e0 <Parser_ProgramParser+0xa4>
			Programs_SendProgramExitACK(NACK);
 80034d2:	20f1      	movs	r0, #241	; 0xf1
 80034d4:	f001 f8f7 	bl	80046c6 <Programs_SendProgramExitACK>
		break;
 80034d8:	e002      	b.n	80034e0 <Parser_ProgramParser+0xa4>
		break;
 80034da:	bf00      	nop
 80034dc:	e000      	b.n	80034e0 <Parser_ProgramParser+0xa4>
			break;
 80034de:	bf00      	nop
	}

	return PARSER_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3718      	adds	r7, #24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <vTaskParser>:

//
// The Task
//
void vTaskParser(void *pvParameters)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b08c      	sub	sp, #48	; 0x30
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
	QueueParser = xQueueCreate(10, sizeof(Parser_Command_t));
 80034f4:	2200      	movs	r2, #0
 80034f6:	2122      	movs	r1, #34	; 0x22
 80034f8:	200a      	movs	r0, #10
 80034fa:	f004 fccc 	bl	8007e96 <xQueueGenericCreate>
 80034fe:	4603      	mov	r3, r0
 8003500:	4a14      	ldr	r2, [pc, #80]	; (8003554 <vTaskParser+0x68>)
 8003502:	6013      	str	r3, [r2, #0]
	Parser_Command_t CommandBuffer;

	for(;;)
	{
		/* Wait for frame to parse */
		xQueueReceive(QueueParser, &CommandBuffer, portMAX_DELAY);
 8003504:	4b13      	ldr	r3, [pc, #76]	; (8003554 <vTaskParser+0x68>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f107 010c 	add.w	r1, r7, #12
 800350c:	f04f 32ff 	mov.w	r2, #4294967295
 8003510:	4618      	mov	r0, r3
 8003512:	f004 feb7 	bl	8008284 <xQueueReceive>
		/* Check header */
		switch(CommandBuffer.data[0])
 8003516:	7b3b      	ldrb	r3, [r7, #12]
 8003518:	2b10      	cmp	r3, #16
 800351a:	d002      	beq.n	8003522 <vTaskParser+0x36>
 800351c:	2b20      	cmp	r3, #32
 800351e:	d00c      	beq.n	800353a <vTaskParser+0x4e>
		case HARDWARE_FRAME:
			HW_Manager_Parser((CommandBuffer.data) + 1, CommandBuffer.length - 1 );
			break;

		default:
			break;
 8003520:	e017      	b.n	8003552 <vTaskParser+0x66>
			Parser_ProgramParser((CommandBuffer.data) + 1, CommandBuffer.length - 1 );
 8003522:	f107 030c 	add.w	r3, r7, #12
 8003526:	3301      	adds	r3, #1
 8003528:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800352c:	3a01      	subs	r2, #1
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	4611      	mov	r1, r2
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff ff82 	bl	800343c <Parser_ProgramParser>
			break;
 8003538:	e00b      	b.n	8003552 <vTaskParser+0x66>
			HW_Manager_Parser((CommandBuffer.data) + 1, CommandBuffer.length - 1 );
 800353a:	f107 030c 	add.w	r3, r7, #12
 800353e:	3301      	adds	r3, #1
 8003540:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8003544:	3a01      	subs	r2, #1
 8003546:	b2d2      	uxtb	r2, r2
 8003548:	4611      	mov	r1, r2
 800354a:	4618      	mov	r0, r3
 800354c:	f7fe fce2 	bl	8001f14 <HW_Manager_Parser>
			break;
 8003550:	bf00      	nop
		xQueueReceive(QueueParser, &CommandBuffer, portMAX_DELAY);
 8003552:	e7d7      	b.n	8003504 <vTaskParser+0x18>
 8003554:	20000484 	.word	0x20000484

08003558 <Parser_TaskInit>:
		}
	}
}

void Parser_TaskInit(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af02      	add	r7, sp, #8
	xTaskCreate(vTaskParser, "Parser Task", 512, NULL, 1, NULL);
 800355e:	2300      	movs	r3, #0
 8003560:	9301      	str	r3, [sp, #4]
 8003562:	2301      	movs	r3, #1
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	2300      	movs	r3, #0
 8003568:	f44f 7200 	mov.w	r2, #512	; 0x200
 800356c:	4903      	ldr	r1, [pc, #12]	; (800357c <Parser_TaskInit+0x24>)
 800356e:	4804      	ldr	r0, [pc, #16]	; (8003580 <Parser_TaskInit+0x28>)
 8003570:	f005 f930 	bl	80087d4 <xTaskCreate>
}
 8003574:	bf00      	nop
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	0800e728 	.word	0x0800e728
 8003580:	080034ed 	.word	0x080034ed

08003584 <Parser_WriteCommand>:
	return PARSER_OK;
}

/* Put command into queue for parser to execute */
Parser_Error_t Parser_WriteCommand(Parser_Command_t* cmd, Parser_Origin_t source)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	70fb      	strb	r3, [r7, #3]
	cmd->origin = source;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	78fa      	ldrb	r2, [r7, #3]
 8003594:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	if(xQueueSendToBack( QueueParser, cmd, (TickType_t)10 ) != pdTRUE )
 8003598:	4b08      	ldr	r3, [pc, #32]	; (80035bc <Parser_WriteCommand+0x38>)
 800359a:	6818      	ldr	r0, [r3, #0]
 800359c:	2300      	movs	r3, #0
 800359e:	220a      	movs	r2, #10
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	f004 fcd9 	bl	8007f58 <xQueueGenericSend>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d001      	beq.n	80035b0 <Parser_WriteCommand+0x2c>
	{
		/* If put to queue failed */
		return PARSER_ERROR;
 80035ac:	2302      	movs	r3, #2
 80035ae:	e000      	b.n	80035b2 <Parser_WriteCommand+0x2e>
	}

	return PARSER_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	20000484 	.word	0x20000484

080035c0 <vTaskRadio>:
//
// -- The task --
//

void vTaskRadio(void *pvParameters)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
	/* Create queue for transmission (TX) */
	QueueRadioTX = xQueueCreate(3, sizeof(Radio_Frame_t));
 80035c8:	2200      	movs	r2, #0
 80035ca:	2121      	movs	r1, #33	; 0x21
 80035cc:	2003      	movs	r0, #3
 80035ce:	f004 fc62 	bl	8007e96 <xQueueGenericCreate>
 80035d2:	4603      	mov	r3, r0
 80035d4:	4a17      	ldr	r2, [pc, #92]	; (8003634 <vTaskRadio+0x74>)
 80035d6:	6013      	str	r3, [r2, #0]

	for(;;)
	{
		/* Block the task untill notification from NRF IRQ arrives */
		if(xTaskNotifyWait(0, 0, NULL, RADIO_TIMEOUT_TICKS) == pdTRUE)
 80035d8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80035dc:	2200      	movs	r2, #0
 80035de:	2100      	movs	r1, #0
 80035e0:	2000      	movs	r0, #0
 80035e2:	f005 ff3f 	bl	8009464 <xTaskNotifyWait>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d11f      	bne.n	800362c <vTaskRadio+0x6c>
		{
			/* Check kind of IRQ and take related actions (callbacks) */
			nRF24_Event();
 80035ec:	f7ff fdb4 	bl	8003158 <nRF24_Event>
			/* Take massage from TX Queue and send it via next ACK Payload */
			if(TxStatus == RADIO_OK && ConnectionStatus == RADIO_OK)
 80035f0:	4b11      	ldr	r3, [pc, #68]	; (8003638 <vTaskRadio+0x78>)
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1ef      	bne.n	80035d8 <vTaskRadio+0x18>
 80035f8:	4b10      	ldr	r3, [pc, #64]	; (800363c <vTaskRadio+0x7c>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d1eb      	bne.n	80035d8 <vTaskRadio+0x18>
			{
				if( xQueueReceive(QueueRadioTX, &FrameToSend, 0 ) == pdPASS )
 8003600:	4b0c      	ldr	r3, [pc, #48]	; (8003634 <vTaskRadio+0x74>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2200      	movs	r2, #0
 8003606:	490e      	ldr	r1, [pc, #56]	; (8003640 <vTaskRadio+0x80>)
 8003608:	4618      	mov	r0, r3
 800360a:	f004 fe3b 	bl	8008284 <xQueueReceive>
 800360e:	4603      	mov	r3, r0
 8003610:	2b01      	cmp	r3, #1
 8003612:	d1e1      	bne.n	80035d8 <vTaskRadio+0x18>
				{
					nRF24_WriteAckPayload(0, FrameToSend.data, FrameToSend.length);
 8003614:	4b0a      	ldr	r3, [pc, #40]	; (8003640 <vTaskRadio+0x80>)
 8003616:	f893 3020 	ldrb.w	r3, [r3, #32]
 800361a:	461a      	mov	r2, r3
 800361c:	4908      	ldr	r1, [pc, #32]	; (8003640 <vTaskRadio+0x80>)
 800361e:	2000      	movs	r0, #0
 8003620:	f7ff fe2a 	bl	8003278 <nRF24_WriteAckPayload>
					/* Radio busy to prevent overwriting ack payload with next frame untill TX Callback arrives */
					TxStatus = RADIO_BUSY;
 8003624:	4b04      	ldr	r3, [pc, #16]	; (8003638 <vTaskRadio+0x78>)
 8003626:	2202      	movs	r2, #2
 8003628:	701a      	strb	r2, [r3, #0]
 800362a:	e7d5      	b.n	80035d8 <vTaskRadio+0x18>
			}
		}
		else
		/* If any interrupt haven't came during RADIO_TIMEOUT_TICKS period, communication is lost */
		{
			ConnectionStatus = RADIO_ERROR;
 800362c:	4b03      	ldr	r3, [pc, #12]	; (800363c <vTaskRadio+0x7c>)
 800362e:	2201      	movs	r2, #1
 8003630:	701a      	strb	r2, [r3, #0]
		if(xTaskNotifyWait(0, 0, NULL, RADIO_TIMEOUT_TICKS) == pdTRUE)
 8003632:	e7d1      	b.n	80035d8 <vTaskRadio+0x18>
 8003634:	20000494 	.word	0x20000494
 8003638:	20000489 	.word	0x20000489
 800363c:	20000488 	.word	0x20000488
 8003640:	20000498 	.word	0x20000498

08003644 <Radio_TaskInit>:
// -- API Functions to use in main.c --
//

/* Init, to use before scheduler start */
void Radio_TaskInit(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af02      	add	r7, sp, #8
	/* Transceiver init */
	nRF24_Init(&hspi3);
 800364a:	480d      	ldr	r0, [pc, #52]	; (8003680 <Radio_TaskInit+0x3c>)
 800364c:	f7ff fdac 	bl	80031a8 <nRF24_Init>
	/* Set communication addresses */
	nRF24_SetRXAddress(0, (uint8_t*) "Bot");
 8003650:	490c      	ldr	r1, [pc, #48]	; (8003684 <Radio_TaskInit+0x40>)
 8003652:	2000      	movs	r0, #0
 8003654:	f7ff fc15 	bl	8002e82 <nRF24_SetRXAddress>
	nRF24_SetTXAddress( (uint8_t*) "Con");
 8003658:	480b      	ldr	r0, [pc, #44]	; (8003688 <Radio_TaskInit+0x44>)
 800365a:	f7ff fc4b 	bl	8002ef4 <nRF24_SetTXAddress>
	/* Enable RX mode */
	nRF24_RX_Mode();
 800365e:	f7ff fa4f 	bl	8002b00 <nRF24_RX_Mode>
	/* Task creation */
	xTaskCreate(vTaskRadio, "NRF24 Task", 512, NULL, 1, &xTaskRadioHandle);
 8003662:	4b0a      	ldr	r3, [pc, #40]	; (800368c <Radio_TaskInit+0x48>)
 8003664:	9301      	str	r3, [sp, #4]
 8003666:	2301      	movs	r3, #1
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	2300      	movs	r3, #0
 800366c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003670:	4907      	ldr	r1, [pc, #28]	; (8003690 <Radio_TaskInit+0x4c>)
 8003672:	4808      	ldr	r0, [pc, #32]	; (8003694 <Radio_TaskInit+0x50>)
 8003674:	f005 f8ae 	bl	80087d4 <xTaskCreate>
}
 8003678:	bf00      	nop
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	200004bc 	.word	0x200004bc
 8003684:	0800e734 	.word	0x0800e734
 8003688:	0800e738 	.word	0x0800e738
 800368c:	20000490 	.word	0x20000490
 8003690:	0800e73c 	.word	0x0800e73c
 8003694:	080035c1 	.word	0x080035c1

08003698 <Radio_HandlerIRQ>:

/* Interrupt handler to put in EXTI routine */
/* Whole interrupt mechanism should be more optimised for RTOS usage but now I want to just get it just work... */
void Radio_HandlerIRQ(void)	//TODO: Check priorities later
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08a      	sub	sp, #40	; 0x28
 800369c:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800369e:	2300      	movs	r3, #0
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
	/* Set Interrupt Flag to 1 */
	nRF24_IRQ_Handler();
 80036a2:	f7ff fd07 	bl	80030b4 <nRF24_IRQ_Handler>

	Radio_Frame_t TestFrame;
	TestFrame.data[0] = 0xFF;
 80036a6:	23ff      	movs	r3, #255	; 0xff
 80036a8:	703b      	strb	r3, [r7, #0]
	TestFrame.length = 1;
 80036aa:	2301      	movs	r3, #1
 80036ac:	f887 3020 	strb.w	r3, [r7, #32]

	xQueueSendToBackFromISR( QueueRadioTX, &TestFrame, NULL );
 80036b0:	4b0e      	ldr	r3, [pc, #56]	; (80036ec <Radio_HandlerIRQ+0x54>)
 80036b2:	6818      	ldr	r0, [r3, #0]
 80036b4:	4639      	mov	r1, r7
 80036b6:	2300      	movs	r3, #0
 80036b8:	2200      	movs	r2, #0
 80036ba:	f004 fd4b 	bl	8008154 <xQueueGenericSendFromISR>


	/* Notify the radio Task */
	vTaskNotifyGiveFromISR(xTaskRadioHandle, &xHigherPriorityTaskWoken);
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <Radio_HandlerIRQ+0x58>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80036c6:	4611      	mov	r1, r2
 80036c8:	4618      	mov	r0, r3
 80036ca:	f005 ff25 	bl	8009518 <vTaskNotifyGiveFromISR>
	/* yield if unblocked task (radio) has higher priority than current task */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80036ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d007      	beq.n	80036e4 <Radio_HandlerIRQ+0x4c>
 80036d4:	4b07      	ldr	r3, [pc, #28]	; (80036f4 <Radio_HandlerIRQ+0x5c>)
 80036d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036da:	601a      	str	r2, [r3, #0]
 80036dc:	f3bf 8f4f 	dsb	sy
 80036e0:	f3bf 8f6f 	isb	sy
}
 80036e4:	bf00      	nop
 80036e6:	3728      	adds	r7, #40	; 0x28
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	20000494 	.word	0x20000494
 80036f0:	20000490 	.word	0x20000490
 80036f4:	e000ed04 	.word	0xe000ed04

080036f8 <Radio_TxPutFrame>:
// -- API Functions for other tasks --
//

/* Function to put the frame into the queue, frame will be sent in ACK Payload after receiving next message from controller */
Radio_Status_t Radio_TxPutFrame(Radio_Frame_t* FrameToPut)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
	/* Return error if there is no connection */
	if(ConnectionStatus == RADIO_ERROR)
 8003700:	4b13      	ldr	r3, [pc, #76]	; (8003750 <Radio_TxPutFrame+0x58>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d101      	bne.n	800370c <Radio_TxPutFrame+0x14>
	{
		return RADIO_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e01d      	b.n	8003748 <Radio_TxPutFrame+0x50>
	}

	Radio_Status_t Status = RADIO_OK;
 800370c:	2300      	movs	r3, #0
 800370e:	73fb      	strb	r3, [r7, #15]

	/* Add end of command identifier to frame */
	FrameToPut->data[FrameToPut->length] = COMM_END;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003716:	461a      	mov	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2104      	movs	r1, #4
 800371c:	5499      	strb	r1, [r3, r2]
	FrameToPut->length++;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003724:	3301      	adds	r3, #1
 8003726:	b2da      	uxtb	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f883 2020 	strb.w	r2, [r3, #32]

	/* Put the frame into TX queue */
	if(xQueueSendToBack( QueueRadioTX, FrameToPut, (TickType_t)10 ) != pdTRUE )
 800372e:	4b09      	ldr	r3, [pc, #36]	; (8003754 <Radio_TxPutFrame+0x5c>)
 8003730:	6818      	ldr	r0, [r3, #0]
 8003732:	2300      	movs	r3, #0
 8003734:	220a      	movs	r2, #10
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	f004 fc0e 	bl	8007f58 <xQueueGenericSend>
 800373c:	4603      	mov	r3, r0
 800373e:	2b01      	cmp	r3, #1
 8003740:	d001      	beq.n	8003746 <Radio_TxPutFrame+0x4e>
	{
		/* If put to queue failed */
		Status = RADIO_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	73fb      	strb	r3, [r7, #15]
	}

	return Status;
 8003746:	7bfb      	ldrb	r3, [r7, #15]
}
 8003748:	4618      	mov	r0, r3
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	20000488 	.word	0x20000488
 8003754:	20000494 	.word	0x20000494

08003758 <nRF24_EventTxCallback>:
//
// -- NRF24 Event Callbacks --
//

void nRF24_EventTxCallback(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
	/* Unlock sending next TX ACK Payload */
	TxStatus = RADIO_OK;
 800375c:	4b04      	ldr	r3, [pc, #16]	; (8003770 <nRF24_EventTxCallback+0x18>)
 800375e:	2200      	movs	r2, #0
 8003760:	701a      	strb	r2, [r3, #0]
	/* Radio OK - connection is live */
	ConnectionStatus = RADIO_OK;
 8003762:	4b04      	ldr	r3, [pc, #16]	; (8003774 <nRF24_EventTxCallback+0x1c>)
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]
}
 8003768:	bf00      	nop
 800376a:	46bd      	mov	sp, r7
 800376c:	bc80      	pop	{r7}
 800376e:	4770      	bx	lr
 8003770:	20000489 	.word	0x20000489
 8003774:	20000488 	.word	0x20000488

08003778 <nRF24_EventRxCallback>:


void nRF24_EventRxCallback(void)					// Received Packet or received ACK Payload
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08a      	sub	sp, #40	; 0x28
 800377c:	af00      	add	r7, sp, #0
	/* Parser command type for receiving data */
	Parser_Command_t ReceivedCmd;
	/* Read data */
	nRF24_ReadRXPaylaod(ReceivedCmd.data, &ReceivedCmd.length);
 800377e:	1d3b      	adds	r3, r7, #4
 8003780:	f103 0220 	add.w	r2, r3, #32
 8003784:	1d3b      	adds	r3, r7, #4
 8003786:	4611      	mov	r1, r2
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff fc7c 	bl	8003086 <nRF24_ReadRXPaylaod>
	/* If new RX is available, that means the connection is OK */
	ConnectionStatus = RADIO_OK;
 800378e:	4b0c      	ldr	r3, [pc, #48]	; (80037c0 <nRF24_EventRxCallback+0x48>)
 8003790:	2200      	movs	r2, #0
 8003792:	701a      	strb	r2, [r3, #0]
	/* Save tick for connection lost timeot */
	ConnectionTimeoutCounter = xTaskGetTickCount();
 8003794:	f005 faa0 	bl	8008cd8 <xTaskGetTickCount>
 8003798:	4603      	mov	r3, r0
 800379a:	4a0a      	ldr	r2, [pc, #40]	; (80037c4 <nRF24_EventRxCallback+0x4c>)
 800379c:	6013      	str	r3, [r2, #0]

	/* Note: ACK Payload !propably! is cleared from nRF buffer after send, so there is no need to prevent
	 *  sending the same frame in ACK payload again and again when no new frame was written to send */

	/* Ingore if it is connection hold (it's only important for controller side */
	if(CONNECTION_HOLD == ReceivedCmd.data[0]) return;
 800379e:	793b      	ldrb	r3, [r7, #4]
 80037a0:	2b05      	cmp	r3, #5
 80037a2:	d008      	beq.n	80037b6 <nRF24_EventRxCallback+0x3e>

	/* Write received frame to parser queue */
	if( Parser_WriteCommand(&ReceivedCmd, RADIO_SOURCE) == PARSER_ERROR )
 80037a4:	1d3b      	adds	r3, r7, #4
 80037a6:	2100      	movs	r1, #0
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff feeb 	bl	8003584 <Parser_WriteCommand>
	{
		//TODO: FAILED TO PUT COMMAND INTO PARSER QUEUE
	}

	RxStatus = RADIO_NEW_RX;
 80037ae:	4b06      	ldr	r3, [pc, #24]	; (80037c8 <nRF24_EventRxCallback+0x50>)
 80037b0:	2203      	movs	r2, #3
 80037b2:	701a      	strb	r2, [r3, #0]
 80037b4:	e000      	b.n	80037b8 <nRF24_EventRxCallback+0x40>
	if(CONNECTION_HOLD == ReceivedCmd.data[0]) return;
 80037b6:	bf00      	nop
}
 80037b8:	3728      	adds	r7, #40	; 0x28
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	20000488 	.word	0x20000488
 80037c4:	2000048c 	.word	0x2000048c
 80037c8:	2000048a 	.word	0x2000048a

080037cc <nRF24_EventMrCallback>:

/* This callback means connection lost */
void nRF24_EventMrCallback(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
	ConnectionStatus = RADIO_ERROR;
 80037d0:	4b03      	ldr	r3, [pc, #12]	; (80037e0 <nRF24_EventMrCallback+0x14>)
 80037d2:	2201      	movs	r2, #1
 80037d4:	701a      	strb	r2, [r3, #0]
	//TODO: Check if this has any sense on robot
}
 80037d6:	bf00      	nop
 80037d8:	46bd      	mov	sp, r7
 80037da:	bc80      	pop	{r7}
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	20000488 	.word	0x20000488

080037e4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80037e8:	4b17      	ldr	r3, [pc, #92]	; (8003848 <MX_SPI3_Init+0x64>)
 80037ea:	4a18      	ldr	r2, [pc, #96]	; (800384c <MX_SPI3_Init+0x68>)
 80037ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80037ee:	4b16      	ldr	r3, [pc, #88]	; (8003848 <MX_SPI3_Init+0x64>)
 80037f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80037f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80037f6:	4b14      	ldr	r3, [pc, #80]	; (8003848 <MX_SPI3_Init+0x64>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80037fc:	4b12      	ldr	r3, [pc, #72]	; (8003848 <MX_SPI3_Init+0x64>)
 80037fe:	2200      	movs	r2, #0
 8003800:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003802:	4b11      	ldr	r3, [pc, #68]	; (8003848 <MX_SPI3_Init+0x64>)
 8003804:	2200      	movs	r2, #0
 8003806:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003808:	4b0f      	ldr	r3, [pc, #60]	; (8003848 <MX_SPI3_Init+0x64>)
 800380a:	2200      	movs	r2, #0
 800380c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800380e:	4b0e      	ldr	r3, [pc, #56]	; (8003848 <MX_SPI3_Init+0x64>)
 8003810:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003814:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003816:	4b0c      	ldr	r3, [pc, #48]	; (8003848 <MX_SPI3_Init+0x64>)
 8003818:	2218      	movs	r2, #24
 800381a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800381c:	4b0a      	ldr	r3, [pc, #40]	; (8003848 <MX_SPI3_Init+0x64>)
 800381e:	2200      	movs	r2, #0
 8003820:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003822:	4b09      	ldr	r3, [pc, #36]	; (8003848 <MX_SPI3_Init+0x64>)
 8003824:	2200      	movs	r2, #0
 8003826:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003828:	4b07      	ldr	r3, [pc, #28]	; (8003848 <MX_SPI3_Init+0x64>)
 800382a:	2200      	movs	r2, #0
 800382c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800382e:	4b06      	ldr	r3, [pc, #24]	; (8003848 <MX_SPI3_Init+0x64>)
 8003830:	220a      	movs	r2, #10
 8003832:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003834:	4804      	ldr	r0, [pc, #16]	; (8003848 <MX_SPI3_Init+0x64>)
 8003836:	f002 f95d 	bl	8005af4 <HAL_SPI_Init>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003840:	f7fe fd18 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003844:	bf00      	nop
 8003846:	bd80      	pop	{r7, pc}
 8003848:	200004bc 	.word	0x200004bc
 800384c:	40003c00 	.word	0x40003c00

08003850 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08a      	sub	sp, #40	; 0x28
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003858:	f107 0314 	add.w	r3, r7, #20
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI3)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a23      	ldr	r2, [pc, #140]	; (80038f8 <HAL_SPI_MspInit+0xa8>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d13f      	bne.n	80038f0 <HAL_SPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003870:	4b22      	ldr	r3, [pc, #136]	; (80038fc <HAL_SPI_MspInit+0xac>)
 8003872:	69db      	ldr	r3, [r3, #28]
 8003874:	4a21      	ldr	r2, [pc, #132]	; (80038fc <HAL_SPI_MspInit+0xac>)
 8003876:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800387a:	61d3      	str	r3, [r2, #28]
 800387c:	4b1f      	ldr	r3, [pc, #124]	; (80038fc <HAL_SPI_MspInit+0xac>)
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003884:	613b      	str	r3, [r7, #16]
 8003886:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003888:	4b1c      	ldr	r3, [pc, #112]	; (80038fc <HAL_SPI_MspInit+0xac>)
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	4a1b      	ldr	r2, [pc, #108]	; (80038fc <HAL_SPI_MspInit+0xac>)
 800388e:	f043 0310 	orr.w	r3, r3, #16
 8003892:	6193      	str	r3, [r2, #24]
 8003894:	4b19      	ldr	r3, [pc, #100]	; (80038fc <HAL_SPI_MspInit+0xac>)
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	f003 0310 	and.w	r3, r3, #16
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = NRF24_SCK_Pin|NRF24_MOSI_Pin;
 80038a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80038a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a6:	2302      	movs	r3, #2
 80038a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038aa:	2303      	movs	r3, #3
 80038ac:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038ae:	f107 0314 	add.w	r3, r7, #20
 80038b2:	4619      	mov	r1, r3
 80038b4:	4812      	ldr	r0, [pc, #72]	; (8003900 <HAL_SPI_MspInit+0xb0>)
 80038b6:	f001 f895 	bl	80049e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF24_MISO_Pin;
 80038ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038c0:	2300      	movs	r3, #0
 80038c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c4:	2300      	movs	r3, #0
 80038c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(NRF24_MISO_GPIO_Port, &GPIO_InitStruct);
 80038c8:	f107 0314 	add.w	r3, r7, #20
 80038cc:	4619      	mov	r1, r3
 80038ce:	480c      	ldr	r0, [pc, #48]	; (8003900 <HAL_SPI_MspInit+0xb0>)
 80038d0:	f001 f888 	bl	80049e4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI3_ENABLE();
 80038d4:	4b0b      	ldr	r3, [pc, #44]	; (8003904 <HAL_SPI_MspInit+0xb4>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	627b      	str	r3, [r7, #36]	; 0x24
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80038e0:	627b      	str	r3, [r7, #36]	; 0x24
 80038e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24
 80038ea:	4a06      	ldr	r2, [pc, #24]	; (8003904 <HAL_SPI_MspInit+0xb4>)
 80038ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ee:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80038f0:	bf00      	nop
 80038f2:	3728      	adds	r7, #40	; 0x28
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40003c00 	.word	0x40003c00
 80038fc:	40021000 	.word	0x40021000
 8003900:	40011000 	.word	0x40011000
 8003904:	40010000 	.word	0x40010000

08003908 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800390e:	4b18      	ldr	r3, [pc, #96]	; (8003970 <HAL_MspInit+0x68>)
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	4a17      	ldr	r2, [pc, #92]	; (8003970 <HAL_MspInit+0x68>)
 8003914:	f043 0301 	orr.w	r3, r3, #1
 8003918:	6193      	str	r3, [r2, #24]
 800391a:	4b15      	ldr	r3, [pc, #84]	; (8003970 <HAL_MspInit+0x68>)
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	60bb      	str	r3, [r7, #8]
 8003924:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003926:	4b12      	ldr	r3, [pc, #72]	; (8003970 <HAL_MspInit+0x68>)
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	4a11      	ldr	r2, [pc, #68]	; (8003970 <HAL_MspInit+0x68>)
 800392c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003930:	61d3      	str	r3, [r2, #28]
 8003932:	4b0f      	ldr	r3, [pc, #60]	; (8003970 <HAL_MspInit+0x68>)
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800393a:	607b      	str	r3, [r7, #4]
 800393c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800393e:	2200      	movs	r2, #0
 8003940:	210f      	movs	r1, #15
 8003942:	f06f 0001 	mvn.w	r0, #1
 8003946:	f001 f822 	bl	800498e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800394a:	4b0a      	ldr	r3, [pc, #40]	; (8003974 <HAL_MspInit+0x6c>)
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800395e:	60fb      	str	r3, [r7, #12]
 8003960:	4a04      	ldr	r2, [pc, #16]	; (8003974 <HAL_MspInit+0x6c>)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003966:	bf00      	nop
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	40010000 	.word	0x40010000

08003978 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08e      	sub	sp, #56	; 0x38
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003980:	2300      	movs	r3, #0
 8003982:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800398e:	4b34      	ldr	r3, [pc, #208]	; (8003a60 <HAL_InitTick+0xe8>)
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	4a33      	ldr	r2, [pc, #204]	; (8003a60 <HAL_InitTick+0xe8>)
 8003994:	f043 0310 	orr.w	r3, r3, #16
 8003998:	61d3      	str	r3, [r2, #28]
 800399a:	4b31      	ldr	r3, [pc, #196]	; (8003a60 <HAL_InitTick+0xe8>)
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f003 0310 	and.w	r3, r3, #16
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80039a6:	f107 0210 	add.w	r2, r7, #16
 80039aa:	f107 0314 	add.w	r3, r7, #20
 80039ae:	4611      	mov	r1, r2
 80039b0:	4618      	mov	r0, r3
 80039b2:	f002 f851 	bl	8005a58 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80039b6:	6a3b      	ldr	r3, [r7, #32]
 80039b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80039ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d103      	bne.n	80039c8 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80039c0:	f002 f822 	bl	8005a08 <HAL_RCC_GetPCLK1Freq>
 80039c4:	6378      	str	r0, [r7, #52]	; 0x34
 80039c6:	e004      	b.n	80039d2 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80039c8:	f002 f81e 	bl	8005a08 <HAL_RCC_GetPCLK1Freq>
 80039cc:	4603      	mov	r3, r0
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80039d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039d4:	4a23      	ldr	r2, [pc, #140]	; (8003a64 <HAL_InitTick+0xec>)
 80039d6:	fba2 2303 	umull	r2, r3, r2, r3
 80039da:	0c9b      	lsrs	r3, r3, #18
 80039dc:	3b01      	subs	r3, #1
 80039de:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80039e0:	4b21      	ldr	r3, [pc, #132]	; (8003a68 <HAL_InitTick+0xf0>)
 80039e2:	4a22      	ldr	r2, [pc, #136]	; (8003a6c <HAL_InitTick+0xf4>)
 80039e4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80039e6:	4b20      	ldr	r3, [pc, #128]	; (8003a68 <HAL_InitTick+0xf0>)
 80039e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80039ec:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80039ee:	4a1e      	ldr	r2, [pc, #120]	; (8003a68 <HAL_InitTick+0xf0>)
 80039f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80039f4:	4b1c      	ldr	r3, [pc, #112]	; (8003a68 <HAL_InitTick+0xf0>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039fa:	4b1b      	ldr	r3, [pc, #108]	; (8003a68 <HAL_InitTick+0xf0>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a00:	4b19      	ldr	r3, [pc, #100]	; (8003a68 <HAL_InitTick+0xf0>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003a06:	4818      	ldr	r0, [pc, #96]	; (8003a68 <HAL_InitTick+0xf0>)
 8003a08:	f002 fdfc 	bl	8006604 <HAL_TIM_Base_Init>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003a12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d11b      	bne.n	8003a52 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003a1a:	4813      	ldr	r0, [pc, #76]	; (8003a68 <HAL_InitTick+0xf0>)
 8003a1c:	f002 fe42 	bl	80066a4 <HAL_TIM_Base_Start_IT>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003a26:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d111      	bne.n	8003a52 <HAL_InitTick+0xda>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003a2e:	2036      	movs	r0, #54	; 0x36
 8003a30:	f000 ffc9 	bl	80049c6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b0f      	cmp	r3, #15
 8003a38:	d808      	bhi.n	8003a4c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	2036      	movs	r0, #54	; 0x36
 8003a40:	f000 ffa5 	bl	800498e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a44:	4a0a      	ldr	r2, [pc, #40]	; (8003a70 <HAL_InitTick+0xf8>)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6013      	str	r3, [r2, #0]
 8003a4a:	e002      	b.n	8003a52 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003a52:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3738      	adds	r7, #56	; 0x38
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40021000 	.word	0x40021000
 8003a64:	431bde83 	.word	0x431bde83
 8003a68:	20000514 	.word	0x20000514
 8003a6c:	40001000 	.word	0x40001000
 8003a70:	200000ac 	.word	0x200000ac

08003a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a78:	e7fe      	b.n	8003a78 <NMI_Handler+0x4>

08003a7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a7e:	e7fe      	b.n	8003a7e <HardFault_Handler+0x4>

08003a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a84:	e7fe      	b.n	8003a84 <MemManage_Handler+0x4>

08003a86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a86:	b480      	push	{r7}
 8003a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a8a:	e7fe      	b.n	8003a8a <BusFault_Handler+0x4>

08003a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a90:	e7fe      	b.n	8003a90 <UsageFault_Handler+0x4>

08003a92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a92:	b480      	push	{r7}
 8003a94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a96:	bf00      	nop
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bc80      	pop	{r7}
 8003a9c:	4770      	bx	lr

08003a9e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 8003aa2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003aa6:	f001 f953 	bl	8004d50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003aaa:	bf00      	nop
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003ab4:	4802      	ldr	r0, [pc, #8]	; (8003ac0 <TIM6_IRQHandler+0x10>)
 8003ab6:	f003 f881 	bl	8006bbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	20000514 	.word	0x20000514

08003ac4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003ac8:	4802      	ldr	r0, [pc, #8]	; (8003ad4 <TIM7_IRQHandler+0x10>)
 8003aca:	f003 f877 	bl	8006bbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	20000638 	.word	0x20000638

08003ad8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
  return 1;
 8003adc:	2301      	movs	r3, #1
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bc80      	pop	{r7}
 8003ae4:	4770      	bx	lr

08003ae6 <_kill>:

int _kill(int pid, int sig)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b082      	sub	sp, #8
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
 8003aee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003af0:	f008 f8e2 	bl	800bcb8 <__errno>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2216      	movs	r2, #22
 8003af8:	601a      	str	r2, [r3, #0]
  return -1;
 8003afa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <_exit>:

void _exit (int status)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b082      	sub	sp, #8
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b0e:	f04f 31ff 	mov.w	r1, #4294967295
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7ff ffe7 	bl	8003ae6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b18:	e7fe      	b.n	8003b18 <_exit+0x12>

08003b1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b086      	sub	sp, #24
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	60f8      	str	r0, [r7, #12]
 8003b22:	60b9      	str	r1, [r7, #8]
 8003b24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	e00a      	b.n	8003b42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b2c:	f3af 8000 	nop.w
 8003b30:	4601      	mov	r1, r0
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	1c5a      	adds	r2, r3, #1
 8003b36:	60ba      	str	r2, [r7, #8]
 8003b38:	b2ca      	uxtb	r2, r1
 8003b3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	dbf0      	blt.n	8003b2c <_read+0x12>
  }

  return len;
 8003b4a:	687b      	ldr	r3, [r7, #4]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3718      	adds	r7, #24
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b60:	2300      	movs	r3, #0
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	e009      	b.n	8003b7a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	60ba      	str	r2, [r7, #8]
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fe fb48 	bl	8002204 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	3301      	adds	r3, #1
 8003b78:	617b      	str	r3, [r7, #20]
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	dbf1      	blt.n	8003b66 <_write+0x12>
  }
  return len;
 8003b82:	687b      	ldr	r3, [r7, #4]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3718      	adds	r7, #24
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <_close>:

int _close(int file)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bc80      	pop	{r7}
 8003ba0:	4770      	bx	lr

08003ba2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b083      	sub	sp, #12
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
 8003baa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003bb2:	605a      	str	r2, [r3, #4]
  return 0;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bc80      	pop	{r7}
 8003bbe:	4770      	bx	lr

08003bc0 <_isatty>:

int _isatty(int file)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003bc8:	2301      	movs	r3, #1
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bc80      	pop	{r7}
 8003bd2:	4770      	bx	lr

08003bd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3714      	adds	r7, #20
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bc80      	pop	{r7}
 8003bea:	4770      	bx	lr

08003bec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bf4:	4a14      	ldr	r2, [pc, #80]	; (8003c48 <_sbrk+0x5c>)
 8003bf6:	4b15      	ldr	r3, [pc, #84]	; (8003c4c <_sbrk+0x60>)
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c00:	4b13      	ldr	r3, [pc, #76]	; (8003c50 <_sbrk+0x64>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d102      	bne.n	8003c0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c08:	4b11      	ldr	r3, [pc, #68]	; (8003c50 <_sbrk+0x64>)
 8003c0a:	4a12      	ldr	r2, [pc, #72]	; (8003c54 <_sbrk+0x68>)
 8003c0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c0e:	4b10      	ldr	r3, [pc, #64]	; (8003c50 <_sbrk+0x64>)
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4413      	add	r3, r2
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d207      	bcs.n	8003c2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c1c:	f008 f84c 	bl	800bcb8 <__errno>
 8003c20:	4603      	mov	r3, r0
 8003c22:	220c      	movs	r2, #12
 8003c24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c26:	f04f 33ff 	mov.w	r3, #4294967295
 8003c2a:	e009      	b.n	8003c40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c2c:	4b08      	ldr	r3, [pc, #32]	; (8003c50 <_sbrk+0x64>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c32:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <_sbrk+0x64>)
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4413      	add	r3, r2
 8003c3a:	4a05      	ldr	r2, [pc, #20]	; (8003c50 <_sbrk+0x64>)
 8003c3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3718      	adds	r7, #24
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	20010000 	.word	0x20010000
 8003c4c:	00001000 	.word	0x00001000
 8003c50:	2000055c 	.word	0x2000055c
 8003c54:	20002568 	.word	0x20002568

08003c58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c5c:	bf00      	nop
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr

08003c64 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b08c      	sub	sp, #48	; 0x30
 8003c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003c6a:	f107 030c 	add.w	r3, r7, #12
 8003c6e:	2224      	movs	r2, #36	; 0x24
 8003c70:	2100      	movs	r1, #0
 8003c72:	4618      	mov	r0, r3
 8003c74:	f007 ffbb 	bl	800bbee <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c78:	1d3b      	adds	r3, r7, #4
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003c80:	4b22      	ldr	r3, [pc, #136]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003c82:	4a23      	ldr	r2, [pc, #140]	; (8003d10 <MX_TIM1_Init+0xac>)
 8003c84:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003c86:	4b21      	ldr	r3, [pc, #132]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c8c:	4b1f      	ldr	r3, [pc, #124]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003c92:	4b1e      	ldr	r3, [pc, #120]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003c94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c98:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c9a:	4b1c      	ldr	r3, [pc, #112]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003ca0:	4b1a      	ldr	r3, [pc, #104]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ca6:	4b19      	ldr	r3, [pc, #100]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003cac:	2303      	movs	r3, #3
 8003cae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8003cd0:	f107 030c 	add.w	r3, r7, #12
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	480d      	ldr	r0, [pc, #52]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003cd8:	f002 fe40 	bl	800695c <HAL_TIM_Encoder_Init>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8003ce2:	f7fe fac7 	bl	8002274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cea:	2300      	movs	r3, #0
 8003cec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003cee:	1d3b      	adds	r3, r7, #4
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	4806      	ldr	r0, [pc, #24]	; (8003d0c <MX_TIM1_Init+0xa8>)
 8003cf4:	f003 fcc6 	bl	8007684 <HAL_TIMEx_MasterConfigSynchronization>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d001      	beq.n	8003d02 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8003cfe:	f7fe fab9 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003d02:	bf00      	nop
 8003d04:	3730      	adds	r7, #48	; 0x30
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	20000560 	.word	0x20000560
 8003d10:	40012c00 	.word	0x40012c00

08003d14 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b08e      	sub	sp, #56	; 0x38
 8003d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d1e:	2200      	movs	r2, #0
 8003d20:	601a      	str	r2, [r3, #0]
 8003d22:	605a      	str	r2, [r3, #4]
 8003d24:	609a      	str	r2, [r3, #8]
 8003d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d28:	f107 0320 	add.w	r3, r7, #32
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d32:	1d3b      	adds	r3, r7, #4
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]
 8003d38:	605a      	str	r2, [r3, #4]
 8003d3a:	609a      	str	r2, [r3, #8]
 8003d3c:	60da      	str	r2, [r3, #12]
 8003d3e:	611a      	str	r2, [r3, #16]
 8003d40:	615a      	str	r2, [r3, #20]
 8003d42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003d44:	4b3c      	ldr	r3, [pc, #240]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d46:	4a3d      	ldr	r2, [pc, #244]	; (8003e3c <MX_TIM3_Init+0x128>)
 8003d48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8003d4a:	4b3b      	ldr	r3, [pc, #236]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d50:	4b39      	ldr	r3, [pc, #228]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8003d56:	4b38      	ldr	r3, [pc, #224]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d58:	22ff      	movs	r2, #255	; 0xff
 8003d5a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d5c:	4b36      	ldr	r3, [pc, #216]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d62:	4b35      	ldr	r3, [pc, #212]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003d68:	4833      	ldr	r0, [pc, #204]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d6a:	f002 fc4b 	bl	8006604 <HAL_TIM_Base_Init>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8003d74:	f7fe fa7e 	bl	8002274 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d7c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003d7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d82:	4619      	mov	r1, r3
 8003d84:	482c      	ldr	r0, [pc, #176]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d86:	f003 f8e3 	bl	8006f50 <HAL_TIM_ConfigClockSource>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d001      	beq.n	8003d94 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8003d90:	f7fe fa70 	bl	8002274 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003d94:	4828      	ldr	r0, [pc, #160]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003d96:	f002 fcdf 	bl	8006758 <HAL_TIM_PWM_Init>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8003da0:	f7fe fa68 	bl	8002274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003da4:	2300      	movs	r3, #0
 8003da6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003da8:	2300      	movs	r3, #0
 8003daa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003dac:	f107 0320 	add.w	r3, r7, #32
 8003db0:	4619      	mov	r1, r3
 8003db2:	4821      	ldr	r0, [pc, #132]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003db4:	f003 fc66 	bl	8007684 <HAL_TIMEx_MasterConfigSynchronization>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d001      	beq.n	8003dc2 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8003dbe:	f7fe fa59 	bl	8002274 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003dc2:	2360      	movs	r3, #96	; 0x60
 8003dc4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003dce:	2304      	movs	r3, #4
 8003dd0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003dd2:	1d3b      	adds	r3, r7, #4
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	4817      	ldr	r0, [pc, #92]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003dda:	f002 fff7 	bl	8006dcc <HAL_TIM_PWM_ConfigChannel>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8003de4:	f7fe fa46 	bl	8002274 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003de8:	1d3b      	adds	r3, r7, #4
 8003dea:	2204      	movs	r2, #4
 8003dec:	4619      	mov	r1, r3
 8003dee:	4812      	ldr	r0, [pc, #72]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003df0:	f002 ffec 	bl	8006dcc <HAL_TIM_PWM_ConfigChannel>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8003dfa:	f7fe fa3b 	bl	8002274 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003dfe:	1d3b      	adds	r3, r7, #4
 8003e00:	2208      	movs	r2, #8
 8003e02:	4619      	mov	r1, r3
 8003e04:	480c      	ldr	r0, [pc, #48]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003e06:	f002 ffe1 	bl	8006dcc <HAL_TIM_PWM_ConfigChannel>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 8003e10:	f7fe fa30 	bl	8002274 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003e14:	1d3b      	adds	r3, r7, #4
 8003e16:	220c      	movs	r2, #12
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4807      	ldr	r0, [pc, #28]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003e1c:	f002 ffd6 	bl	8006dcc <HAL_TIM_PWM_ConfigChannel>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 8003e26:	f7fe fa25 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003e2a:	4803      	ldr	r0, [pc, #12]	; (8003e38 <MX_TIM3_Init+0x124>)
 8003e2c:	f000 f93a 	bl	80040a4 <HAL_TIM_MspPostInit>

}
 8003e30:	bf00      	nop
 8003e32:	3738      	adds	r7, #56	; 0x38
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	200005a8 	.word	0x200005a8
 8003e3c:	40000400 	.word	0x40000400

08003e40 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b08c      	sub	sp, #48	; 0x30
 8003e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003e46:	f107 030c 	add.w	r3, r7, #12
 8003e4a:	2224      	movs	r2, #36	; 0x24
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f007 fecd 	bl	800bbee <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e54:	1d3b      	adds	r3, r7, #4
 8003e56:	2200      	movs	r2, #0
 8003e58:	601a      	str	r2, [r3, #0]
 8003e5a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003e5c:	4b20      	ldr	r3, [pc, #128]	; (8003ee0 <MX_TIM4_Init+0xa0>)
 8003e5e:	4a21      	ldr	r2, [pc, #132]	; (8003ee4 <MX_TIM4_Init+0xa4>)
 8003e60:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003e62:	4b1f      	ldr	r3, [pc, #124]	; (8003ee0 <MX_TIM4_Init+0xa0>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e68:	4b1d      	ldr	r3, [pc, #116]	; (8003ee0 <MX_TIM4_Init+0xa0>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003e6e:	4b1c      	ldr	r3, [pc, #112]	; (8003ee0 <MX_TIM4_Init+0xa0>)
 8003e70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e74:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e76:	4b1a      	ldr	r3, [pc, #104]	; (8003ee0 <MX_TIM4_Init+0xa0>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e7c:	4b18      	ldr	r3, [pc, #96]	; (8003ee0 <MX_TIM4_Init+0xa0>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003e82:	2303      	movs	r3, #3
 8003e84:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003e86:	2302      	movs	r3, #2
 8003e88:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003e92:	2300      	movs	r3, #0
 8003e94:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003e96:	2302      	movs	r3, #2
 8003e98:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003ea6:	f107 030c 	add.w	r3, r7, #12
 8003eaa:	4619      	mov	r1, r3
 8003eac:	480c      	ldr	r0, [pc, #48]	; (8003ee0 <MX_TIM4_Init+0xa0>)
 8003eae:	f002 fd55 	bl	800695c <HAL_TIM_Encoder_Init>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003eb8:	f7fe f9dc 	bl	8002274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003ec4:	1d3b      	adds	r3, r7, #4
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4805      	ldr	r0, [pc, #20]	; (8003ee0 <MX_TIM4_Init+0xa0>)
 8003eca:	f003 fbdb 	bl	8007684 <HAL_TIMEx_MasterConfigSynchronization>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d001      	beq.n	8003ed8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8003ed4:	f7fe f9ce 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003ed8:	bf00      	nop
 8003eda:	3730      	adds	r7, #48	; 0x30
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	200005f0 	.word	0x200005f0
 8003ee4:	40000800 	.word	0x40000800

08003ee8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003eee:	463b      	mov	r3, r7
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	601a      	str	r2, [r3, #0]
 8003ef4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003ef6:	4b15      	ldr	r3, [pc, #84]	; (8003f4c <MX_TIM7_Init+0x64>)
 8003ef8:	4a15      	ldr	r2, [pc, #84]	; (8003f50 <MX_TIM7_Init+0x68>)
 8003efa:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 8003efc:	4b13      	ldr	r3, [pc, #76]	; (8003f4c <MX_TIM7_Init+0x64>)
 8003efe:	2247      	movs	r2, #71	; 0x47
 8003f00:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f02:	4b12      	ldr	r3, [pc, #72]	; (8003f4c <MX_TIM7_Init+0x64>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8003f08:	4b10      	ldr	r3, [pc, #64]	; (8003f4c <MX_TIM7_Init+0x64>)
 8003f0a:	f242 720f 	movw	r2, #9999	; 0x270f
 8003f0e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f10:	4b0e      	ldr	r3, [pc, #56]	; (8003f4c <MX_TIM7_Init+0x64>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003f16:	480d      	ldr	r0, [pc, #52]	; (8003f4c <MX_TIM7_Init+0x64>)
 8003f18:	f002 fb74 	bl	8006604 <HAL_TIM_Base_Init>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d001      	beq.n	8003f26 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8003f22:	f7fe f9a7 	bl	8002274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f26:	2300      	movs	r3, #0
 8003f28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003f2e:	463b      	mov	r3, r7
 8003f30:	4619      	mov	r1, r3
 8003f32:	4806      	ldr	r0, [pc, #24]	; (8003f4c <MX_TIM7_Init+0x64>)
 8003f34:	f003 fba6 	bl	8007684 <HAL_TIMEx_MasterConfigSynchronization>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8003f3e:	f7fe f999 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	20000638 	.word	0x20000638
 8003f50:	40001400 	.word	0x40001400

08003f54 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b08a      	sub	sp, #40	; 0x28
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f5c:	f107 0318 	add.w	r3, r7, #24
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	605a      	str	r2, [r3, #4]
 8003f66:	609a      	str	r2, [r3, #8]
 8003f68:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM1)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a2b      	ldr	r2, [pc, #172]	; (800401c <HAL_TIM_Encoder_MspInit+0xc8>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d125      	bne.n	8003fc0 <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003f74:	4b2a      	ldr	r3, [pc, #168]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	4a29      	ldr	r2, [pc, #164]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003f7a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003f7e:	6193      	str	r3, [r2, #24]
 8003f80:	4b27      	ldr	r3, [pc, #156]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003f82:	699b      	ldr	r3, [r3, #24]
 8003f84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f88:	617b      	str	r3, [r7, #20]
 8003f8a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f8c:	4b24      	ldr	r3, [pc, #144]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	4a23      	ldr	r2, [pc, #140]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003f92:	f043 0304 	orr.w	r3, r3, #4
 8003f96:	6193      	str	r3, [r2, #24]
 8003f98:	4b21      	ldr	r3, [pc, #132]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	613b      	str	r3, [r7, #16]
 8003fa2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_1_Pin|ENC_A_2_Pin;
 8003fa4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003faa:	2300      	movs	r3, #0
 8003fac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb2:	f107 0318 	add.w	r3, r7, #24
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	481a      	ldr	r0, [pc, #104]	; (8004024 <HAL_TIM_Encoder_MspInit+0xd0>)
 8003fba:	f000 fd13 	bl	80049e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003fbe:	e028      	b.n	8004012 <HAL_TIM_Encoder_MspInit+0xbe>
  else if(tim_encoderHandle->Instance==TIM4)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a18      	ldr	r2, [pc, #96]	; (8004028 <HAL_TIM_Encoder_MspInit+0xd4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d123      	bne.n	8004012 <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003fca:	4b15      	ldr	r3, [pc, #84]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003fcc:	69db      	ldr	r3, [r3, #28]
 8003fce:	4a14      	ldr	r2, [pc, #80]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003fd0:	f043 0304 	orr.w	r3, r3, #4
 8003fd4:	61d3      	str	r3, [r2, #28]
 8003fd6:	4b12      	ldr	r3, [pc, #72]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	f003 0304 	and.w	r3, r3, #4
 8003fde:	60fb      	str	r3, [r7, #12]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fe2:	4b0f      	ldr	r3, [pc, #60]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	4a0e      	ldr	r2, [pc, #56]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003fe8:	f043 0308 	orr.w	r3, r3, #8
 8003fec:	6193      	str	r3, [r2, #24]
 8003fee:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <HAL_TIM_Encoder_MspInit+0xcc>)
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_B_1_Pin|ENC_B_2_Pin;
 8003ffa:	23c0      	movs	r3, #192	; 0xc0
 8003ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ffe:	2300      	movs	r3, #0
 8004000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004002:	2300      	movs	r3, #0
 8004004:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004006:	f107 0318 	add.w	r3, r7, #24
 800400a:	4619      	mov	r1, r3
 800400c:	4807      	ldr	r0, [pc, #28]	; (800402c <HAL_TIM_Encoder_MspInit+0xd8>)
 800400e:	f000 fce9 	bl	80049e4 <HAL_GPIO_Init>
}
 8004012:	bf00      	nop
 8004014:	3728      	adds	r7, #40	; 0x28
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40012c00 	.word	0x40012c00
 8004020:	40021000 	.word	0x40021000
 8004024:	40010800 	.word	0x40010800
 8004028:	40000800 	.word	0x40000800
 800402c:	40010c00 	.word	0x40010c00

08004030 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a16      	ldr	r2, [pc, #88]	; (8004098 <HAL_TIM_Base_MspInit+0x68>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d10c      	bne.n	800405c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004042:	4b16      	ldr	r3, [pc, #88]	; (800409c <HAL_TIM_Base_MspInit+0x6c>)
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	4a15      	ldr	r2, [pc, #84]	; (800409c <HAL_TIM_Base_MspInit+0x6c>)
 8004048:	f043 0302 	orr.w	r3, r3, #2
 800404c:	61d3      	str	r3, [r2, #28]
 800404e:	4b13      	ldr	r3, [pc, #76]	; (800409c <HAL_TIM_Base_MspInit+0x6c>)
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	60fb      	str	r3, [r7, #12]
 8004058:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800405a:	e018      	b.n	800408e <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM7)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a0f      	ldr	r2, [pc, #60]	; (80040a0 <HAL_TIM_Base_MspInit+0x70>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d113      	bne.n	800408e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004066:	4b0d      	ldr	r3, [pc, #52]	; (800409c <HAL_TIM_Base_MspInit+0x6c>)
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	4a0c      	ldr	r2, [pc, #48]	; (800409c <HAL_TIM_Base_MspInit+0x6c>)
 800406c:	f043 0320 	orr.w	r3, r3, #32
 8004070:	61d3      	str	r3, [r2, #28]
 8004072:	4b0a      	ldr	r3, [pc, #40]	; (800409c <HAL_TIM_Base_MspInit+0x6c>)
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	f003 0320 	and.w	r3, r3, #32
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800407e:	2200      	movs	r2, #0
 8004080:	2105      	movs	r1, #5
 8004082:	2037      	movs	r0, #55	; 0x37
 8004084:	f000 fc83 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004088:	2037      	movs	r0, #55	; 0x37
 800408a:	f000 fc9c 	bl	80049c6 <HAL_NVIC_EnableIRQ>
}
 800408e:	bf00      	nop
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40000400 	.word	0x40000400
 800409c:	40021000 	.word	0x40021000
 80040a0:	40001400 	.word	0x40001400

080040a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040ac:	f107 030c 	add.w	r3, r7, #12
 80040b0:	2200      	movs	r2, #0
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	605a      	str	r2, [r3, #4]
 80040b6:	609a      	str	r2, [r3, #8]
 80040b8:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a19      	ldr	r2, [pc, #100]	; (8004124 <HAL_TIM_MspPostInit+0x80>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d12a      	bne.n	800411a <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040c4:	4b18      	ldr	r3, [pc, #96]	; (8004128 <HAL_TIM_MspPostInit+0x84>)
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	4a17      	ldr	r2, [pc, #92]	; (8004128 <HAL_TIM_MspPostInit+0x84>)
 80040ca:	f043 0310 	orr.w	r3, r3, #16
 80040ce:	6193      	str	r3, [r2, #24]
 80040d0:	4b15      	ldr	r3, [pc, #84]	; (8004128 <HAL_TIM_MspPostInit+0x84>)
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	f003 0310 	and.w	r3, r3, #16
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = DRV_AIN1_Pin|DRV_AIN2_Pin|DRV_BIN1_Pin|DRV_BIN2_Pin;
 80040dc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80040e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e2:	2302      	movs	r3, #2
 80040e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040e6:	2303      	movs	r3, #3
 80040e8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040ea:	f107 030c 	add.w	r3, r7, #12
 80040ee:	4619      	mov	r1, r3
 80040f0:	480e      	ldr	r0, [pc, #56]	; (800412c <HAL_TIM_MspPostInit+0x88>)
 80040f2:	f000 fc77 	bl	80049e4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 80040f6:	4b0e      	ldr	r3, [pc, #56]	; (8004130 <HAL_TIM_MspPostInit+0x8c>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	61fb      	str	r3, [r7, #28]
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004102:	61fb      	str	r3, [r7, #28]
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8004112:	61fb      	str	r3, [r7, #28]
 8004114:	4a06      	ldr	r2, [pc, #24]	; (8004130 <HAL_TIM_MspPostInit+0x8c>)
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800411a:	bf00      	nop
 800411c:	3720      	adds	r7, #32
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40000400 	.word	0x40000400
 8004128:	40021000 	.word	0x40021000
 800412c:	40011000 	.word	0x40011000
 8004130:	40010000 	.word	0x40010000

08004134 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004138:	4b11      	ldr	r3, [pc, #68]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 800413a:	4a12      	ldr	r2, [pc, #72]	; (8004184 <MX_USART2_UART_Init+0x50>)
 800413c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800413e:	4b10      	ldr	r3, [pc, #64]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 8004140:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004144:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004146:	4b0e      	ldr	r3, [pc, #56]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 8004148:	2200      	movs	r2, #0
 800414a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800414c:	4b0c      	ldr	r3, [pc, #48]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 800414e:	2200      	movs	r2, #0
 8004150:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004152:	4b0b      	ldr	r3, [pc, #44]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 8004154:	2200      	movs	r2, #0
 8004156:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004158:	4b09      	ldr	r3, [pc, #36]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 800415a:	220c      	movs	r2, #12
 800415c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800415e:	4b08      	ldr	r3, [pc, #32]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 8004160:	2200      	movs	r2, #0
 8004162:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004164:	4b06      	ldr	r3, [pc, #24]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 8004166:	2200      	movs	r2, #0
 8004168:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800416a:	4805      	ldr	r0, [pc, #20]	; (8004180 <MX_USART2_UART_Init+0x4c>)
 800416c:	f003 fb02 	bl	8007774 <HAL_UART_Init>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004176:	f7fe f87d 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800417a:	bf00      	nop
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	20000680 	.word	0x20000680
 8004184:	40004400 	.word	0x40004400

08004188 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b088      	sub	sp, #32
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004190:	f107 0310 	add.w	r3, r7, #16
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]
 8004198:	605a      	str	r2, [r3, #4]
 800419a:	609a      	str	r2, [r3, #8]
 800419c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a1b      	ldr	r2, [pc, #108]	; (8004210 <HAL_UART_MspInit+0x88>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d12f      	bne.n	8004208 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80041a8:	4b1a      	ldr	r3, [pc, #104]	; (8004214 <HAL_UART_MspInit+0x8c>)
 80041aa:	69db      	ldr	r3, [r3, #28]
 80041ac:	4a19      	ldr	r2, [pc, #100]	; (8004214 <HAL_UART_MspInit+0x8c>)
 80041ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041b2:	61d3      	str	r3, [r2, #28]
 80041b4:	4b17      	ldr	r3, [pc, #92]	; (8004214 <HAL_UART_MspInit+0x8c>)
 80041b6:	69db      	ldr	r3, [r3, #28]
 80041b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041bc:	60fb      	str	r3, [r7, #12]
 80041be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041c0:	4b14      	ldr	r3, [pc, #80]	; (8004214 <HAL_UART_MspInit+0x8c>)
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	4a13      	ldr	r2, [pc, #76]	; (8004214 <HAL_UART_MspInit+0x8c>)
 80041c6:	f043 0304 	orr.w	r3, r3, #4
 80041ca:	6193      	str	r3, [r2, #24]
 80041cc:	4b11      	ldr	r3, [pc, #68]	; (8004214 <HAL_UART_MspInit+0x8c>)
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80041d8:	2304      	movs	r3, #4
 80041da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041dc:	2302      	movs	r3, #2
 80041de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041e0:	2303      	movs	r3, #3
 80041e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041e4:	f107 0310 	add.w	r3, r7, #16
 80041e8:	4619      	mov	r1, r3
 80041ea:	480b      	ldr	r0, [pc, #44]	; (8004218 <HAL_UART_MspInit+0x90>)
 80041ec:	f000 fbfa 	bl	80049e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80041f0:	2308      	movs	r3, #8
 80041f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041fc:	f107 0310 	add.w	r3, r7, #16
 8004200:	4619      	mov	r1, r3
 8004202:	4805      	ldr	r0, [pc, #20]	; (8004218 <HAL_UART_MspInit+0x90>)
 8004204:	f000 fbee 	bl	80049e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004208:	bf00      	nop
 800420a:	3720      	adds	r7, #32
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	40004400 	.word	0x40004400
 8004214:	40021000 	.word	0x40021000
 8004218:	40010800 	.word	0x40010800

0800421c <Prog_CalibPID_Init>:
//
// -- Init & Deinit functions for Diode Test Program --
//

Programs_error_t Prog_CalibPID_Init(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0

	return PROGRAMS_OK;
 8004220:	2300      	movs	r3, #0

}
 8004222:	4618      	mov	r0, r3
 8004224:	46bd      	mov	sp, r7
 8004226:	bc80      	pop	{r7}
 8004228:	4770      	bx	lr

0800422a <Prog_CalibPID_Deinit>:

Programs_error_t Prog_CalibPID_Deinit(void)
{
 800422a:	b480      	push	{r7}
 800422c:	af00      	add	r7, sp, #0
	return PROGRAMS_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	bc80      	pop	{r7}
 8004236:	4770      	bx	lr

08004238 <Prog_CalibPID_Program>:
//
// -- Main Diode Test Program for Robot --
//

Programs_error_t Prog_CalibPID_Program(void)
{
 8004238:	b480      	push	{r7}
 800423a:	af00      	add	r7, sp, #0
	/* Main program "loop" */




	return PROGRAMS_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	46bd      	mov	sp, r7
 8004242:	bc80      	pop	{r7}
 8004244:	4770      	bx	lr
	...

08004248 <Prog_CalibPID_Launch>:
//
// -- Set / Launch function --
//

Programs_error_t Prog_CalibPID_Launch(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
	return Programs_SetProgram(&CalibPIDProgram);
 800424c:	4802      	ldr	r0, [pc, #8]	; (8004258 <Prog_CalibPID_Launch+0x10>)
 800424e:	f000 f98d 	bl	800456c <Programs_SetProgram>
 8004252:	4603      	mov	r3, r0
}
 8004254:	4618      	mov	r0, r3
 8004256:	bd80      	pop	{r7, pc}
 8004258:	20000070 	.word	0x20000070

0800425c <Prog_CalibPID_Parser>:
//
// -- Diode Test Program Parser --
//

void Prog_CalibPID_Parser(uint8_t *command, uint8_t length)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08a      	sub	sp, #40	; 0x28
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	460b      	mov	r3, r1
 8004266:	70fb      	strb	r3, [r7, #3]
	uint8_t *CurrentByte = command;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	623b      	str	r3, [r7, #32]
	uint8_t Buffer[3];
	uint8_t ExeResult = _OK;
 800426c:	2300      	movs	r3, #0
 800426e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	char GainBuffer[7];
	float Gain;
	DRV8836_Output_t MotorID;
	int16_t Target;

	switch(*CurrentByte)
 8004272:	6a3b      	ldr	r3, [r7, #32]
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	3b20      	subs	r3, #32
 8004278:	2b08      	cmp	r3, #8
 800427a:	f200 80c7 	bhi.w	800440c <Prog_CalibPID_Parser+0x1b0>
 800427e:	a201      	add	r2, pc, #4	; (adr r2, 8004284 <Prog_CalibPID_Parser+0x28>)
 8004280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004284:	080042a9 	.word	0x080042a9
 8004288:	0800440d 	.word	0x0800440d
 800428c:	0800440d 	.word	0x0800440d
 8004290:	0800440d 	.word	0x0800440d
 8004294:	0800440d 	.word	0x0800440d
 8004298:	08004357 	.word	0x08004357
 800429c:	080043cd 	.word	0x080043cd
 80042a0:	080043e1 	.word	0x080043e1
 80042a4:	080043b9 	.word	0x080043b9
	{
	case PID_SET_GAIN:
		/* Frame: [... , PID_SET_GAIN, Motor ID, (ASCII, 7 bytes), Gain type  */
		/* Get motor ID */
		CurrentByte++;
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	3301      	adds	r3, #1
 80042ac:	623b      	str	r3, [r7, #32]
		MotorID = *CurrentByte;
 80042ae:	6a3b      	ldr	r3, [r7, #32]
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	77fb      	strb	r3, [r7, #31]
		if(MotorID > MOTOR_ALL)
 80042b4:	7ffb      	ldrb	r3, [r7, #31]
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d902      	bls.n	80042c0 <Prog_CalibPID_Parser+0x64>
		{
			ExeResult = _ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		/* Get Gain in ASCII */
		CurrentByte++;
 80042c0:	6a3b      	ldr	r3, [r7, #32]
 80042c2:	3301      	adds	r3, #1
 80042c4:	623b      	str	r3, [r7, #32]
		memcpy(GainBuffer, CurrentByte, 7);	//TODO: AWARE HERE
 80042c6:	6a3a      	ldr	r2, [r7, #32]
 80042c8:	f107 030c 	add.w	r3, r7, #12
 80042cc:	6810      	ldr	r0, [r2, #0]
 80042ce:	6018      	str	r0, [r3, #0]
 80042d0:	8891      	ldrh	r1, [r2, #4]
 80042d2:	7992      	ldrb	r2, [r2, #6]
 80042d4:	8099      	strh	r1, [r3, #4]
 80042d6:	719a      	strb	r2, [r3, #6]
		/* Convert ASCII to float */
		Gain = atof(GainBuffer);
 80042d8:	f107 030c 	add.w	r3, r7, #12
 80042dc:	4618      	mov	r0, r3
 80042de:	f006 f8dd 	bl	800a49c <atof>
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	4610      	mov	r0, r2
 80042e8:	4619      	mov	r1, r3
 80042ea:	f7fc fc5d 	bl	8000ba8 <__aeabi_d2f>
 80042ee:	4603      	mov	r3, r0
 80042f0:	61bb      	str	r3, [r7, #24]
		/* Get gain type */
		CurrentByte += 7;
 80042f2:	6a3b      	ldr	r3, [r7, #32]
 80042f4:	3307      	adds	r3, #7
 80042f6:	623b      	str	r3, [r7, #32]
		GainType = *CurrentByte;
 80042f8:	6a3b      	ldr	r3, [r7, #32]
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	75fb      	strb	r3, [r7, #23]
		/* Set proper gain */
		if(ExeResult == _OK)
 80042fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004302:	2b00      	cmp	r3, #0
 8004304:	d11f      	bne.n	8004346 <Prog_CalibPID_Parser+0xea>
		{
			switch(GainType)
 8004306:	7dfb      	ldrb	r3, [r7, #23]
 8004308:	2b32      	cmp	r3, #50	; 0x32
 800430a:	d012      	beq.n	8004332 <Prog_CalibPID_Parser+0xd6>
 800430c:	2b32      	cmp	r3, #50	; 0x32
 800430e:	dc16      	bgt.n	800433e <Prog_CalibPID_Parser+0xe2>
 8004310:	2b30      	cmp	r3, #48	; 0x30
 8004312:	d002      	beq.n	800431a <Prog_CalibPID_Parser+0xbe>
 8004314:	2b31      	cmp	r3, #49	; 0x31
 8004316:	d006      	beq.n	8004326 <Prog_CalibPID_Parser+0xca>
 8004318:	e011      	b.n	800433e <Prog_CalibPID_Parser+0xe2>
			{
			case KP:
				Motors_SetKP(MotorID, Gain);
 800431a:	7ffb      	ldrb	r3, [r7, #31]
 800431c:	69b9      	ldr	r1, [r7, #24]
 800431e:	4618      	mov	r0, r3
 8004320:	f7fe fa34 	bl	800278c <Motors_SetKP>
				break;
 8004324:	e00f      	b.n	8004346 <Prog_CalibPID_Parser+0xea>
			case KI:
				Motors_SetKI(MotorID, Gain);
 8004326:	7ffb      	ldrb	r3, [r7, #31]
 8004328:	69b9      	ldr	r1, [r7, #24]
 800432a:	4618      	mov	r0, r3
 800432c:	f7fe fa6e 	bl	800280c <Motors_SetKI>
				break;
 8004330:	e009      	b.n	8004346 <Prog_CalibPID_Parser+0xea>

			case KD:
				Motors_SetKD(MotorID, Gain);
 8004332:	7ffb      	ldrb	r3, [r7, #31]
 8004334:	69b9      	ldr	r1, [r7, #24]
 8004336:	4618      	mov	r0, r3
 8004338:	f7fe faa8 	bl	800288c <Motors_SetKD>
				break;
 800433c:	e003      	b.n	8004346 <Prog_CalibPID_Parser+0xea>
			default:
				ExeResult = _ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 8004344:	bf00      	nop
			}
		}
		/* Send response */
		Buffer[0] = PID_CALIBRATION;
 8004346:	23d2      	movs	r3, #210	; 0xd2
 8004348:	753b      	strb	r3, [r7, #20]
		Buffer[1] = PID_SET_GAIN;
 800434a:	2320      	movs	r3, #32
 800434c:	757b      	strb	r3, [r7, #21]
		Buffer[2] = ExeResult;
 800434e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004352:	75bb      	strb	r3, [r7, #22]
		//Radio_TxBufferPut(Buffer, 3);
		break;
 8004354:	e05b      	b.n	800440e <Prog_CalibPID_Parser+0x1b2>

	case PID_SET_TARGET:
		/* Frame: [... , PID_SET_TARGET, Motor ID, Target */
		/* Get Motor ID */
		CurrentByte++;
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	3301      	adds	r3, #1
 800435a:	623b      	str	r3, [r7, #32]
		MotorID = *CurrentByte;
 800435c:	6a3b      	ldr	r3, [r7, #32]
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	77fb      	strb	r3, [r7, #31]
		if(MotorID > MOTOR_ALL)
 8004362:	7ffb      	ldrb	r3, [r7, #31]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d902      	bls.n	800436e <Prog_CalibPID_Parser+0x112>
		{
			ExeResult = _ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		/* Get target value */
		CurrentByte++;
 800436e:	6a3b      	ldr	r3, [r7, #32]
 8004370:	3301      	adds	r3, #1
 8004372:	623b      	str	r3, [r7, #32]
		Target = *CurrentByte;
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	83bb      	strh	r3, [r7, #28]
		if(Target > MAX_VELOCITY_VALUE && Target < -MAX_VELOCITY_VALUE)
 800437a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800437e:	2b46      	cmp	r3, #70	; 0x46
 8004380:	dd07      	ble.n	8004392 <Prog_CalibPID_Parser+0x136>
 8004382:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004386:	f113 0f46 	cmn.w	r3, #70	; 0x46
 800438a:	da02      	bge.n	8004392 <Prog_CalibPID_Parser+0x136>
		{
			ExeResult = _ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}

		if(ExeResult == _OK)
 8004392:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004396:	2b00      	cmp	r3, #0
 8004398:	d106      	bne.n	80043a8 <Prog_CalibPID_Parser+0x14c>
		{
			Motors_SetPIDTarget(MotorID, Target);
 800439a:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800439e:	7ffb      	ldrb	r3, [r7, #31]
 80043a0:	4611      	mov	r1, r2
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fe f9b8 	bl	8002718 <Motors_SetPIDTarget>
		}
		/* Send response */
		Buffer[0] = PID_CALIBRATION;
 80043a8:	23d2      	movs	r3, #210	; 0xd2
 80043aa:	753b      	strb	r3, [r7, #20]
		Buffer[1] = PID_SET_TARGET;
 80043ac:	2325      	movs	r3, #37	; 0x25
 80043ae:	757b      	strb	r3, [r7, #21]
		Buffer[2] = ExeResult;
 80043b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80043b4:	75bb      	strb	r3, [r7, #22]
		//Radio_TxBufferPut(Buffer, 3);
		break;
 80043b6:	e02a      	b.n	800440e <Prog_CalibPID_Parser+0x1b2>

	case PID_RESET_TEMPS:
		/* Frame: [... , PID_RESET_TEMPS ] */
		Motors_ResetTemps(MOTOR_ALL);
 80043b8:	2002      	movs	r0, #2
 80043ba:	f7fe faa7 	bl	800290c <Motors_ResetTemps>
		/* Send response */
		Buffer[0] = PID_CALIBRATION;
 80043be:	23d2      	movs	r3, #210	; 0xd2
 80043c0:	753b      	strb	r3, [r7, #20]
		Buffer[1] = PID_RESET_TEMPS;
 80043c2:	2328      	movs	r3, #40	; 0x28
 80043c4:	757b      	strb	r3, [r7, #21]
		Buffer[2] = _OK;
 80043c6:	2300      	movs	r3, #0
 80043c8:	75bb      	strb	r3, [r7, #22]
		//Radio_TxBufferPut(Buffer, 3);
		break;
 80043ca:	e020      	b.n	800440e <Prog_CalibPID_Parser+0x1b2>

	case PID_START_IMPULSE:
		/* Frame: [..., PID_START_IMPULSE ] */
		/* Turn on PID */
		Motors_SetControllPID(1);
 80043cc:	2001      	movs	r0, #1
 80043ce:	f7fe f98b 	bl	80026e8 <Motors_SetControllPID>
		/* Send response */
		Buffer[0] = PID_CALIBRATION;
 80043d2:	23d2      	movs	r3, #210	; 0xd2
 80043d4:	753b      	strb	r3, [r7, #20]
		Buffer[1] = PID_START_IMPULSE;
 80043d6:	2326      	movs	r3, #38	; 0x26
 80043d8:	757b      	strb	r3, [r7, #21]
		Buffer[2] = _OK;
 80043da:	2300      	movs	r3, #0
 80043dc:	75bb      	strb	r3, [r7, #22]
		//Radio_TxBufferPut(Buffer, 3);
		break;
 80043de:	e016      	b.n	800440e <Prog_CalibPID_Parser+0x1b2>

	case PID_STOP_MOTOR:
		/* Frame: [..., PID_STOP_MOTOR ] */
		/* Turn off PID */
		Motors_SetControllPID(0);
 80043e0:	2000      	movs	r0, #0
 80043e2:	f7fe f981 	bl	80026e8 <Motors_SetControllPID>
		/* Stop motors */
		Motors_SetMotor(MOTOR_A, Coast, 0);
 80043e6:	2200      	movs	r2, #0
 80043e8:	2100      	movs	r1, #0
 80043ea:	2000      	movs	r0, #0
 80043ec:	f7fd ffec 	bl	80023c8 <Motors_SetMotor>
		Motors_SetMotor(MOTOR_B, Coast, 0);
 80043f0:	2200      	movs	r2, #0
 80043f2:	2100      	movs	r1, #0
 80043f4:	2001      	movs	r0, #1
 80043f6:	f7fd ffe7 	bl	80023c8 <Motors_SetMotor>
		/* Reset PID temps */
		Motors_ResetTemps(MOTOR_ALL);
 80043fa:	2002      	movs	r0, #2
 80043fc:	f7fe fa86 	bl	800290c <Motors_ResetTemps>
		/* Send response */
		Buffer[0] = PID_CALIBRATION;
 8004400:	23d2      	movs	r3, #210	; 0xd2
 8004402:	753b      	strb	r3, [r7, #20]
		Buffer[1] = PID_STOP_MOTOR;
 8004404:	2327      	movs	r3, #39	; 0x27
 8004406:	757b      	strb	r3, [r7, #21]
		Buffer[2] = _OK;
 8004408:	2300      	movs	r3, #0
 800440a:	75bb      	strb	r3, [r7, #22]
		//Radio_TxBufferPut(Buffer, 3);
	default:
		break;
 800440c:	bf00      	nop
	}

}
 800440e:	bf00      	nop
 8004410:	3728      	adds	r7, #40	; 0x28
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop

08004418 <Prog_DiodeTest_Init>:
//
// -- Init & Deinit functions for Diode Test Program --
//

Programs_error_t Prog_DiodeTest_Init(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800441c:	2201      	movs	r2, #1
 800441e:	2101      	movs	r1, #1
 8004420:	4802      	ldr	r0, [pc, #8]	; (800442c <Prog_DiodeTest_Init+0x14>)
 8004422:	f000 fc63 	bl	8004cec <HAL_GPIO_WritePin>
	return PROGRAMS_OK;
 8004426:	2300      	movs	r3, #0

}
 8004428:	4618      	mov	r0, r3
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40011000 	.word	0x40011000

08004430 <Prog_DiodeTest_Deinit>:

Programs_error_t Prog_DiodeTest_Deinit(void)
{
 8004430:	b480      	push	{r7}
 8004432:	af00      	add	r7, sp, #0
	return PROGRAMS_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	46bd      	mov	sp, r7
 800443a:	bc80      	pop	{r7}
 800443c:	4770      	bx	lr

0800443e <Prog_DiodeTest_Program>:
//
// -- Main Diode Test Program for Robot --
//

Programs_error_t Prog_DiodeTest_Program(void)
{
 800443e:	b480      	push	{r7}
 8004440:	af00      	add	r7, sp, #0
	/* Main program "loop" */
	return PROGRAMS_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr

0800444c <Prog_DiodeTest_Launch>:
//
// -- Set / Launch function --
//

Programs_error_t Prog_DiodeTest_Launch(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
	return Programs_SetProgram(&DiodeTestProgram);
 8004450:	4802      	ldr	r0, [pc, #8]	; (800445c <Prog_DiodeTest_Launch+0x10>)
 8004452:	f000 f88b 	bl	800456c <Programs_SetProgram>
 8004456:	4603      	mov	r3, r0
}
 8004458:	4618      	mov	r0, r3
 800445a:	bd80      	pop	{r7, pc}
 800445c:	20000084 	.word	0x20000084

08004460 <Prog_DiodeTest_Parser>:
//
// -- Diode Test Program Parser --
//

void Prog_DiodeTest_Parser(uint8_t *command, uint8_t length)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	460b      	mov	r3, r1
 800446a:	70fb      	strb	r3, [r7, #3]
	uint8_t *CurrentByte = command;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	60fb      	str	r3, [r7, #12]
	uint8_t Buffer[3];

	switch(*CurrentByte)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	2b20      	cmp	r3, #32
 8004476:	d002      	beq.n	800447e <Prog_DiodeTest_Parser+0x1e>
 8004478:	2b21      	cmp	r3, #33	; 0x21
 800447a:	d00c      	beq.n	8004496 <Prog_DiodeTest_Parser+0x36>
		Buffer[2] = 0;
		//Radio_TxBufferPut(Buffer, 3);
		break;

	default:
		break;
 800447c:	e017      	b.n	80044ae <Prog_DiodeTest_Parser+0x4e>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800447e:	2200      	movs	r2, #0
 8004480:	2101      	movs	r1, #1
 8004482:	480d      	ldr	r0, [pc, #52]	; (80044b8 <Prog_DiodeTest_Parser+0x58>)
 8004484:	f000 fc32 	bl	8004cec <HAL_GPIO_WritePin>
		Buffer[0] = DIODE_TEST;
 8004488:	23d0      	movs	r3, #208	; 0xd0
 800448a:	723b      	strb	r3, [r7, #8]
		Buffer[1] = DIODE_REAL_STATE;
 800448c:	2322      	movs	r3, #34	; 0x22
 800448e:	727b      	strb	r3, [r7, #9]
		Buffer[2] = 1;				//TODO: USE READPIN HERE
 8004490:	2301      	movs	r3, #1
 8004492:	72bb      	strb	r3, [r7, #10]
		break;
 8004494:	e00b      	b.n	80044ae <Prog_DiodeTest_Parser+0x4e>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8004496:	2201      	movs	r2, #1
 8004498:	2101      	movs	r1, #1
 800449a:	4807      	ldr	r0, [pc, #28]	; (80044b8 <Prog_DiodeTest_Parser+0x58>)
 800449c:	f000 fc26 	bl	8004cec <HAL_GPIO_WritePin>
		Buffer[0] = DIODE_TEST;
 80044a0:	23d0      	movs	r3, #208	; 0xd0
 80044a2:	723b      	strb	r3, [r7, #8]
		Buffer[1] = DIODE_REAL_STATE;
 80044a4:	2322      	movs	r3, #34	; 0x22
 80044a6:	727b      	strb	r3, [r7, #9]
		Buffer[2] = 0;
 80044a8:	2300      	movs	r3, #0
 80044aa:	72bb      	strb	r3, [r7, #10]
		break;
 80044ac:	bf00      	nop
	}

}
 80044ae:	bf00      	nop
 80044b0:	3710      	adds	r7, #16
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40011000 	.word	0x40011000

080044bc <Prog_MotorsDebug_Init>:
//
// -- Init & Deinit functions for Diode Test Program --
//

Programs_error_t Prog_MotorsDebug_Init(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80044c0:	2201      	movs	r2, #1
 80044c2:	2101      	movs	r1, #1
 80044c4:	4803      	ldr	r0, [pc, #12]	; (80044d4 <Prog_MotorsDebug_Init+0x18>)
 80044c6:	f000 fc11 	bl	8004cec <HAL_GPIO_WritePin>
	Motors_SetMotorsOff();
 80044ca:	f7fd ffe3 	bl	8002494 <Motors_SetMotorsOff>
	return PROGRAMS_OK;
 80044ce:	2300      	movs	r3, #0

}
 80044d0:	4618      	mov	r0, r3
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40011000 	.word	0x40011000

080044d8 <Prog_MotorsDebug_Deinit>:

Programs_error_t Prog_MotorsDebug_Deinit(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	af00      	add	r7, sp, #0
	Motors_SetMotorsOff();
 80044dc:	f7fd ffda 	bl	8002494 <Motors_SetMotorsOff>
	return PROGRAMS_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <Prog_MotorsDebug_Program>:
//
// -- Main Diode Test Program for Robot --
//

Programs_error_t Prog_MotorsDebug_Program(void)
{
 80044e6:	b480      	push	{r7}
 80044e8:	af00      	add	r7, sp, #0
	/* Main program "loop" */

	return PROGRAMS_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bc80      	pop	{r7}
 80044f2:	4770      	bx	lr

080044f4 <Prog_MotorsDebug_Launch>:
//
// -- Set / Launch function --
//

Programs_error_t Prog_MotorsDebug_Launch(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
	return Programs_SetProgram(&MotorsDebugProgram);
 80044f8:	4802      	ldr	r0, [pc, #8]	; (8004504 <Prog_MotorsDebug_Launch+0x10>)
 80044fa:	f000 f837 	bl	800456c <Programs_SetProgram>
 80044fe:	4603      	mov	r3, r0
}
 8004500:	4618      	mov	r0, r3
 8004502:	bd80      	pop	{r7, pc}
 8004504:	20000098 	.word	0x20000098

08004508 <Prog_MotorsDebug_Parser>:
//
// -- Diode Test Program Parser --
//

void Prog_MotorsDebug_Parser(uint8_t *command, uint8_t length)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	460b      	mov	r3, r1
 8004512:	70fb      	strb	r3, [r7, #3]
	uint8_t *CurrentByte = command;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	60fb      	str	r3, [r7, #12]

	DRV8836_Output_t Motor;
	DRV8836_Direction_t ReceivedDir;
	uint8_t ReceivedPWM;

	switch(*CurrentByte)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	2b20      	cmp	r3, #32
 800451e:	d002      	beq.n	8004526 <Prog_MotorsDebug_Parser+0x1e>
 8004520:	2b21      	cmp	r3, #33	; 0x21
 8004522:	d00f      	beq.n	8004544 <Prog_MotorsDebug_Parser+0x3c>
		Motors_SetMotorDirection(Motor, ReceivedDir);
		break;

	default:
		/* Unknown command! */
		break;
 8004524:	e01d      	b.n	8004562 <Prog_MotorsDebug_Parser+0x5a>
		Motor = *(CurrentByte + 1);									//TODO: The same value writing safety
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	3301      	adds	r3, #1
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	72fb      	strb	r3, [r7, #11]
		ReceivedPWM = *(CurrentByte + 2);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	789b      	ldrb	r3, [r3, #2]
 8004532:	727b      	strb	r3, [r7, #9]
		Motors_SetMotorPWM(Motor, ReceivedPWM);
 8004534:	7a7b      	ldrb	r3, [r7, #9]
 8004536:	b29a      	uxth	r2, r3
 8004538:	7afb      	ldrb	r3, [r7, #11]
 800453a:	4611      	mov	r1, r2
 800453c:	4618      	mov	r0, r3
 800453e:	f7fd ff59 	bl	80023f4 <Motors_SetMotorPWM>
		break;
 8004542:	e00e      	b.n	8004562 <Prog_MotorsDebug_Parser+0x5a>
		Motor = *(CurrentByte + 1);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	3301      	adds	r3, #1
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	72fb      	strb	r3, [r7, #11]
		ReceivedDir = *(CurrentByte + 2);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	3302      	adds	r3, #2
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	72bb      	strb	r3, [r7, #10]
		Motors_SetMotorDirection(Motor, ReceivedDir);
 8004554:	7aba      	ldrb	r2, [r7, #10]
 8004556:	7afb      	ldrb	r3, [r7, #11]
 8004558:	4611      	mov	r1, r2
 800455a:	4618      	mov	r0, r3
 800455c:	f7fd ff72 	bl	8002444 <Motors_SetMotorDirection>
		break;
 8004560:	bf00      	nop
	}

}
 8004562:	bf00      	nop
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <Programs_SetProgram>:
//

/* Function starting a launch of specific program by setting current pointer
 * to program and calling it's init function				*/
Programs_error_t Programs_SetProgram(Programs_Program_t *ProgramToSet)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
	if(NULL == ProgramToSet)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <Programs_SetProgram+0x12>
	{
		return PROGRAMS_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e010      	b.n	80045a0 <Programs_SetProgram+0x34>
	}

	if(NULL == CurrentlyRunningProg)
 800457e:	4b0a      	ldr	r3, [pc, #40]	; (80045a8 <Programs_SetProgram+0x3c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10b      	bne.n	800459e <Programs_SetProgram+0x32>
	{
		/* Set current program pointer */
		CurrentlyRunningProg = ProgramToSet;
 8004586:	4a08      	ldr	r2, [pc, #32]	; (80045a8 <Programs_SetProgram+0x3c>)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6013      	str	r3, [r2, #0]
		/* Call it's init function */
		CurrentlyRunningProg->ProgramInitFunction();
 800458c:	4b06      	ldr	r3, [pc, #24]	; (80045a8 <Programs_SetProgram+0x3c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4798      	blx	r3
		/* Change state to program in progrss, it will allow it to run in perfom fun */
		ProgramState = PROGRAM_IN_PROGRESS;
 8004594:	4b05      	ldr	r3, [pc, #20]	; (80045ac <Programs_SetProgram+0x40>)
 8004596:	2201      	movs	r2, #1
 8004598:	701a      	strb	r2, [r3, #0]
		return PROGRAMS_OK;
 800459a:	2300      	movs	r3, #0
 800459c:	e000      	b.n	80045a0 <Programs_SetProgram+0x34>
	}
	else
	{
		/* another program is running */
		return PROGRAMS_ERROR;
 800459e:	2301      	movs	r3, #1
	}
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	200006cc 	.word	0x200006cc
 80045ac:	200006d0 	.word	0x200006d0

080045b0 <Programs_ExitProgram>:

/* Function starting a exit program process */
Programs_error_t Programs_ExitProgram(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
	if(NULL == CurrentlyRunningProg)
 80045b4:	4b07      	ldr	r3, [pc, #28]	; (80045d4 <Programs_ExitProgram+0x24>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d101      	bne.n	80045c0 <Programs_ExitProgram+0x10>
	{
		/* No currently running program to exit */
		return PROGRAMS_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e007      	b.n	80045d0 <Programs_ExitProgram+0x20>
	}
	/* Call program DeInit function */
	CurrentlyRunningProg->ProgramExitFunction();
 80045c0:	4b04      	ldr	r3, [pc, #16]	; (80045d4 <Programs_ExitProgram+0x24>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	4798      	blx	r3
	/* Change state to program completed */
	ProgramState = PROGRAM_COMPLETED;
 80045c8:	4b03      	ldr	r3, [pc, #12]	; (80045d8 <Programs_ExitProgram+0x28>)
 80045ca:	2202      	movs	r2, #2
 80045cc:	701a      	strb	r2, [r3, #0]
	return PROGRAMS_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	200006cc 	.word	0x200006cc
 80045d8:	200006d0 	.word	0x200006d0

080045dc <Programs_GetProgram>:

/* Function which returns current pointer to program */
Programs_Program_t* Programs_GetProgram(void)
{
 80045dc:	b480      	push	{r7}
 80045de:	af00      	add	r7, sp, #0
	return CurrentlyRunningProg;
 80045e0:	4b02      	ldr	r3, [pc, #8]	; (80045ec <Programs_GetProgram+0x10>)
 80045e2:	681b      	ldr	r3, [r3, #0]
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bc80      	pop	{r7}
 80045ea:	4770      	bx	lr
 80045ec:	200006cc 	.word	0x200006cc

080045f0 <Programs_ClearProgram>:

/* Clearing the program pointer and status variable */
void Programs_ClearProgram(void)
{
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
	CurrentlyRunningProg = NULL;
 80045f4:	4b04      	ldr	r3, [pc, #16]	; (8004608 <Programs_ClearProgram+0x18>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	601a      	str	r2, [r3, #0]
	ProgramState = NO_PROGRAM_SET;
 80045fa:	4b04      	ldr	r3, [pc, #16]	; (800460c <Programs_ClearProgram+0x1c>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	701a      	strb	r2, [r3, #0]
}
 8004600:	bf00      	nop
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr
 8004608:	200006cc 	.word	0x200006cc
 800460c:	200006d0 	.word	0x200006d0

08004610 <vTaskPrograms>:

//
// Programs Task
//
void vTaskPrograms(void *pvParameters)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]

	for(;;)
	{
		switch(ProgramState)
 8004618:	4b0e      	ldr	r3, [pc, #56]	; (8004654 <vTaskPrograms+0x44>)
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	2b02      	cmp	r3, #2
 800461e:	d010      	beq.n	8004642 <vTaskPrograms+0x32>
 8004620:	2b02      	cmp	r3, #2
 8004622:	dc11      	bgt.n	8004648 <vTaskPrograms+0x38>
 8004624:	2b00      	cmp	r3, #0
 8004626:	d011      	beq.n	800464c <vTaskPrograms+0x3c>
 8004628:	2b01      	cmp	r3, #1
 800462a:	d000      	beq.n	800462e <vTaskPrograms+0x1e>
			/* Clear the program after completing*/
			Programs_ClearProgram();
			break;

		default:
			break;
 800462c:	e00c      	b.n	8004648 <vTaskPrograms+0x38>
			if(NULL != CurrentlyRunningProg->ProgramRoutine)
 800462e:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <vTaskPrograms+0x48>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d00b      	beq.n	8004650 <vTaskPrograms+0x40>
				CurrentlyRunningProg->ProgramRoutine();
 8004638:	4b07      	ldr	r3, [pc, #28]	; (8004658 <vTaskPrograms+0x48>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	4798      	blx	r3
			break;
 8004640:	e006      	b.n	8004650 <vTaskPrograms+0x40>
			Programs_ClearProgram();
 8004642:	f7ff ffd5 	bl	80045f0 <Programs_ClearProgram>
			break;
 8004646:	e004      	b.n	8004652 <vTaskPrograms+0x42>
			break;
 8004648:	bf00      	nop
 800464a:	e7e5      	b.n	8004618 <vTaskPrograms+0x8>
			break;
 800464c:	bf00      	nop
 800464e:	e7e3      	b.n	8004618 <vTaskPrograms+0x8>
			break;
 8004650:	bf00      	nop
		switch(ProgramState)
 8004652:	e7e1      	b.n	8004618 <vTaskPrograms+0x8>
 8004654:	200006d0 	.word	0x200006d0
 8004658:	200006cc 	.word	0x200006cc

0800465c <Programs_TaskInit>:
		}
	}
}

void Programs_TaskInit(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af02      	add	r7, sp, #8
	xTaskCreate(vTaskPrograms, "Programs Task", 512, NULL, 1, &xTaskProgramsHandle);
 8004662:	4b07      	ldr	r3, [pc, #28]	; (8004680 <Programs_TaskInit+0x24>)
 8004664:	9301      	str	r3, [sp, #4]
 8004666:	2301      	movs	r3, #1
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	2300      	movs	r3, #0
 800466c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004670:	4904      	ldr	r1, [pc, #16]	; (8004684 <Programs_TaskInit+0x28>)
 8004672:	4805      	ldr	r0, [pc, #20]	; (8004688 <Programs_TaskInit+0x2c>)
 8004674:	f004 f8ae 	bl	80087d4 <xTaskCreate>
}
 8004678:	bf00      	nop
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	200006c8 	.word	0x200006c8
 8004684:	0800e748 	.word	0x0800e748
 8004688:	08004611 	.word	0x08004611

0800468c <Programs_SendProgramStartedACK>:
//

/* These functions are called after program launch / exit. Sending it is needed for controller to proper functionality and sync with robot */

Programs_error_t Programs_SendProgramStartedACK(uint8_t ProgramID, uint8_t ACKorNACK)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b08c      	sub	sp, #48	; 0x30
 8004690:	af00      	add	r7, sp, #0
 8004692:	4603      	mov	r3, r0
 8004694:	460a      	mov	r2, r1
 8004696:	71fb      	strb	r3, [r7, #7]
 8004698:	4613      	mov	r3, r2
 800469a:	71bb      	strb	r3, [r7, #6]
	Radio_Frame_t Buffer;
	Buffer.data[0] = PROGRAM_FRAME;
 800469c:	2310      	movs	r3, #16
 800469e:	733b      	strb	r3, [r7, #12]
	Buffer.data[1] = START_PROGRAM;
 80046a0:	2311      	movs	r3, #17
 80046a2:	737b      	strb	r3, [r7, #13]
	Buffer.data[2] = ProgramID;
 80046a4:	79fb      	ldrb	r3, [r7, #7]
 80046a6:	73bb      	strb	r3, [r7, #14]
	Buffer.data[3] = ACKorNACK;
 80046a8:	79bb      	ldrb	r3, [r7, #6]
 80046aa:	73fb      	strb	r3, [r7, #15]
	Buffer.length = 4;
 80046ac:	2304      	movs	r3, #4
 80046ae:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	return Radio_TxPutFrame(&Buffer);
 80046b2:	f107 030c 	add.w	r3, r7, #12
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7ff f81e 	bl	80036f8 <Radio_TxPutFrame>
 80046bc:	4603      	mov	r3, r0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3730      	adds	r7, #48	; 0x30
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <Programs_SendProgramExitACK>:

Programs_error_t Programs_SendProgramExitACK(uint8_t ACKorNACK)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b08c      	sub	sp, #48	; 0x30
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	4603      	mov	r3, r0
 80046ce:	71fb      	strb	r3, [r7, #7]
	Radio_Frame_t Buffer;
	Buffer.data[0] = PROGRAM_FRAME;
 80046d0:	2310      	movs	r3, #16
 80046d2:	733b      	strb	r3, [r7, #12]
	Buffer.data[1] = EXIT_PROGRAM;
 80046d4:	2312      	movs	r3, #18
 80046d6:	737b      	strb	r3, [r7, #13]
	Buffer.data[2] = ACKorNACK;
 80046d8:	79fb      	ldrb	r3, [r7, #7]
 80046da:	73bb      	strb	r3, [r7, #14]
	Buffer.length = 3;
 80046dc:	2303      	movs	r3, #3
 80046de:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	return Radio_TxPutFrame(&Buffer);
 80046e2:	f107 030c 	add.w	r3, r7, #12
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7ff f806 	bl	80036f8 <Radio_TxPutFrame>
 80046ec:	4603      	mov	r3, r0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3730      	adds	r7, #48	; 0x30
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <Programs_SendInvalidProgramNACK>:

/* Sends NACK after receiving a command for not currently running one */
Programs_error_t Programs_SendInvalidProgramNACK(uint8_t ProgramID)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b08c      	sub	sp, #48	; 0x30
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	4603      	mov	r3, r0
 80046fe:	71fb      	strb	r3, [r7, #7]
	Radio_Frame_t Buffer;
	Buffer.data[0] = PROGRAM_FRAME;
 8004700:	2310      	movs	r3, #16
 8004702:	733b      	strb	r3, [r7, #12]
	Buffer.data[1] = PROGRAM_COMMAND;
 8004704:	2313      	movs	r3, #19
 8004706:	737b      	strb	r3, [r7, #13]
	Buffer.data[2] = ProgramID;
 8004708:	79fb      	ldrb	r3, [r7, #7]
 800470a:	73bb      	strb	r3, [r7, #14]
	Buffer.data[3] = NACK;
 800470c:	23f1      	movs	r3, #241	; 0xf1
 800470e:	73fb      	strb	r3, [r7, #15]
	Buffer.length = 4;
 8004710:	2304      	movs	r3, #4
 8004712:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	return Radio_TxPutFrame(&Buffer);
 8004716:	f107 030c 	add.w	r3, r7, #12
 800471a:	4618      	mov	r0, r3
 800471c:	f7fe ffec 	bl	80036f8 <Radio_TxPutFrame>
 8004720:	4603      	mov	r3, r0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3730      	adds	r7, #48	; 0x30
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
	...

0800472c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800472c:	f7ff fa94 	bl	8003c58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004730:	480b      	ldr	r0, [pc, #44]	; (8004760 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004732:	490c      	ldr	r1, [pc, #48]	; (8004764 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004734:	4a0c      	ldr	r2, [pc, #48]	; (8004768 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004738:	e002      	b.n	8004740 <LoopCopyDataInit>

0800473a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800473a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800473c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800473e:	3304      	adds	r3, #4

08004740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004744:	d3f9      	bcc.n	800473a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004746:	4a09      	ldr	r2, [pc, #36]	; (800476c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004748:	4c09      	ldr	r4, [pc, #36]	; (8004770 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800474a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800474c:	e001      	b.n	8004752 <LoopFillZerobss>

0800474e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800474e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004750:	3204      	adds	r2, #4

08004752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004754:	d3fb      	bcc.n	800474e <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8004756:	f007 fab5 	bl	800bcc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800475a:	f7fd fcc7 	bl	80020ec <main>
  bx lr
 800475e:	4770      	bx	lr
  ldr r0, =_sdata
 8004760:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004764:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 8004768:	0800ebe4 	.word	0x0800ebe4
  ldr r2, =_sbss
 800476c:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 8004770:	20002568 	.word	0x20002568

08004774 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004774:	e7fe      	b.n	8004774 <ADC1_2_IRQHandler>
	...

08004778 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800477c:	4b08      	ldr	r3, [pc, #32]	; (80047a0 <HAL_Init+0x28>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a07      	ldr	r2, [pc, #28]	; (80047a0 <HAL_Init+0x28>)
 8004782:	f043 0310 	orr.w	r3, r3, #16
 8004786:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004788:	2003      	movs	r0, #3
 800478a:	f000 f8f5 	bl	8004978 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800478e:	200f      	movs	r0, #15
 8004790:	f7ff f8f2 	bl	8003978 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004794:	f7ff f8b8 	bl	8003908 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	40022000 	.word	0x40022000

080047a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047a8:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <HAL_IncTick+0x1c>)
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	461a      	mov	r2, r3
 80047ae:	4b05      	ldr	r3, [pc, #20]	; (80047c4 <HAL_IncTick+0x20>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4413      	add	r3, r2
 80047b4:	4a03      	ldr	r2, [pc, #12]	; (80047c4 <HAL_IncTick+0x20>)
 80047b6:	6013      	str	r3, [r2, #0]
}
 80047b8:	bf00      	nop
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bc80      	pop	{r7}
 80047be:	4770      	bx	lr
 80047c0:	200000b0 	.word	0x200000b0
 80047c4:	200006d4 	.word	0x200006d4

080047c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0
  return uwTick;
 80047cc:	4b02      	ldr	r3, [pc, #8]	; (80047d8 <HAL_GetTick+0x10>)
 80047ce:	681b      	ldr	r3, [r3, #0]
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bc80      	pop	{r7}
 80047d6:	4770      	bx	lr
 80047d8:	200006d4 	.word	0x200006d4

080047dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80047e4:	f7ff fff0 	bl	80047c8 <HAL_GetTick>
 80047e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f4:	d005      	beq.n	8004802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80047f6:	4b0a      	ldr	r3, [pc, #40]	; (8004820 <HAL_Delay+0x44>)
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	461a      	mov	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	4413      	add	r3, r2
 8004800:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004802:	bf00      	nop
 8004804:	f7ff ffe0 	bl	80047c8 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	429a      	cmp	r2, r3
 8004812:	d8f7      	bhi.n	8004804 <HAL_Delay+0x28>
  {
  }
}
 8004814:	bf00      	nop
 8004816:	bf00      	nop
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	200000b0 	.word	0x200000b0

08004824 <__NVIC_SetPriorityGrouping>:
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f003 0307 	and.w	r3, r3, #7
 8004832:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004834:	4b0c      	ldr	r3, [pc, #48]	; (8004868 <__NVIC_SetPriorityGrouping+0x44>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004840:	4013      	ands	r3, r2
 8004842:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800484c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004850:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004856:	4a04      	ldr	r2, [pc, #16]	; (8004868 <__NVIC_SetPriorityGrouping+0x44>)
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	60d3      	str	r3, [r2, #12]
}
 800485c:	bf00      	nop
 800485e:	3714      	adds	r7, #20
 8004860:	46bd      	mov	sp, r7
 8004862:	bc80      	pop	{r7}
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	e000ed00 	.word	0xe000ed00

0800486c <__NVIC_GetPriorityGrouping>:
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004870:	4b04      	ldr	r3, [pc, #16]	; (8004884 <__NVIC_GetPriorityGrouping+0x18>)
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	0a1b      	lsrs	r3, r3, #8
 8004876:	f003 0307 	and.w	r3, r3, #7
}
 800487a:	4618      	mov	r0, r3
 800487c:	46bd      	mov	sp, r7
 800487e:	bc80      	pop	{r7}
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	e000ed00 	.word	0xe000ed00

08004888 <__NVIC_EnableIRQ>:
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	4603      	mov	r3, r0
 8004890:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004896:	2b00      	cmp	r3, #0
 8004898:	db0b      	blt.n	80048b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800489a:	79fb      	ldrb	r3, [r7, #7]
 800489c:	f003 021f 	and.w	r2, r3, #31
 80048a0:	4906      	ldr	r1, [pc, #24]	; (80048bc <__NVIC_EnableIRQ+0x34>)
 80048a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048a6:	095b      	lsrs	r3, r3, #5
 80048a8:	2001      	movs	r0, #1
 80048aa:	fa00 f202 	lsl.w	r2, r0, r2
 80048ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80048b2:	bf00      	nop
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bc80      	pop	{r7}
 80048ba:	4770      	bx	lr
 80048bc:	e000e100 	.word	0xe000e100

080048c0 <__NVIC_SetPriority>:
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	4603      	mov	r3, r0
 80048c8:	6039      	str	r1, [r7, #0]
 80048ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	db0a      	blt.n	80048ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	b2da      	uxtb	r2, r3
 80048d8:	490c      	ldr	r1, [pc, #48]	; (800490c <__NVIC_SetPriority+0x4c>)
 80048da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048de:	0112      	lsls	r2, r2, #4
 80048e0:	b2d2      	uxtb	r2, r2
 80048e2:	440b      	add	r3, r1
 80048e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80048e8:	e00a      	b.n	8004900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	b2da      	uxtb	r2, r3
 80048ee:	4908      	ldr	r1, [pc, #32]	; (8004910 <__NVIC_SetPriority+0x50>)
 80048f0:	79fb      	ldrb	r3, [r7, #7]
 80048f2:	f003 030f 	and.w	r3, r3, #15
 80048f6:	3b04      	subs	r3, #4
 80048f8:	0112      	lsls	r2, r2, #4
 80048fa:	b2d2      	uxtb	r2, r2
 80048fc:	440b      	add	r3, r1
 80048fe:	761a      	strb	r2, [r3, #24]
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	bc80      	pop	{r7}
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	e000e100 	.word	0xe000e100
 8004910:	e000ed00 	.word	0xe000ed00

08004914 <NVIC_EncodePriority>:
{
 8004914:	b480      	push	{r7}
 8004916:	b089      	sub	sp, #36	; 0x24
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	f1c3 0307 	rsb	r3, r3, #7
 800492e:	2b04      	cmp	r3, #4
 8004930:	bf28      	it	cs
 8004932:	2304      	movcs	r3, #4
 8004934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	3304      	adds	r3, #4
 800493a:	2b06      	cmp	r3, #6
 800493c:	d902      	bls.n	8004944 <NVIC_EncodePriority+0x30>
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	3b03      	subs	r3, #3
 8004942:	e000      	b.n	8004946 <NVIC_EncodePriority+0x32>
 8004944:	2300      	movs	r3, #0
 8004946:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004948:	f04f 32ff 	mov.w	r2, #4294967295
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	fa02 f303 	lsl.w	r3, r2, r3
 8004952:	43da      	mvns	r2, r3
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	401a      	ands	r2, r3
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800495c:	f04f 31ff 	mov.w	r1, #4294967295
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	fa01 f303 	lsl.w	r3, r1, r3
 8004966:	43d9      	mvns	r1, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800496c:	4313      	orrs	r3, r2
}
 800496e:	4618      	mov	r0, r3
 8004970:	3724      	adds	r7, #36	; 0x24
 8004972:	46bd      	mov	sp, r7
 8004974:	bc80      	pop	{r7}
 8004976:	4770      	bx	lr

08004978 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f7ff ff4f 	bl	8004824 <__NVIC_SetPriorityGrouping>
}
 8004986:	bf00      	nop
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800498e:	b580      	push	{r7, lr}
 8004990:	b086      	sub	sp, #24
 8004992:	af00      	add	r7, sp, #0
 8004994:	4603      	mov	r3, r0
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	607a      	str	r2, [r7, #4]
 800499a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800499c:	2300      	movs	r3, #0
 800499e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80049a0:	f7ff ff64 	bl	800486c <__NVIC_GetPriorityGrouping>
 80049a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	68b9      	ldr	r1, [r7, #8]
 80049aa:	6978      	ldr	r0, [r7, #20]
 80049ac:	f7ff ffb2 	bl	8004914 <NVIC_EncodePriority>
 80049b0:	4602      	mov	r2, r0
 80049b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049b6:	4611      	mov	r1, r2
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff ff81 	bl	80048c0 <__NVIC_SetPriority>
}
 80049be:	bf00      	nop
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b082      	sub	sp, #8
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	4603      	mov	r3, r0
 80049ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7ff ff57 	bl	8004888 <__NVIC_EnableIRQ>
}
 80049da:	bf00      	nop
 80049dc:	3708      	adds	r7, #8
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
	...

080049e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b08b      	sub	sp, #44	; 0x2c
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80049ee:	2300      	movs	r3, #0
 80049f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80049f2:	2300      	movs	r3, #0
 80049f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049f6:	e169      	b.n	8004ccc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80049f8:	2201      	movs	r2, #1
 80049fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004a00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	69fa      	ldr	r2, [r7, #28]
 8004a08:	4013      	ands	r3, r2
 8004a0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004a0c:	69ba      	ldr	r2, [r7, #24]
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	f040 8158 	bne.w	8004cc6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	4a9a      	ldr	r2, [pc, #616]	; (8004c84 <HAL_GPIO_Init+0x2a0>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d05e      	beq.n	8004ade <HAL_GPIO_Init+0xfa>
 8004a20:	4a98      	ldr	r2, [pc, #608]	; (8004c84 <HAL_GPIO_Init+0x2a0>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d875      	bhi.n	8004b12 <HAL_GPIO_Init+0x12e>
 8004a26:	4a98      	ldr	r2, [pc, #608]	; (8004c88 <HAL_GPIO_Init+0x2a4>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d058      	beq.n	8004ade <HAL_GPIO_Init+0xfa>
 8004a2c:	4a96      	ldr	r2, [pc, #600]	; (8004c88 <HAL_GPIO_Init+0x2a4>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d86f      	bhi.n	8004b12 <HAL_GPIO_Init+0x12e>
 8004a32:	4a96      	ldr	r2, [pc, #600]	; (8004c8c <HAL_GPIO_Init+0x2a8>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d052      	beq.n	8004ade <HAL_GPIO_Init+0xfa>
 8004a38:	4a94      	ldr	r2, [pc, #592]	; (8004c8c <HAL_GPIO_Init+0x2a8>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d869      	bhi.n	8004b12 <HAL_GPIO_Init+0x12e>
 8004a3e:	4a94      	ldr	r2, [pc, #592]	; (8004c90 <HAL_GPIO_Init+0x2ac>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d04c      	beq.n	8004ade <HAL_GPIO_Init+0xfa>
 8004a44:	4a92      	ldr	r2, [pc, #584]	; (8004c90 <HAL_GPIO_Init+0x2ac>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d863      	bhi.n	8004b12 <HAL_GPIO_Init+0x12e>
 8004a4a:	4a92      	ldr	r2, [pc, #584]	; (8004c94 <HAL_GPIO_Init+0x2b0>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d046      	beq.n	8004ade <HAL_GPIO_Init+0xfa>
 8004a50:	4a90      	ldr	r2, [pc, #576]	; (8004c94 <HAL_GPIO_Init+0x2b0>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d85d      	bhi.n	8004b12 <HAL_GPIO_Init+0x12e>
 8004a56:	2b12      	cmp	r3, #18
 8004a58:	d82a      	bhi.n	8004ab0 <HAL_GPIO_Init+0xcc>
 8004a5a:	2b12      	cmp	r3, #18
 8004a5c:	d859      	bhi.n	8004b12 <HAL_GPIO_Init+0x12e>
 8004a5e:	a201      	add	r2, pc, #4	; (adr r2, 8004a64 <HAL_GPIO_Init+0x80>)
 8004a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a64:	08004adf 	.word	0x08004adf
 8004a68:	08004ab9 	.word	0x08004ab9
 8004a6c:	08004acb 	.word	0x08004acb
 8004a70:	08004b0d 	.word	0x08004b0d
 8004a74:	08004b13 	.word	0x08004b13
 8004a78:	08004b13 	.word	0x08004b13
 8004a7c:	08004b13 	.word	0x08004b13
 8004a80:	08004b13 	.word	0x08004b13
 8004a84:	08004b13 	.word	0x08004b13
 8004a88:	08004b13 	.word	0x08004b13
 8004a8c:	08004b13 	.word	0x08004b13
 8004a90:	08004b13 	.word	0x08004b13
 8004a94:	08004b13 	.word	0x08004b13
 8004a98:	08004b13 	.word	0x08004b13
 8004a9c:	08004b13 	.word	0x08004b13
 8004aa0:	08004b13 	.word	0x08004b13
 8004aa4:	08004b13 	.word	0x08004b13
 8004aa8:	08004ac1 	.word	0x08004ac1
 8004aac:	08004ad5 	.word	0x08004ad5
 8004ab0:	4a79      	ldr	r2, [pc, #484]	; (8004c98 <HAL_GPIO_Init+0x2b4>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d013      	beq.n	8004ade <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004ab6:	e02c      	b.n	8004b12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	623b      	str	r3, [r7, #32]
          break;
 8004abe:	e029      	b.n	8004b14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	3304      	adds	r3, #4
 8004ac6:	623b      	str	r3, [r7, #32]
          break;
 8004ac8:	e024      	b.n	8004b14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	3308      	adds	r3, #8
 8004ad0:	623b      	str	r3, [r7, #32]
          break;
 8004ad2:	e01f      	b.n	8004b14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	330c      	adds	r3, #12
 8004ada:	623b      	str	r3, [r7, #32]
          break;
 8004adc:	e01a      	b.n	8004b14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d102      	bne.n	8004aec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004ae6:	2304      	movs	r3, #4
 8004ae8:	623b      	str	r3, [r7, #32]
          break;
 8004aea:	e013      	b.n	8004b14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d105      	bne.n	8004b00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004af4:	2308      	movs	r3, #8
 8004af6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	611a      	str	r2, [r3, #16]
          break;
 8004afe:	e009      	b.n	8004b14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b00:	2308      	movs	r3, #8
 8004b02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	69fa      	ldr	r2, [r7, #28]
 8004b08:	615a      	str	r2, [r3, #20]
          break;
 8004b0a:	e003      	b.n	8004b14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	623b      	str	r3, [r7, #32]
          break;
 8004b10:	e000      	b.n	8004b14 <HAL_GPIO_Init+0x130>
          break;
 8004b12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	2bff      	cmp	r3, #255	; 0xff
 8004b18:	d801      	bhi.n	8004b1e <HAL_GPIO_Init+0x13a>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	e001      	b.n	8004b22 <HAL_GPIO_Init+0x13e>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3304      	adds	r3, #4
 8004b22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	2bff      	cmp	r3, #255	; 0xff
 8004b28:	d802      	bhi.n	8004b30 <HAL_GPIO_Init+0x14c>
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	e002      	b.n	8004b36 <HAL_GPIO_Init+0x152>
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	3b08      	subs	r3, #8
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	210f      	movs	r1, #15
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	fa01 f303 	lsl.w	r3, r1, r3
 8004b44:	43db      	mvns	r3, r3
 8004b46:	401a      	ands	r2, r3
 8004b48:	6a39      	ldr	r1, [r7, #32]
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b50:	431a      	orrs	r2, r3
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f000 80b1 	beq.w	8004cc6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004b64:	4b4d      	ldr	r3, [pc, #308]	; (8004c9c <HAL_GPIO_Init+0x2b8>)
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	4a4c      	ldr	r2, [pc, #304]	; (8004c9c <HAL_GPIO_Init+0x2b8>)
 8004b6a:	f043 0301 	orr.w	r3, r3, #1
 8004b6e:	6193      	str	r3, [r2, #24]
 8004b70:	4b4a      	ldr	r3, [pc, #296]	; (8004c9c <HAL_GPIO_Init+0x2b8>)
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	60bb      	str	r3, [r7, #8]
 8004b7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004b7c:	4a48      	ldr	r2, [pc, #288]	; (8004ca0 <HAL_GPIO_Init+0x2bc>)
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b80:	089b      	lsrs	r3, r3, #2
 8004b82:	3302      	adds	r3, #2
 8004b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8c:	f003 0303 	and.w	r3, r3, #3
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	220f      	movs	r2, #15
 8004b94:	fa02 f303 	lsl.w	r3, r2, r3
 8004b98:	43db      	mvns	r3, r3
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a40      	ldr	r2, [pc, #256]	; (8004ca4 <HAL_GPIO_Init+0x2c0>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d013      	beq.n	8004bd0 <HAL_GPIO_Init+0x1ec>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a3f      	ldr	r2, [pc, #252]	; (8004ca8 <HAL_GPIO_Init+0x2c4>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00d      	beq.n	8004bcc <HAL_GPIO_Init+0x1e8>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a3e      	ldr	r2, [pc, #248]	; (8004cac <HAL_GPIO_Init+0x2c8>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d007      	beq.n	8004bc8 <HAL_GPIO_Init+0x1e4>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a3d      	ldr	r2, [pc, #244]	; (8004cb0 <HAL_GPIO_Init+0x2cc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d101      	bne.n	8004bc4 <HAL_GPIO_Init+0x1e0>
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e006      	b.n	8004bd2 <HAL_GPIO_Init+0x1ee>
 8004bc4:	2304      	movs	r3, #4
 8004bc6:	e004      	b.n	8004bd2 <HAL_GPIO_Init+0x1ee>
 8004bc8:	2302      	movs	r3, #2
 8004bca:	e002      	b.n	8004bd2 <HAL_GPIO_Init+0x1ee>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e000      	b.n	8004bd2 <HAL_GPIO_Init+0x1ee>
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bd4:	f002 0203 	and.w	r2, r2, #3
 8004bd8:	0092      	lsls	r2, r2, #2
 8004bda:	4093      	lsls	r3, r2
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004be2:	492f      	ldr	r1, [pc, #188]	; (8004ca0 <HAL_GPIO_Init+0x2bc>)
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	089b      	lsrs	r3, r3, #2
 8004be8:	3302      	adds	r3, #2
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d006      	beq.n	8004c0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004bfc:	4b2d      	ldr	r3, [pc, #180]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	492c      	ldr	r1, [pc, #176]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	608b      	str	r3, [r1, #8]
 8004c08:	e006      	b.n	8004c18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004c0a:	4b2a      	ldr	r3, [pc, #168]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c0c:	689a      	ldr	r2, [r3, #8]
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	43db      	mvns	r3, r3
 8004c12:	4928      	ldr	r1, [pc, #160]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c14:	4013      	ands	r3, r2
 8004c16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d006      	beq.n	8004c32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004c24:	4b23      	ldr	r3, [pc, #140]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c26:	68da      	ldr	r2, [r3, #12]
 8004c28:	4922      	ldr	r1, [pc, #136]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	60cb      	str	r3, [r1, #12]
 8004c30:	e006      	b.n	8004c40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004c32:	4b20      	ldr	r3, [pc, #128]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	491e      	ldr	r1, [pc, #120]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d006      	beq.n	8004c5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004c4c:	4b19      	ldr	r3, [pc, #100]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c4e:	685a      	ldr	r2, [r3, #4]
 8004c50:	4918      	ldr	r1, [pc, #96]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	604b      	str	r3, [r1, #4]
 8004c58:	e006      	b.n	8004c68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004c5a:	4b16      	ldr	r3, [pc, #88]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c5c:	685a      	ldr	r2, [r3, #4]
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	43db      	mvns	r3, r3
 8004c62:	4914      	ldr	r1, [pc, #80]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c64:	4013      	ands	r3, r2
 8004c66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d021      	beq.n	8004cb8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004c74:	4b0f      	ldr	r3, [pc, #60]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	490e      	ldr	r1, [pc, #56]	; (8004cb4 <HAL_GPIO_Init+0x2d0>)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	600b      	str	r3, [r1, #0]
 8004c80:	e021      	b.n	8004cc6 <HAL_GPIO_Init+0x2e2>
 8004c82:	bf00      	nop
 8004c84:	10320000 	.word	0x10320000
 8004c88:	10310000 	.word	0x10310000
 8004c8c:	10220000 	.word	0x10220000
 8004c90:	10210000 	.word	0x10210000
 8004c94:	10120000 	.word	0x10120000
 8004c98:	10110000 	.word	0x10110000
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	40010000 	.word	0x40010000
 8004ca4:	40010800 	.word	0x40010800
 8004ca8:	40010c00 	.word	0x40010c00
 8004cac:	40011000 	.word	0x40011000
 8004cb0:	40011400 	.word	0x40011400
 8004cb4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004cb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	43db      	mvns	r3, r3
 8004cc0:	4909      	ldr	r1, [pc, #36]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc8:	3301      	adds	r3, #1
 8004cca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f47f ae8e 	bne.w	80049f8 <HAL_GPIO_Init+0x14>
  }
}
 8004cdc:	bf00      	nop
 8004cde:	bf00      	nop
 8004ce0:	372c      	adds	r7, #44	; 0x2c
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr
 8004ce8:	40010400 	.word	0x40010400

08004cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	807b      	strh	r3, [r7, #2]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004cfc:	787b      	ldrb	r3, [r7, #1]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d003      	beq.n	8004d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d02:	887a      	ldrh	r2, [r7, #2]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004d08:	e003      	b.n	8004d12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004d0a:	887b      	ldrh	r3, [r7, #2]
 8004d0c:	041a      	lsls	r2, r3, #16
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	611a      	str	r2, [r3, #16]
}
 8004d12:	bf00      	nop
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bc80      	pop	{r7}
 8004d1a:	4770      	bx	lr

08004d1c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	460b      	mov	r3, r1
 8004d26:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004d2e:	887a      	ldrh	r2, [r7, #2]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	4013      	ands	r3, r2
 8004d34:	041a      	lsls	r2, r3, #16
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	43d9      	mvns	r1, r3
 8004d3a:	887b      	ldrh	r3, [r7, #2]
 8004d3c:	400b      	ands	r3, r1
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	611a      	str	r2, [r3, #16]
}
 8004d44:	bf00      	nop
 8004d46:	3714      	adds	r7, #20
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bc80      	pop	{r7}
 8004d4c:	4770      	bx	lr
	...

08004d50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	4603      	mov	r3, r0
 8004d58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004d5a:	4b08      	ldr	r3, [pc, #32]	; (8004d7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d5c:	695a      	ldr	r2, [r3, #20]
 8004d5e:	88fb      	ldrh	r3, [r7, #6]
 8004d60:	4013      	ands	r3, r2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d006      	beq.n	8004d74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d66:	4a05      	ldr	r2, [pc, #20]	; (8004d7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d68:	88fb      	ldrh	r3, [r7, #6]
 8004d6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d6c:	88fb      	ldrh	r3, [r7, #6]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fd fa55 	bl	800221e <HAL_GPIO_EXTI_Callback>
  }
}
 8004d74:	bf00      	nop
 8004d76:	3708      	adds	r7, #8
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40010400 	.word	0x40010400

08004d80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e12b      	b.n	8004fea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d106      	bne.n	8004dac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7fd f92a 	bl	8002000 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2224      	movs	r2, #36	; 0x24
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f022 0201 	bic.w	r2, r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004de2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004de4:	f000 fe10 	bl	8005a08 <HAL_RCC_GetPCLK1Freq>
 8004de8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	4a81      	ldr	r2, [pc, #516]	; (8004ff4 <HAL_I2C_Init+0x274>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d807      	bhi.n	8004e04 <HAL_I2C_Init+0x84>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	4a80      	ldr	r2, [pc, #512]	; (8004ff8 <HAL_I2C_Init+0x278>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	bf94      	ite	ls
 8004dfc:	2301      	movls	r3, #1
 8004dfe:	2300      	movhi	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	e006      	b.n	8004e12 <HAL_I2C_Init+0x92>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4a7d      	ldr	r2, [pc, #500]	; (8004ffc <HAL_I2C_Init+0x27c>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	bf94      	ite	ls
 8004e0c:	2301      	movls	r3, #1
 8004e0e:	2300      	movhi	r3, #0
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d001      	beq.n	8004e1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e0e7      	b.n	8004fea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	4a78      	ldr	r2, [pc, #480]	; (8005000 <HAL_I2C_Init+0x280>)
 8004e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e22:	0c9b      	lsrs	r3, r3, #18
 8004e24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	430a      	orrs	r2, r1
 8004e38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	4a6a      	ldr	r2, [pc, #424]	; (8004ff4 <HAL_I2C_Init+0x274>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d802      	bhi.n	8004e54 <HAL_I2C_Init+0xd4>
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	3301      	adds	r3, #1
 8004e52:	e009      	b.n	8004e68 <HAL_I2C_Init+0xe8>
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004e5a:	fb02 f303 	mul.w	r3, r2, r3
 8004e5e:	4a69      	ldr	r2, [pc, #420]	; (8005004 <HAL_I2C_Init+0x284>)
 8004e60:	fba2 2303 	umull	r2, r3, r2, r3
 8004e64:	099b      	lsrs	r3, r3, #6
 8004e66:	3301      	adds	r3, #1
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	6812      	ldr	r2, [r2, #0]
 8004e6c:	430b      	orrs	r3, r1
 8004e6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	69db      	ldr	r3, [r3, #28]
 8004e76:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004e7a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	495c      	ldr	r1, [pc, #368]	; (8004ff4 <HAL_I2C_Init+0x274>)
 8004e84:	428b      	cmp	r3, r1
 8004e86:	d819      	bhi.n	8004ebc <HAL_I2C_Init+0x13c>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	1e59      	subs	r1, r3, #1
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e96:	1c59      	adds	r1, r3, #1
 8004e98:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004e9c:	400b      	ands	r3, r1
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00a      	beq.n	8004eb8 <HAL_I2C_Init+0x138>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	1e59      	subs	r1, r3, #1
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	005b      	lsls	r3, r3, #1
 8004eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eb6:	e051      	b.n	8004f5c <HAL_I2C_Init+0x1dc>
 8004eb8:	2304      	movs	r3, #4
 8004eba:	e04f      	b.n	8004f5c <HAL_I2C_Init+0x1dc>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d111      	bne.n	8004ee8 <HAL_I2C_Init+0x168>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	1e58      	subs	r0, r3, #1
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6859      	ldr	r1, [r3, #4]
 8004ecc:	460b      	mov	r3, r1
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	440b      	add	r3, r1
 8004ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	bf0c      	ite	eq
 8004ee0:	2301      	moveq	r3, #1
 8004ee2:	2300      	movne	r3, #0
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	e012      	b.n	8004f0e <HAL_I2C_Init+0x18e>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	1e58      	subs	r0, r3, #1
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6859      	ldr	r1, [r3, #4]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	440b      	add	r3, r1
 8004ef6:	0099      	lsls	r1, r3, #2
 8004ef8:	440b      	add	r3, r1
 8004efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004efe:	3301      	adds	r3, #1
 8004f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	bf0c      	ite	eq
 8004f08:	2301      	moveq	r3, #1
 8004f0a:	2300      	movne	r3, #0
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <HAL_I2C_Init+0x196>
 8004f12:	2301      	movs	r3, #1
 8004f14:	e022      	b.n	8004f5c <HAL_I2C_Init+0x1dc>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10e      	bne.n	8004f3c <HAL_I2C_Init+0x1bc>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	1e58      	subs	r0, r3, #1
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6859      	ldr	r1, [r3, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	440b      	add	r3, r1
 8004f2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f30:	3301      	adds	r3, #1
 8004f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f3a:	e00f      	b.n	8004f5c <HAL_I2C_Init+0x1dc>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	1e58      	subs	r0, r3, #1
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6859      	ldr	r1, [r3, #4]
 8004f44:	460b      	mov	r3, r1
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	0099      	lsls	r1, r3, #2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f52:	3301      	adds	r3, #1
 8004f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f5c:	6879      	ldr	r1, [r7, #4]
 8004f5e:	6809      	ldr	r1, [r1, #0]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	69da      	ldr	r2, [r3, #28]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	431a      	orrs	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004f8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	6911      	ldr	r1, [r2, #16]
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	68d2      	ldr	r2, [r2, #12]
 8004f96:	4311      	orrs	r1, r2
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6812      	ldr	r2, [r2, #0]
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	695a      	ldr	r2, [r3, #20]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f042 0201 	orr.w	r2, r2, #1
 8004fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	000186a0 	.word	0x000186a0
 8004ff8:	001e847f 	.word	0x001e847f
 8004ffc:	003d08ff 	.word	0x003d08ff
 8005000:	431bde83 	.word	0x431bde83
 8005004:	10624dd3 	.word	0x10624dd3

08005008 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e304      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 8087 	beq.w	8005136 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005028:	4b92      	ldr	r3, [pc, #584]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 030c 	and.w	r3, r3, #12
 8005030:	2b04      	cmp	r3, #4
 8005032:	d00c      	beq.n	800504e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005034:	4b8f      	ldr	r3, [pc, #572]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f003 030c 	and.w	r3, r3, #12
 800503c:	2b08      	cmp	r3, #8
 800503e:	d112      	bne.n	8005066 <HAL_RCC_OscConfig+0x5e>
 8005040:	4b8c      	ldr	r3, [pc, #560]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005048:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800504c:	d10b      	bne.n	8005066 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800504e:	4b89      	ldr	r3, [pc, #548]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d06c      	beq.n	8005134 <HAL_RCC_OscConfig+0x12c>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d168      	bne.n	8005134 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e2de      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800506e:	d106      	bne.n	800507e <HAL_RCC_OscConfig+0x76>
 8005070:	4b80      	ldr	r3, [pc, #512]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a7f      	ldr	r2, [pc, #508]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005076:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800507a:	6013      	str	r3, [r2, #0]
 800507c:	e02e      	b.n	80050dc <HAL_RCC_OscConfig+0xd4>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d10c      	bne.n	80050a0 <HAL_RCC_OscConfig+0x98>
 8005086:	4b7b      	ldr	r3, [pc, #492]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a7a      	ldr	r2, [pc, #488]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 800508c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005090:	6013      	str	r3, [r2, #0]
 8005092:	4b78      	ldr	r3, [pc, #480]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a77      	ldr	r2, [pc, #476]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005098:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800509c:	6013      	str	r3, [r2, #0]
 800509e:	e01d      	b.n	80050dc <HAL_RCC_OscConfig+0xd4>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050a8:	d10c      	bne.n	80050c4 <HAL_RCC_OscConfig+0xbc>
 80050aa:	4b72      	ldr	r3, [pc, #456]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a71      	ldr	r2, [pc, #452]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80050b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050b4:	6013      	str	r3, [r2, #0]
 80050b6:	4b6f      	ldr	r3, [pc, #444]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a6e      	ldr	r2, [pc, #440]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80050bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050c0:	6013      	str	r3, [r2, #0]
 80050c2:	e00b      	b.n	80050dc <HAL_RCC_OscConfig+0xd4>
 80050c4:	4b6b      	ldr	r3, [pc, #428]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a6a      	ldr	r2, [pc, #424]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80050ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050ce:	6013      	str	r3, [r2, #0]
 80050d0:	4b68      	ldr	r3, [pc, #416]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a67      	ldr	r2, [pc, #412]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80050d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d013      	beq.n	800510c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e4:	f7ff fb70 	bl	80047c8 <HAL_GetTick>
 80050e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050ec:	f7ff fb6c 	bl	80047c8 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b64      	cmp	r3, #100	; 0x64
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e292      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050fe:	4b5d      	ldr	r3, [pc, #372]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d0f0      	beq.n	80050ec <HAL_RCC_OscConfig+0xe4>
 800510a:	e014      	b.n	8005136 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510c:	f7ff fb5c 	bl	80047c8 <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005112:	e008      	b.n	8005126 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005114:	f7ff fb58 	bl	80047c8 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b64      	cmp	r3, #100	; 0x64
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e27e      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005126:	4b53      	ldr	r3, [pc, #332]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1f0      	bne.n	8005114 <HAL_RCC_OscConfig+0x10c>
 8005132:	e000      	b.n	8005136 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005134:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0302 	and.w	r3, r3, #2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d063      	beq.n	800520a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005142:	4b4c      	ldr	r3, [pc, #304]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f003 030c 	and.w	r3, r3, #12
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00b      	beq.n	8005166 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800514e:	4b49      	ldr	r3, [pc, #292]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f003 030c 	and.w	r3, r3, #12
 8005156:	2b08      	cmp	r3, #8
 8005158:	d11c      	bne.n	8005194 <HAL_RCC_OscConfig+0x18c>
 800515a:	4b46      	ldr	r3, [pc, #280]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d116      	bne.n	8005194 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005166:	4b43      	ldr	r3, [pc, #268]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d005      	beq.n	800517e <HAL_RCC_OscConfig+0x176>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	695b      	ldr	r3, [r3, #20]
 8005176:	2b01      	cmp	r3, #1
 8005178:	d001      	beq.n	800517e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e252      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800517e:	4b3d      	ldr	r3, [pc, #244]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	00db      	lsls	r3, r3, #3
 800518c:	4939      	ldr	r1, [pc, #228]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 800518e:	4313      	orrs	r3, r2
 8005190:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005192:	e03a      	b.n	800520a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	695b      	ldr	r3, [r3, #20]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d020      	beq.n	80051de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800519c:	4b36      	ldr	r3, [pc, #216]	; (8005278 <HAL_RCC_OscConfig+0x270>)
 800519e:	2201      	movs	r2, #1
 80051a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a2:	f7ff fb11 	bl	80047c8 <HAL_GetTick>
 80051a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051a8:	e008      	b.n	80051bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051aa:	f7ff fb0d 	bl	80047c8 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d901      	bls.n	80051bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e233      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051bc:	4b2d      	ldr	r3, [pc, #180]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d0f0      	beq.n	80051aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051c8:	4b2a      	ldr	r3, [pc, #168]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	00db      	lsls	r3, r3, #3
 80051d6:	4927      	ldr	r1, [pc, #156]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	600b      	str	r3, [r1, #0]
 80051dc:	e015      	b.n	800520a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051de:	4b26      	ldr	r3, [pc, #152]	; (8005278 <HAL_RCC_OscConfig+0x270>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e4:	f7ff faf0 	bl	80047c8 <HAL_GetTick>
 80051e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ea:	e008      	b.n	80051fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051ec:	f7ff faec 	bl	80047c8 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d901      	bls.n	80051fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e212      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051fe:	4b1d      	ldr	r3, [pc, #116]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1f0      	bne.n	80051ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0308 	and.w	r3, r3, #8
 8005212:	2b00      	cmp	r3, #0
 8005214:	d03a      	beq.n	800528c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d019      	beq.n	8005252 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800521e:	4b17      	ldr	r3, [pc, #92]	; (800527c <HAL_RCC_OscConfig+0x274>)
 8005220:	2201      	movs	r2, #1
 8005222:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005224:	f7ff fad0 	bl	80047c8 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800522c:	f7ff facc 	bl	80047c8 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e1f2      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800523e:	4b0d      	ldr	r3, [pc, #52]	; (8005274 <HAL_RCC_OscConfig+0x26c>)
 8005240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0f0      	beq.n	800522c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800524a:	2001      	movs	r0, #1
 800524c:	f000 fc34 	bl	8005ab8 <RCC_Delay>
 8005250:	e01c      	b.n	800528c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005252:	4b0a      	ldr	r3, [pc, #40]	; (800527c <HAL_RCC_OscConfig+0x274>)
 8005254:	2200      	movs	r2, #0
 8005256:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005258:	f7ff fab6 	bl	80047c8 <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800525e:	e00f      	b.n	8005280 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005260:	f7ff fab2 	bl	80047c8 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b02      	cmp	r3, #2
 800526c:	d908      	bls.n	8005280 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e1d8      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
 8005272:	bf00      	nop
 8005274:	40021000 	.word	0x40021000
 8005278:	42420000 	.word	0x42420000
 800527c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005280:	4b9b      	ldr	r3, [pc, #620]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1e9      	bne.n	8005260 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 80a6 	beq.w	80053e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800529a:	2300      	movs	r3, #0
 800529c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800529e:	4b94      	ldr	r3, [pc, #592]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10d      	bne.n	80052c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052aa:	4b91      	ldr	r3, [pc, #580]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80052ac:	69db      	ldr	r3, [r3, #28]
 80052ae:	4a90      	ldr	r2, [pc, #576]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80052b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052b4:	61d3      	str	r3, [r2, #28]
 80052b6:	4b8e      	ldr	r3, [pc, #568]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80052b8:	69db      	ldr	r3, [r3, #28]
 80052ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052be:	60bb      	str	r3, [r7, #8]
 80052c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052c2:	2301      	movs	r3, #1
 80052c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c6:	4b8b      	ldr	r3, [pc, #556]	; (80054f4 <HAL_RCC_OscConfig+0x4ec>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d118      	bne.n	8005304 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052d2:	4b88      	ldr	r3, [pc, #544]	; (80054f4 <HAL_RCC_OscConfig+0x4ec>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a87      	ldr	r2, [pc, #540]	; (80054f4 <HAL_RCC_OscConfig+0x4ec>)
 80052d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052de:	f7ff fa73 	bl	80047c8 <HAL_GetTick>
 80052e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e4:	e008      	b.n	80052f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052e6:	f7ff fa6f 	bl	80047c8 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	2b64      	cmp	r3, #100	; 0x64
 80052f2:	d901      	bls.n	80052f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e195      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052f8:	4b7e      	ldr	r3, [pc, #504]	; (80054f4 <HAL_RCC_OscConfig+0x4ec>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005300:	2b00      	cmp	r3, #0
 8005302:	d0f0      	beq.n	80052e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d106      	bne.n	800531a <HAL_RCC_OscConfig+0x312>
 800530c:	4b78      	ldr	r3, [pc, #480]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	4a77      	ldr	r2, [pc, #476]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005312:	f043 0301 	orr.w	r3, r3, #1
 8005316:	6213      	str	r3, [r2, #32]
 8005318:	e02d      	b.n	8005376 <HAL_RCC_OscConfig+0x36e>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10c      	bne.n	800533c <HAL_RCC_OscConfig+0x334>
 8005322:	4b73      	ldr	r3, [pc, #460]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	4a72      	ldr	r2, [pc, #456]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005328:	f023 0301 	bic.w	r3, r3, #1
 800532c:	6213      	str	r3, [r2, #32]
 800532e:	4b70      	ldr	r3, [pc, #448]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005330:	6a1b      	ldr	r3, [r3, #32]
 8005332:	4a6f      	ldr	r2, [pc, #444]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005334:	f023 0304 	bic.w	r3, r3, #4
 8005338:	6213      	str	r3, [r2, #32]
 800533a:	e01c      	b.n	8005376 <HAL_RCC_OscConfig+0x36e>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	2b05      	cmp	r3, #5
 8005342:	d10c      	bne.n	800535e <HAL_RCC_OscConfig+0x356>
 8005344:	4b6a      	ldr	r3, [pc, #424]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	4a69      	ldr	r2, [pc, #420]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 800534a:	f043 0304 	orr.w	r3, r3, #4
 800534e:	6213      	str	r3, [r2, #32]
 8005350:	4b67      	ldr	r3, [pc, #412]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	4a66      	ldr	r2, [pc, #408]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005356:	f043 0301 	orr.w	r3, r3, #1
 800535a:	6213      	str	r3, [r2, #32]
 800535c:	e00b      	b.n	8005376 <HAL_RCC_OscConfig+0x36e>
 800535e:	4b64      	ldr	r3, [pc, #400]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	4a63      	ldr	r2, [pc, #396]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005364:	f023 0301 	bic.w	r3, r3, #1
 8005368:	6213      	str	r3, [r2, #32]
 800536a:	4b61      	ldr	r3, [pc, #388]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	4a60      	ldr	r2, [pc, #384]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005370:	f023 0304 	bic.w	r3, r3, #4
 8005374:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d015      	beq.n	80053aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800537e:	f7ff fa23 	bl	80047c8 <HAL_GetTick>
 8005382:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005384:	e00a      	b.n	800539c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005386:	f7ff fa1f 	bl	80047c8 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	f241 3288 	movw	r2, #5000	; 0x1388
 8005394:	4293      	cmp	r3, r2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e143      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800539c:	4b54      	ldr	r3, [pc, #336]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	f003 0302 	and.w	r3, r3, #2
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0ee      	beq.n	8005386 <HAL_RCC_OscConfig+0x37e>
 80053a8:	e014      	b.n	80053d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053aa:	f7ff fa0d 	bl	80047c8 <HAL_GetTick>
 80053ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053b0:	e00a      	b.n	80053c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053b2:	f7ff fa09 	bl	80047c8 <HAL_GetTick>
 80053b6:	4602      	mov	r2, r0
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	1ad3      	subs	r3, r2, r3
 80053bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d901      	bls.n	80053c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e12d      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053c8:	4b49      	ldr	r3, [pc, #292]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80053ca:	6a1b      	ldr	r3, [r3, #32]
 80053cc:	f003 0302 	and.w	r3, r3, #2
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1ee      	bne.n	80053b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80053d4:	7dfb      	ldrb	r3, [r7, #23]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d105      	bne.n	80053e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053da:	4b45      	ldr	r3, [pc, #276]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80053dc:	69db      	ldr	r3, [r3, #28]
 80053de:	4a44      	ldr	r2, [pc, #272]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80053e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053e4:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f000 808c 	beq.w	8005508 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80053f0:	4b3f      	ldr	r3, [pc, #252]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053fc:	d10e      	bne.n	800541c <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80053fe:	4b3c      	ldr	r3, [pc, #240]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005406:	2b08      	cmp	r3, #8
 8005408:	d108      	bne.n	800541c <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 800540a:	4b39      	ldr	r3, [pc, #228]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 800540c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005416:	d101      	bne.n	800541c <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e103      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005420:	2b02      	cmp	r3, #2
 8005422:	d14e      	bne.n	80054c2 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005424:	4b32      	ldr	r3, [pc, #200]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d009      	beq.n	8005444 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005430:	4b2f      	ldr	r3, [pc, #188]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005434:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 800543c:	429a      	cmp	r2, r3
 800543e:	d001      	beq.n	8005444 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e0ef      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005444:	4b2c      	ldr	r3, [pc, #176]	; (80054f8 <HAL_RCC_OscConfig+0x4f0>)
 8005446:	2200      	movs	r2, #0
 8005448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544a:	f7ff f9bd 	bl	80047c8 <HAL_GetTick>
 800544e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005450:	e008      	b.n	8005464 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005452:	f7ff f9b9 	bl	80047c8 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b64      	cmp	r3, #100	; 0x64
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e0df      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005464:	4b22      	ldr	r3, [pc, #136]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1f0      	bne.n	8005452 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005470:	4b1f      	ldr	r3, [pc, #124]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005474:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800547c:	491c      	ldr	r1, [pc, #112]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 800547e:	4313      	orrs	r3, r2
 8005480:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005482:	4b1b      	ldr	r3, [pc, #108]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005486:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548e:	4918      	ldr	r1, [pc, #96]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 8005490:	4313      	orrs	r3, r2
 8005492:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005494:	4b18      	ldr	r3, [pc, #96]	; (80054f8 <HAL_RCC_OscConfig+0x4f0>)
 8005496:	2201      	movs	r2, #1
 8005498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800549a:	f7ff f995 	bl	80047c8 <HAL_GetTick>
 800549e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80054a0:	e008      	b.n	80054b4 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80054a2:	f7ff f991 	bl	80047c8 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b64      	cmp	r3, #100	; 0x64
 80054ae:	d901      	bls.n	80054b4 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e0b7      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80054b4:	4b0e      	ldr	r3, [pc, #56]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d0f0      	beq.n	80054a2 <HAL_RCC_OscConfig+0x49a>
 80054c0:	e022      	b.n	8005508 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 80054c2:	4b0b      	ldr	r3, [pc, #44]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80054c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c6:	4a0a      	ldr	r2, [pc, #40]	; (80054f0 <HAL_RCC_OscConfig+0x4e8>)
 80054c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054cc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80054ce:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <HAL_RCC_OscConfig+0x4f0>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d4:	f7ff f978 	bl	80047c8 <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80054da:	e00f      	b.n	80054fc <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80054dc:	f7ff f974 	bl	80047c8 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b64      	cmp	r3, #100	; 0x64
 80054e8:	d908      	bls.n	80054fc <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e09a      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
 80054ee:	bf00      	nop
 80054f0:	40021000 	.word	0x40021000
 80054f4:	40007000 	.word	0x40007000
 80054f8:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80054fc:	4b4b      	ldr	r3, [pc, #300]	; (800562c <HAL_RCC_OscConfig+0x624>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d1e9      	bne.n	80054dc <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	2b00      	cmp	r3, #0
 800550e:	f000 8088 	beq.w	8005622 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005512:	4b46      	ldr	r3, [pc, #280]	; (800562c <HAL_RCC_OscConfig+0x624>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f003 030c 	and.w	r3, r3, #12
 800551a:	2b08      	cmp	r3, #8
 800551c:	d068      	beq.n	80055f0 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	2b02      	cmp	r3, #2
 8005524:	d14d      	bne.n	80055c2 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005526:	4b42      	ldr	r3, [pc, #264]	; (8005630 <HAL_RCC_OscConfig+0x628>)
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800552c:	f7ff f94c 	bl	80047c8 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005532:	e008      	b.n	8005546 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005534:	f7ff f948 	bl	80047c8 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b02      	cmp	r3, #2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e06e      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005546:	4b39      	ldr	r3, [pc, #228]	; (800562c <HAL_RCC_OscConfig+0x624>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f0      	bne.n	8005534 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005556:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800555a:	d10f      	bne.n	800557c <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 800555c:	4b33      	ldr	r3, [pc, #204]	; (800562c <HAL_RCC_OscConfig+0x624>)
 800555e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	4931      	ldr	r1, [pc, #196]	; (800562c <HAL_RCC_OscConfig+0x624>)
 8005566:	4313      	orrs	r3, r2
 8005568:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800556a:	4b30      	ldr	r3, [pc, #192]	; (800562c <HAL_RCC_OscConfig+0x624>)
 800556c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556e:	f023 020f 	bic.w	r2, r3, #15
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	492d      	ldr	r1, [pc, #180]	; (800562c <HAL_RCC_OscConfig+0x624>)
 8005578:	4313      	orrs	r3, r2
 800557a:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800557c:	4b2b      	ldr	r3, [pc, #172]	; (800562c <HAL_RCC_OscConfig+0x624>)
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558c:	430b      	orrs	r3, r1
 800558e:	4927      	ldr	r1, [pc, #156]	; (800562c <HAL_RCC_OscConfig+0x624>)
 8005590:	4313      	orrs	r3, r2
 8005592:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005594:	4b26      	ldr	r3, [pc, #152]	; (8005630 <HAL_RCC_OscConfig+0x628>)
 8005596:	2201      	movs	r2, #1
 8005598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800559a:	f7ff f915 	bl	80047c8 <HAL_GetTick>
 800559e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055a0:	e008      	b.n	80055b4 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055a2:	f7ff f911 	bl	80047c8 <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d901      	bls.n	80055b4 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e037      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055b4:	4b1d      	ldr	r3, [pc, #116]	; (800562c <HAL_RCC_OscConfig+0x624>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d0f0      	beq.n	80055a2 <HAL_RCC_OscConfig+0x59a>
 80055c0:	e02f      	b.n	8005622 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055c2:	4b1b      	ldr	r3, [pc, #108]	; (8005630 <HAL_RCC_OscConfig+0x628>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055c8:	f7ff f8fe 	bl	80047c8 <HAL_GetTick>
 80055cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055ce:	e008      	b.n	80055e2 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055d0:	f7ff f8fa 	bl	80047c8 <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d901      	bls.n	80055e2 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	e020      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055e2:	4b12      	ldr	r3, [pc, #72]	; (800562c <HAL_RCC_OscConfig+0x624>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1f0      	bne.n	80055d0 <HAL_RCC_OscConfig+0x5c8>
 80055ee:	e018      	b.n	8005622 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d101      	bne.n	80055fc <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e013      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80055fc:	4b0b      	ldr	r3, [pc, #44]	; (800562c <HAL_RCC_OscConfig+0x624>)
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560c:	429a      	cmp	r2, r3
 800560e:	d106      	bne.n	800561e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800561a:	429a      	cmp	r2, r3
 800561c:	d001      	beq.n	8005622 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e000      	b.n	8005624 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3718      	adds	r7, #24
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	40021000 	.word	0x40021000
 8005630:	42420060 	.word	0x42420060

08005634 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d101      	bne.n	8005648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0d0      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005648:	4b6a      	ldr	r3, [pc, #424]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	429a      	cmp	r2, r3
 8005654:	d910      	bls.n	8005678 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005656:	4b67      	ldr	r3, [pc, #412]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f023 0207 	bic.w	r2, r3, #7
 800565e:	4965      	ldr	r1, [pc, #404]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	4313      	orrs	r3, r2
 8005664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005666:	4b63      	ldr	r3, [pc, #396]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0307 	and.w	r3, r3, #7
 800566e:	683a      	ldr	r2, [r7, #0]
 8005670:	429a      	cmp	r2, r3
 8005672:	d001      	beq.n	8005678 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e0b8      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d020      	beq.n	80056c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0304 	and.w	r3, r3, #4
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005690:	4b59      	ldr	r3, [pc, #356]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	4a58      	ldr	r2, [pc, #352]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005696:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800569a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0308 	and.w	r3, r3, #8
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d005      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056a8:	4b53      	ldr	r3, [pc, #332]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	4a52      	ldr	r2, [pc, #328]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80056b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056b4:	4b50      	ldr	r3, [pc, #320]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	494d      	ldr	r1, [pc, #308]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d040      	beq.n	8005754 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d107      	bne.n	80056ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056da:	4b47      	ldr	r3, [pc, #284]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d115      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e07f      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d107      	bne.n	8005702 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056f2:	4b41      	ldr	r3, [pc, #260]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d109      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e073      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005702:	4b3d      	ldr	r3, [pc, #244]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e06b      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005712:	4b39      	ldr	r3, [pc, #228]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f023 0203 	bic.w	r2, r3, #3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	4936      	ldr	r1, [pc, #216]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005720:	4313      	orrs	r3, r2
 8005722:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005724:	f7ff f850 	bl	80047c8 <HAL_GetTick>
 8005728:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800572a:	e00a      	b.n	8005742 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800572c:	f7ff f84c 	bl	80047c8 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	f241 3288 	movw	r2, #5000	; 0x1388
 800573a:	4293      	cmp	r3, r2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e053      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005742:	4b2d      	ldr	r3, [pc, #180]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f003 020c 	and.w	r2, r3, #12
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	429a      	cmp	r2, r3
 8005752:	d1eb      	bne.n	800572c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005754:	4b27      	ldr	r3, [pc, #156]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0307 	and.w	r3, r3, #7
 800575c:	683a      	ldr	r2, [r7, #0]
 800575e:	429a      	cmp	r2, r3
 8005760:	d210      	bcs.n	8005784 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005762:	4b24      	ldr	r3, [pc, #144]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f023 0207 	bic.w	r2, r3, #7
 800576a:	4922      	ldr	r1, [pc, #136]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	4313      	orrs	r3, r2
 8005770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005772:	4b20      	ldr	r3, [pc, #128]	; (80057f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0307 	and.w	r3, r3, #7
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	429a      	cmp	r2, r3
 800577e:	d001      	beq.n	8005784 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e032      	b.n	80057ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0304 	and.w	r3, r3, #4
 800578c:	2b00      	cmp	r3, #0
 800578e:	d008      	beq.n	80057a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005790:	4b19      	ldr	r3, [pc, #100]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	4916      	ldr	r1, [pc, #88]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0308 	and.w	r3, r3, #8
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d009      	beq.n	80057c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80057ae:	4b12      	ldr	r3, [pc, #72]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	00db      	lsls	r3, r3, #3
 80057bc:	490e      	ldr	r1, [pc, #56]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057c2:	f000 f821 	bl	8005808 <HAL_RCC_GetSysClockFreq>
 80057c6:	4602      	mov	r2, r0
 80057c8:	4b0b      	ldr	r3, [pc, #44]	; (80057f8 <HAL_RCC_ClockConfig+0x1c4>)
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	091b      	lsrs	r3, r3, #4
 80057ce:	f003 030f 	and.w	r3, r3, #15
 80057d2:	490a      	ldr	r1, [pc, #40]	; (80057fc <HAL_RCC_ClockConfig+0x1c8>)
 80057d4:	5ccb      	ldrb	r3, [r1, r3]
 80057d6:	fa22 f303 	lsr.w	r3, r2, r3
 80057da:	4a09      	ldr	r2, [pc, #36]	; (8005800 <HAL_RCC_ClockConfig+0x1cc>)
 80057dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80057de:	4b09      	ldr	r3, [pc, #36]	; (8005804 <HAL_RCC_ClockConfig+0x1d0>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fe f8c8 	bl	8003978 <HAL_InitTick>

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	40022000 	.word	0x40022000
 80057f8:	40021000 	.word	0x40021000
 80057fc:	0800e770 	.word	0x0800e770
 8005800:	2000006c 	.word	0x2000006c
 8005804:	200000ac 	.word	0x200000ac

08005808 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800580c:	b092      	sub	sp, #72	; 0x48
 800580e:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005810:	2300      	movs	r3, #0
 8005812:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005814:	2300      	movs	r3, #0
 8005816:	63bb      	str	r3, [r7, #56]	; 0x38
 8005818:	2300      	movs	r3, #0
 800581a:	647b      	str	r3, [r7, #68]	; 0x44
 800581c:	2300      	movs	r3, #0
 800581e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 8005820:	2300      	movs	r3, #0
 8005822:	643b      	str	r3, [r7, #64]	; 0x40
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8005824:	2300      	movs	r3, #0
 8005826:	633b      	str	r3, [r7, #48]	; 0x30
 8005828:	2300      	movs	r3, #0
 800582a:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800582c:	4b6b      	ldr	r3, [pc, #428]	; (80059dc <HAL_RCC_GetSysClockFreq+0x1d4>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005834:	f003 030c 	and.w	r3, r3, #12
 8005838:	2b04      	cmp	r3, #4
 800583a:	d002      	beq.n	8005842 <HAL_RCC_GetSysClockFreq+0x3a>
 800583c:	2b08      	cmp	r3, #8
 800583e:	d003      	beq.n	8005848 <HAL_RCC_GetSysClockFreq+0x40>
 8005840:	e0c3      	b.n	80059ca <HAL_RCC_GetSysClockFreq+0x1c2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005842:	4b67      	ldr	r3, [pc, #412]	; (80059e0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005844:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8005846:	e0c3      	b.n	80059d0 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005848:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800584a:	0c9b      	lsrs	r3, r3, #18
 800584c:	f003 020f 	and.w	r2, r3, #15
 8005850:	4b64      	ldr	r3, [pc, #400]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8005852:	5c9b      	ldrb	r3, [r3, r2]
 8005854:	637b      	str	r3, [r7, #52]	; 0x34
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005856:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005858:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800585c:	2b00      	cmp	r3, #0
 800585e:	f000 80ac 	beq.w	80059ba <HAL_RCC_GetSysClockFreq+0x1b2>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8005862:	4b5e      	ldr	r3, [pc, #376]	; (80059dc <HAL_RCC_GetSysClockFreq+0x1d4>)
 8005864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005866:	f003 020f 	and.w	r2, r3, #15
 800586a:	4b5f      	ldr	r3, [pc, #380]	; (80059e8 <HAL_RCC_GetSysClockFreq+0x1e0>)
 800586c:	5c9b      	ldrb	r3, [r3, r2]
 800586e:	63bb      	str	r3, [r7, #56]	; 0x38
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8005870:	4b5a      	ldr	r3, [pc, #360]	; (80059dc <HAL_RCC_GetSysClockFreq+0x1d4>)
 8005872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005874:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005878:	2b00      	cmp	r3, #0
 800587a:	f000 808c 	beq.w	8005996 <HAL_RCC_GetSysClockFreq+0x18e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800587e:	4b57      	ldr	r3, [pc, #348]	; (80059dc <HAL_RCC_GetSysClockFreq+0x1d4>)
 8005880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005882:	091b      	lsrs	r3, r3, #4
 8005884:	f003 030f 	and.w	r3, r3, #15
 8005888:	3301      	adds	r3, #1
 800588a:	633b      	str	r3, [r7, #48]	; 0x30
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 800588c:	4b53      	ldr	r3, [pc, #332]	; (80059dc <HAL_RCC_GetSysClockFreq+0x1d4>)
 800588e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005890:	0a1b      	lsrs	r3, r3, #8
 8005892:	f003 030f 	and.w	r3, r3, #15
 8005896:	3302      	adds	r3, #2
 8005898:	62fb      	str	r3, [r7, #44]	; 0x2c
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800589a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800589c:	2200      	movs	r2, #0
 800589e:	623b      	str	r3, [r7, #32]
 80058a0:	627a      	str	r2, [r7, #36]	; 0x24
 80058a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058a4:	2200      	movs	r2, #0
 80058a6:	4618      	mov	r0, r3
 80058a8:	4611      	mov	r1, r2
 80058aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ac:	fb00 f203 	mul.w	r2, r0, r3
 80058b0:	6a3b      	ldr	r3, [r7, #32]
 80058b2:	fb03 f301 	mul.w	r3, r3, r1
 80058b6:	4413      	add	r3, r2
 80058b8:	6a3a      	ldr	r2, [r7, #32]
 80058ba:	fba2 4500 	umull	r4, r5, r2, r0
 80058be:	442b      	add	r3, r5
 80058c0:	461d      	mov	r5, r3
 80058c2:	4622      	mov	r2, r4
 80058c4:	462b      	mov	r3, r5
 80058c6:	f04f 0000 	mov.w	r0, #0
 80058ca:	f04f 0100 	mov.w	r1, #0
 80058ce:	0159      	lsls	r1, r3, #5
 80058d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058d4:	0150      	lsls	r0, r2, #5
 80058d6:	4602      	mov	r2, r0
 80058d8:	460b      	mov	r3, r1
 80058da:	ebb2 0a04 	subs.w	sl, r2, r4
 80058de:	eb63 0b05 	sbc.w	fp, r3, r5
 80058e2:	f04f 0200 	mov.w	r2, #0
 80058e6:	f04f 0300 	mov.w	r3, #0
 80058ea:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80058ee:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80058f2:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80058f6:	ebb2 080a 	subs.w	r8, r2, sl
 80058fa:	eb63 090b 	sbc.w	r9, r3, fp
 80058fe:	f04f 0200 	mov.w	r2, #0
 8005902:	f04f 0300 	mov.w	r3, #0
 8005906:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800590a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800590e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005912:	4690      	mov	r8, r2
 8005914:	4699      	mov	r9, r3
 8005916:	eb18 0304 	adds.w	r3, r8, r4
 800591a:	603b      	str	r3, [r7, #0]
 800591c:	eb49 0305 	adc.w	r3, r9, r5
 8005920:	607b      	str	r3, [r7, #4]
 8005922:	f04f 0200 	mov.w	r2, #0
 8005926:	f04f 0300 	mov.w	r3, #0
 800592a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800592e:	4629      	mov	r1, r5
 8005930:	028b      	lsls	r3, r1, #10
 8005932:	4620      	mov	r0, r4
 8005934:	4629      	mov	r1, r5
 8005936:	4604      	mov	r4, r0
 8005938:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800593c:	4601      	mov	r1, r0
 800593e:	028a      	lsls	r2, r1, #10
 8005940:	4610      	mov	r0, r2
 8005942:	4619      	mov	r1, r3
 8005944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005946:	2200      	movs	r2, #0
 8005948:	613b      	str	r3, [r7, #16]
 800594a:	617a      	str	r2, [r7, #20]
 800594c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594e:	2200      	movs	r2, #0
 8005950:	60bb      	str	r3, [r7, #8]
 8005952:	60fa      	str	r2, [r7, #12]
 8005954:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005958:	4622      	mov	r2, r4
 800595a:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800595e:	4645      	mov	r5, r8
 8005960:	fb05 f202 	mul.w	r2, r5, r2
 8005964:	46cc      	mov	ip, r9
 8005966:	4625      	mov	r5, r4
 8005968:	461c      	mov	r4, r3
 800596a:	4623      	mov	r3, r4
 800596c:	fb03 f30c 	mul.w	r3, r3, ip
 8005970:	4413      	add	r3, r2
 8005972:	4622      	mov	r2, r4
 8005974:	4644      	mov	r4, r8
 8005976:	fba2 2404 	umull	r2, r4, r2, r4
 800597a:	61fc      	str	r4, [r7, #28]
 800597c:	61ba      	str	r2, [r7, #24]
 800597e:	69fa      	ldr	r2, [r7, #28]
 8005980:	4413      	add	r3, r2
 8005982:	61fb      	str	r3, [r7, #28]
 8005984:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005988:	f7fb fc58 	bl	800123c <__aeabi_uldivmod>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	4613      	mov	r3, r2
 8005992:	647b      	str	r3, [r7, #68]	; 0x44
 8005994:	e007      	b.n	80059a6 <HAL_RCC_GetSysClockFreq+0x19e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8005996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005998:	4a11      	ldr	r2, [pc, #68]	; (80059e0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800599a:	fb03 f202 	mul.w	r2, r3, r2
 800599e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059a4:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80059a6:	4b0f      	ldr	r3, [pc, #60]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x1dc>)
 80059a8:	7b5b      	ldrb	r3, [r3, #13]
 80059aa:	461a      	mov	r2, r3
 80059ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d108      	bne.n	80059c4 <HAL_RCC_GetSysClockFreq+0x1bc>
        {
          pllclk = pllclk / 2;
 80059b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059b4:	085b      	lsrs	r3, r3, #1
 80059b6:	647b      	str	r3, [r7, #68]	; 0x44
 80059b8:	e004      	b.n	80059c4 <HAL_RCC_GetSysClockFreq+0x1bc>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80059ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059bc:	4a0b      	ldr	r2, [pc, #44]	; (80059ec <HAL_RCC_GetSysClockFreq+0x1e4>)
 80059be:	fb02 f303 	mul.w	r3, r2, r3
 80059c2:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllclk;
 80059c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059c6:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80059c8:	e002      	b.n	80059d0 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80059ca:	4b09      	ldr	r3, [pc, #36]	; (80059f0 <HAL_RCC_GetSysClockFreq+0x1e8>)
 80059cc:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80059ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3748      	adds	r7, #72	; 0x48
 80059d6:	46bd      	mov	sp, r7
 80059d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059dc:	40021000 	.word	0x40021000
 80059e0:	00f42400 	.word	0x00f42400
 80059e4:	0800e788 	.word	0x0800e788
 80059e8:	0800e798 	.word	0x0800e798
 80059ec:	003d0900 	.word	0x003d0900
 80059f0:	007a1200 	.word	0x007a1200

080059f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059f8:	4b02      	ldr	r3, [pc, #8]	; (8005a04 <HAL_RCC_GetHCLKFreq+0x10>)
 80059fa:	681b      	ldr	r3, [r3, #0]
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bc80      	pop	{r7}
 8005a02:	4770      	bx	lr
 8005a04:	2000006c 	.word	0x2000006c

08005a08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005a0c:	f7ff fff2 	bl	80059f4 <HAL_RCC_GetHCLKFreq>
 8005a10:	4602      	mov	r2, r0
 8005a12:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	0a1b      	lsrs	r3, r3, #8
 8005a18:	f003 0307 	and.w	r3, r3, #7
 8005a1c:	4903      	ldr	r1, [pc, #12]	; (8005a2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a1e:	5ccb      	ldrb	r3, [r1, r3]
 8005a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	40021000 	.word	0x40021000
 8005a2c:	0800e780 	.word	0x0800e780

08005a30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005a34:	f7ff ffde 	bl	80059f4 <HAL_RCC_GetHCLKFreq>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	4b05      	ldr	r3, [pc, #20]	; (8005a50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	0adb      	lsrs	r3, r3, #11
 8005a40:	f003 0307 	and.w	r3, r3, #7
 8005a44:	4903      	ldr	r1, [pc, #12]	; (8005a54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a46:	5ccb      	ldrb	r3, [r1, r3]
 8005a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	40021000 	.word	0x40021000
 8005a54:	0800e780 	.word	0x0800e780

08005a58 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	220f      	movs	r2, #15
 8005a66:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005a68:	4b11      	ldr	r3, [pc, #68]	; (8005ab0 <HAL_RCC_GetClockConfig+0x58>)
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f003 0203 	and.w	r2, r3, #3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005a74:	4b0e      	ldr	r3, [pc, #56]	; (8005ab0 <HAL_RCC_GetClockConfig+0x58>)
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005a80:	4b0b      	ldr	r3, [pc, #44]	; (8005ab0 <HAL_RCC_GetClockConfig+0x58>)
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005a8c:	4b08      	ldr	r3, [pc, #32]	; (8005ab0 <HAL_RCC_GetClockConfig+0x58>)
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	08db      	lsrs	r3, r3, #3
 8005a92:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005a9a:	4b06      	ldr	r3, [pc, #24]	; (8005ab4 <HAL_RCC_GetClockConfig+0x5c>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0207 	and.w	r2, r3, #7
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8005aa6:	bf00      	nop
 8005aa8:	370c      	adds	r7, #12
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bc80      	pop	{r7}
 8005aae:	4770      	bx	lr
 8005ab0:	40021000 	.word	0x40021000
 8005ab4:	40022000 	.word	0x40022000

08005ab8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b085      	sub	sp, #20
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005ac0:	4b0a      	ldr	r3, [pc, #40]	; (8005aec <RCC_Delay+0x34>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a0a      	ldr	r2, [pc, #40]	; (8005af0 <RCC_Delay+0x38>)
 8005ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aca:	0a5b      	lsrs	r3, r3, #9
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	fb02 f303 	mul.w	r3, r2, r3
 8005ad2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005ad4:	bf00      	nop
  }
  while (Delay --);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	1e5a      	subs	r2, r3, #1
 8005ada:	60fa      	str	r2, [r7, #12]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d1f9      	bne.n	8005ad4 <RCC_Delay+0x1c>
}
 8005ae0:	bf00      	nop
 8005ae2:	bf00      	nop
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bc80      	pop	{r7}
 8005aea:	4770      	bx	lr
 8005aec:	2000006c 	.word	0x2000006c
 8005af0:	10624dd3 	.word	0x10624dd3

08005af4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d101      	bne.n	8005b06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e076      	b.n	8005bf4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d108      	bne.n	8005b20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b16:	d009      	beq.n	8005b2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	61da      	str	r2, [r3, #28]
 8005b1e:	e005      	b.n	8005b2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d106      	bne.n	8005b4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f7fd fe82 	bl	8003850 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005b74:	431a      	orrs	r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	f003 0302 	and.w	r3, r3, #2
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	f003 0301 	and.w	r3, r3, #1
 8005b92:	431a      	orrs	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b9c:	431a      	orrs	r2, r3
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bb0:	ea42 0103 	orr.w	r1, r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	430a      	orrs	r2, r1
 8005bc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	699b      	ldr	r3, [r3, #24]
 8005bc8:	0c1a      	lsrs	r2, r3, #16
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f002 0204 	and.w	r2, r2, #4
 8005bd2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	69da      	ldr	r2, [r3, #28]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005be2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005bf2:	2300      	movs	r3, #0
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b088      	sub	sp, #32
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	603b      	str	r3, [r7, #0]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d101      	bne.n	8005c1e <HAL_SPI_Transmit+0x22>
 8005c1a:	2302      	movs	r3, #2
 8005c1c:	e12d      	b.n	8005e7a <HAL_SPI_Transmit+0x27e>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c26:	f7fe fdcf 	bl	80047c8 <HAL_GetTick>
 8005c2a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c2c:	88fb      	ldrh	r3, [r7, #6]
 8005c2e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d002      	beq.n	8005c42 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c40:	e116      	b.n	8005e70 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <HAL_SPI_Transmit+0x52>
 8005c48:	88fb      	ldrh	r3, [r7, #6]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d102      	bne.n	8005c54 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c52:	e10d      	b.n	8005e70 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2203      	movs	r2, #3
 8005c58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	68ba      	ldr	r2, [r7, #8]
 8005c66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	88fa      	ldrh	r2, [r7, #6]
 8005c6c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	88fa      	ldrh	r2, [r7, #6]
 8005c72:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c9a:	d10f      	bne.n	8005cbc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005caa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005cba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc6:	2b40      	cmp	r3, #64	; 0x40
 8005cc8:	d007      	beq.n	8005cda <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cd8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ce2:	d14f      	bne.n	8005d84 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d002      	beq.n	8005cf2 <HAL_SPI_Transmit+0xf6>
 8005cec:	8afb      	ldrh	r3, [r7, #22]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d142      	bne.n	8005d78 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf6:	881a      	ldrh	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d02:	1c9a      	adds	r2, r3, #2
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d16:	e02f      	b.n	8005d78 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d112      	bne.n	8005d4c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2a:	881a      	ldrh	r2, [r3, #0]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d36:	1c9a      	adds	r2, r3, #2
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	3b01      	subs	r3, #1
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d4a:	e015      	b.n	8005d78 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d4c:	f7fe fd3c 	bl	80047c8 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	683a      	ldr	r2, [r7, #0]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d803      	bhi.n	8005d64 <HAL_SPI_Transmit+0x168>
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d62:	d102      	bne.n	8005d6a <HAL_SPI_Transmit+0x16e>
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d106      	bne.n	8005d78 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005d76:	e07b      	b.n	8005e70 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1ca      	bne.n	8005d18 <HAL_SPI_Transmit+0x11c>
 8005d82:	e050      	b.n	8005e26 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d002      	beq.n	8005d92 <HAL_SPI_Transmit+0x196>
 8005d8c:	8afb      	ldrh	r3, [r7, #22]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d144      	bne.n	8005e1c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	330c      	adds	r3, #12
 8005d9c:	7812      	ldrb	r2, [r2, #0]
 8005d9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da4:	1c5a      	adds	r2, r3, #1
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005db8:	e030      	b.n	8005e1c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f003 0302 	and.w	r3, r3, #2
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d113      	bne.n	8005df0 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	330c      	adds	r3, #12
 8005dd2:	7812      	ldrb	r2, [r2, #0]
 8005dd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dda:	1c5a      	adds	r2, r3, #1
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	3b01      	subs	r3, #1
 8005de8:	b29a      	uxth	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	86da      	strh	r2, [r3, #54]	; 0x36
 8005dee:	e015      	b.n	8005e1c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005df0:	f7fe fcea 	bl	80047c8 <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	69bb      	ldr	r3, [r7, #24]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	683a      	ldr	r2, [r7, #0]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d803      	bhi.n	8005e08 <HAL_SPI_Transmit+0x20c>
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e06:	d102      	bne.n	8005e0e <HAL_SPI_Transmit+0x212>
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d106      	bne.n	8005e1c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005e0e:	2303      	movs	r3, #3
 8005e10:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005e1a:	e029      	b.n	8005e70 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1c9      	bne.n	8005dba <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e26:	69ba      	ldr	r2, [r7, #24]
 8005e28:	6839      	ldr	r1, [r7, #0]
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 fbcc 	bl	80065c8 <SPI_EndRxTxTransaction>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d002      	beq.n	8005e3c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2220      	movs	r2, #32
 8005e3a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10a      	bne.n	8005e5a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e44:	2300      	movs	r3, #0
 8005e46:	613b      	str	r3, [r7, #16]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	613b      	str	r3, [r7, #16]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	613b      	str	r3, [r7, #16]
 8005e58:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d002      	beq.n	8005e68 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	77fb      	strb	r3, [r7, #31]
 8005e66:	e003      	b.n	8005e70 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e78:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3720      	adds	r7, #32
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e82:	b580      	push	{r7, lr}
 8005e84:	b088      	sub	sp, #32
 8005e86:	af02      	add	r7, sp, #8
 8005e88:	60f8      	str	r0, [r7, #12]
 8005e8a:	60b9      	str	r1, [r7, #8]
 8005e8c:	603b      	str	r3, [r7, #0]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e92:	2300      	movs	r3, #0
 8005e94:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d002      	beq.n	8005ea8 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ea6:	e0fb      	b.n	80060a0 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005eb0:	d112      	bne.n	8005ed8 <HAL_SPI_Receive+0x56>
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10e      	bne.n	8005ed8 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2204      	movs	r2, #4
 8005ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005ec2:	88fa      	ldrh	r2, [r7, #6]
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	4613      	mov	r3, r2
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	68b9      	ldr	r1, [r7, #8]
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f000 f8ef 	bl	80060b2 <HAL_SPI_TransmitReceive>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	e0e8      	b.n	80060aa <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d101      	bne.n	8005ee6 <HAL_SPI_Receive+0x64>
 8005ee2:	2302      	movs	r3, #2
 8005ee4:	e0e1      	b.n	80060aa <HAL_SPI_Receive+0x228>
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005eee:	f7fe fc6b 	bl	80047c8 <HAL_GetTick>
 8005ef2:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d002      	beq.n	8005f00 <HAL_SPI_Receive+0x7e>
 8005efa:	88fb      	ldrh	r3, [r7, #6]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d102      	bne.n	8005f06 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f04:	e0cc      	b.n	80060a0 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2204      	movs	r2, #4
 8005f0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	68ba      	ldr	r2, [r7, #8]
 8005f18:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	88fa      	ldrh	r2, [r7, #6]
 8005f1e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	88fa      	ldrh	r2, [r7, #6]
 8005f24:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2200      	movs	r2, #0
 8005f36:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f4c:	d10f      	bne.n	8005f6e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005f6c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f78:	2b40      	cmp	r3, #64	; 0x40
 8005f7a:	d007      	beq.n	8005f8c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f8a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d16a      	bne.n	800606a <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005f94:	e032      	b.n	8005ffc <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f003 0301 	and.w	r3, r3, #1
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d115      	bne.n	8005fd0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f103 020c 	add.w	r2, r3, #12
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb0:	7812      	ldrb	r2, [r2, #0]
 8005fb2:	b2d2      	uxtb	r2, r2
 8005fb4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fba:	1c5a      	adds	r2, r3, #1
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b29a      	uxth	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005fce:	e015      	b.n	8005ffc <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fd0:	f7fe fbfa 	bl	80047c8 <HAL_GetTick>
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	1ad3      	subs	r3, r2, r3
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d803      	bhi.n	8005fe8 <HAL_SPI_Receive+0x166>
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe6:	d102      	bne.n	8005fee <HAL_SPI_Receive+0x16c>
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d106      	bne.n	8005ffc <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005ffa:	e051      	b.n	80060a0 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006000:	b29b      	uxth	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1c7      	bne.n	8005f96 <HAL_SPI_Receive+0x114>
 8006006:	e035      	b.n	8006074 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b01      	cmp	r3, #1
 8006014:	d113      	bne.n	800603e <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68da      	ldr	r2, [r3, #12]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006020:	b292      	uxth	r2, r2
 8006022:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006028:	1c9a      	adds	r2, r3, #2
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006032:	b29b      	uxth	r3, r3
 8006034:	3b01      	subs	r3, #1
 8006036:	b29a      	uxth	r2, r3
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800603c:	e015      	b.n	800606a <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800603e:	f7fe fbc3 	bl	80047c8 <HAL_GetTick>
 8006042:	4602      	mov	r2, r0
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	683a      	ldr	r2, [r7, #0]
 800604a:	429a      	cmp	r2, r3
 800604c:	d803      	bhi.n	8006056 <HAL_SPI_Receive+0x1d4>
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006054:	d102      	bne.n	800605c <HAL_SPI_Receive+0x1da>
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d106      	bne.n	800606a <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006068:	e01a      	b.n	80060a0 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800606e:	b29b      	uxth	r3, r3
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1c9      	bne.n	8006008 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	6839      	ldr	r1, [r7, #0]
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f000 fa53 	bl	8006524 <SPI_EndRxTransaction>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d002      	beq.n	800608a <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2220      	movs	r2, #32
 8006088:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800608e:	2b00      	cmp	r3, #0
 8006090:	d002      	beq.n	8006098 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	75fb      	strb	r3, [r7, #23]
 8006096:	e003      	b.n	80060a0 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2200      	movs	r2, #0
 80060a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80060a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80060b2:	b580      	push	{r7, lr}
 80060b4:	b08c      	sub	sp, #48	; 0x30
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	60f8      	str	r0, [r7, #12]
 80060ba:	60b9      	str	r1, [r7, #8]
 80060bc:	607a      	str	r2, [r7, #4]
 80060be:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80060c0:	2301      	movs	r3, #1
 80060c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80060c4:	2300      	movs	r3, #0
 80060c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d101      	bne.n	80060d8 <HAL_SPI_TransmitReceive+0x26>
 80060d4:	2302      	movs	r3, #2
 80060d6:	e198      	b.n	800640a <HAL_SPI_TransmitReceive+0x358>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060e0:	f7fe fb72 	bl	80047c8 <HAL_GetTick>
 80060e4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80060f6:	887b      	ldrh	r3, [r7, #2]
 80060f8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80060fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d00f      	beq.n	8006122 <HAL_SPI_TransmitReceive+0x70>
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006108:	d107      	bne.n	800611a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d103      	bne.n	800611a <HAL_SPI_TransmitReceive+0x68>
 8006112:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006116:	2b04      	cmp	r3, #4
 8006118:	d003      	beq.n	8006122 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800611a:	2302      	movs	r3, #2
 800611c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006120:	e16d      	b.n	80063fe <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d005      	beq.n	8006134 <HAL_SPI_TransmitReceive+0x82>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d002      	beq.n	8006134 <HAL_SPI_TransmitReceive+0x82>
 800612e:	887b      	ldrh	r3, [r7, #2]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d103      	bne.n	800613c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800613a:	e160      	b.n	80063fe <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006142:	b2db      	uxtb	r3, r3
 8006144:	2b04      	cmp	r3, #4
 8006146:	d003      	beq.n	8006150 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2205      	movs	r2, #5
 800614c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	887a      	ldrh	r2, [r7, #2]
 8006160:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	887a      	ldrh	r2, [r7, #2]
 8006166:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	887a      	ldrh	r2, [r7, #2]
 8006172:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	887a      	ldrh	r2, [r7, #2]
 8006178:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006190:	2b40      	cmp	r3, #64	; 0x40
 8006192:	d007      	beq.n	80061a4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061ac:	d17c      	bne.n	80062a8 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d002      	beq.n	80061bc <HAL_SPI_TransmitReceive+0x10a>
 80061b6:	8b7b      	ldrh	r3, [r7, #26]
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d16a      	bne.n	8006292 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c0:	881a      	ldrh	r2, [r3, #0]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061cc:	1c9a      	adds	r2, r3, #2
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061d6:	b29b      	uxth	r3, r3
 80061d8:	3b01      	subs	r3, #1
 80061da:	b29a      	uxth	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061e0:	e057      	b.n	8006292 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f003 0302 	and.w	r3, r3, #2
 80061ec:	2b02      	cmp	r3, #2
 80061ee:	d11b      	bne.n	8006228 <HAL_SPI_TransmitReceive+0x176>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d016      	beq.n	8006228 <HAL_SPI_TransmitReceive+0x176>
 80061fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d113      	bne.n	8006228 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006204:	881a      	ldrh	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006210:	1c9a      	adds	r2, r3, #2
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800621a:	b29b      	uxth	r3, r3
 800621c:	3b01      	subs	r3, #1
 800621e:	b29a      	uxth	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006224:	2300      	movs	r3, #0
 8006226:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b01      	cmp	r3, #1
 8006234:	d119      	bne.n	800626a <HAL_SPI_TransmitReceive+0x1b8>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800623a:	b29b      	uxth	r3, r3
 800623c:	2b00      	cmp	r3, #0
 800623e:	d014      	beq.n	800626a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68da      	ldr	r2, [r3, #12]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624a:	b292      	uxth	r2, r2
 800624c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006252:	1c9a      	adds	r2, r3, #2
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800625c:	b29b      	uxth	r3, r3
 800625e:	3b01      	subs	r3, #1
 8006260:	b29a      	uxth	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006266:	2301      	movs	r3, #1
 8006268:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800626a:	f7fe faad 	bl	80047c8 <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006276:	429a      	cmp	r2, r3
 8006278:	d80b      	bhi.n	8006292 <HAL_SPI_TransmitReceive+0x1e0>
 800627a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800627c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006280:	d007      	beq.n	8006292 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8006290:	e0b5      	b.n	80063fe <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1a2      	bne.n	80061e2 <HAL_SPI_TransmitReceive+0x130>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d19d      	bne.n	80061e2 <HAL_SPI_TransmitReceive+0x130>
 80062a6:	e080      	b.n	80063aa <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d002      	beq.n	80062b6 <HAL_SPI_TransmitReceive+0x204>
 80062b0:	8b7b      	ldrh	r3, [r7, #26]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d16f      	bne.n	8006396 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	330c      	adds	r3, #12
 80062c0:	7812      	ldrb	r2, [r2, #0]
 80062c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c8:	1c5a      	adds	r2, r3, #1
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	3b01      	subs	r3, #1
 80062d6:	b29a      	uxth	r2, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062dc:	e05b      	b.n	8006396 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d11c      	bne.n	8006326 <HAL_SPI_TransmitReceive+0x274>
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d017      	beq.n	8006326 <HAL_SPI_TransmitReceive+0x274>
 80062f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d114      	bne.n	8006326 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	330c      	adds	r3, #12
 8006306:	7812      	ldrb	r2, [r2, #0]
 8006308:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006318:	b29b      	uxth	r3, r3
 800631a:	3b01      	subs	r3, #1
 800631c:	b29a      	uxth	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	f003 0301 	and.w	r3, r3, #1
 8006330:	2b01      	cmp	r3, #1
 8006332:	d119      	bne.n	8006368 <HAL_SPI_TransmitReceive+0x2b6>
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006338:	b29b      	uxth	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	d014      	beq.n	8006368 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68da      	ldr	r2, [r3, #12]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006348:	b2d2      	uxtb	r2, r2
 800634a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800635a:	b29b      	uxth	r3, r3
 800635c:	3b01      	subs	r3, #1
 800635e:	b29a      	uxth	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006364:	2301      	movs	r3, #1
 8006366:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006368:	f7fe fa2e 	bl	80047c8 <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006374:	429a      	cmp	r2, r3
 8006376:	d803      	bhi.n	8006380 <HAL_SPI_TransmitReceive+0x2ce>
 8006378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800637a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800637e:	d102      	bne.n	8006386 <HAL_SPI_TransmitReceive+0x2d4>
 8006380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006382:	2b00      	cmp	r3, #0
 8006384:	d107      	bne.n	8006396 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8006394:	e033      	b.n	80063fe <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800639a:	b29b      	uxth	r3, r3
 800639c:	2b00      	cmp	r3, #0
 800639e:	d19e      	bne.n	80062de <HAL_SPI_TransmitReceive+0x22c>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d199      	bne.n	80062de <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 f90a 	bl	80065c8 <SPI_EndRxTxTransaction>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d006      	beq.n	80063c8 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2220      	movs	r2, #32
 80063c4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80063c6:	e01a      	b.n	80063fe <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10a      	bne.n	80063e6 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063d0:	2300      	movs	r3, #0
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	617b      	str	r3, [r7, #20]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	617b      	str	r3, [r7, #20]
 80063e4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d003      	beq.n	80063f6 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80063f4:	e003      	b.n	80063fe <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006406:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800640a:	4618      	mov	r0, r3
 800640c:	3730      	adds	r7, #48	; 0x30
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
	...

08006414 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b088      	sub	sp, #32
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	603b      	str	r3, [r7, #0]
 8006420:	4613      	mov	r3, r2
 8006422:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006424:	f7fe f9d0 	bl	80047c8 <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800642c:	1a9b      	subs	r3, r3, r2
 800642e:	683a      	ldr	r2, [r7, #0]
 8006430:	4413      	add	r3, r2
 8006432:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006434:	f7fe f9c8 	bl	80047c8 <HAL_GetTick>
 8006438:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800643a:	4b39      	ldr	r3, [pc, #228]	; (8006520 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	015b      	lsls	r3, r3, #5
 8006440:	0d1b      	lsrs	r3, r3, #20
 8006442:	69fa      	ldr	r2, [r7, #28]
 8006444:	fb02 f303 	mul.w	r3, r2, r3
 8006448:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800644a:	e054      	b.n	80064f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006452:	d050      	beq.n	80064f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006454:	f7fe f9b8 	bl	80047c8 <HAL_GetTick>
 8006458:	4602      	mov	r2, r0
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	69fa      	ldr	r2, [r7, #28]
 8006460:	429a      	cmp	r2, r3
 8006462:	d902      	bls.n	800646a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d13d      	bne.n	80064e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006478:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006482:	d111      	bne.n	80064a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800648c:	d004      	beq.n	8006498 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006496:	d107      	bne.n	80064a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064b0:	d10f      	bne.n	80064d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064c0:	601a      	str	r2, [r3, #0]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e017      	b.n	8006516 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d101      	bne.n	80064f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80064ec:	2300      	movs	r3, #0
 80064ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	3b01      	subs	r3, #1
 80064f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	689a      	ldr	r2, [r3, #8]
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	4013      	ands	r3, r2
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	429a      	cmp	r2, r3
 8006504:	bf0c      	ite	eq
 8006506:	2301      	moveq	r3, #1
 8006508:	2300      	movne	r3, #0
 800650a:	b2db      	uxtb	r3, r3
 800650c:	461a      	mov	r2, r3
 800650e:	79fb      	ldrb	r3, [r7, #7]
 8006510:	429a      	cmp	r2, r3
 8006512:	d19b      	bne.n	800644c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3720      	adds	r7, #32
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	2000006c 	.word	0x2000006c

08006524 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af02      	add	r7, sp, #8
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006538:	d111      	bne.n	800655e <SPI_EndRxTransaction+0x3a>
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006542:	d004      	beq.n	800654e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800654c:	d107      	bne.n	800655e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800655c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006566:	d117      	bne.n	8006598 <SPI_EndRxTransaction+0x74>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006570:	d112      	bne.n	8006598 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	2200      	movs	r2, #0
 800657a:	2101      	movs	r1, #1
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f7ff ff49 	bl	8006414 <SPI_WaitFlagStateUntilTimeout>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d01a      	beq.n	80065be <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800658c:	f043 0220 	orr.w	r2, r3, #32
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006594:	2303      	movs	r3, #3
 8006596:	e013      	b.n	80065c0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	2200      	movs	r2, #0
 80065a0:	2180      	movs	r1, #128	; 0x80
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f7ff ff36 	bl	8006414 <SPI_WaitFlagStateUntilTimeout>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d007      	beq.n	80065be <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065b2:	f043 0220 	orr.w	r2, r3, #32
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e000      	b.n	80065c0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b086      	sub	sp, #24
 80065cc:	af02      	add	r7, sp, #8
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	9300      	str	r3, [sp, #0]
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2200      	movs	r2, #0
 80065dc:	2180      	movs	r1, #128	; 0x80
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f7ff ff18 	bl	8006414 <SPI_WaitFlagStateUntilTimeout>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d007      	beq.n	80065fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ee:	f043 0220 	orr.w	r2, r3, #32
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e000      	b.n	80065fc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e041      	b.n	800669a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800661c:	b2db      	uxtb	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	d106      	bne.n	8006630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f7fd fd00 	bl	8004030 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2202      	movs	r2, #2
 8006634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	3304      	adds	r3, #4
 8006640:	4619      	mov	r1, r3
 8006642:	4610      	mov	r0, r2
 8006644:	f000 fd70 	bl	8007128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006698:	2300      	movs	r3, #0
}
 800669a:	4618      	mov	r0, r3
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
	...

080066a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b085      	sub	sp, #20
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d001      	beq.n	80066bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e03f      	b.n	800673c <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2202      	movs	r2, #2
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f042 0201 	orr.w	r2, r2, #1
 80066d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a1b      	ldr	r2, [pc, #108]	; (8006748 <HAL_TIM_Base_Start_IT+0xa4>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d013      	beq.n	8006706 <HAL_TIM_Base_Start_IT+0x62>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066e6:	d00e      	beq.n	8006706 <HAL_TIM_Base_Start_IT+0x62>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a17      	ldr	r2, [pc, #92]	; (800674c <HAL_TIM_Base_Start_IT+0xa8>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d009      	beq.n	8006706 <HAL_TIM_Base_Start_IT+0x62>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a16      	ldr	r2, [pc, #88]	; (8006750 <HAL_TIM_Base_Start_IT+0xac>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d004      	beq.n	8006706 <HAL_TIM_Base_Start_IT+0x62>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a14      	ldr	r2, [pc, #80]	; (8006754 <HAL_TIM_Base_Start_IT+0xb0>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d111      	bne.n	800672a <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2b06      	cmp	r3, #6
 8006716:	d010      	beq.n	800673a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f042 0201 	orr.w	r2, r2, #1
 8006726:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006728:	e007      	b.n	800673a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f042 0201 	orr.w	r2, r2, #1
 8006738:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800673a:	2300      	movs	r3, #0
}
 800673c:	4618      	mov	r0, r3
 800673e:	3714      	adds	r7, #20
 8006740:	46bd      	mov	sp, r7
 8006742:	bc80      	pop	{r7}
 8006744:	4770      	bx	lr
 8006746:	bf00      	nop
 8006748:	40012c00 	.word	0x40012c00
 800674c:	40000400 	.word	0x40000400
 8006750:	40000800 	.word	0x40000800
 8006754:	40000c00 	.word	0x40000c00

08006758 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d101      	bne.n	800676a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e041      	b.n	80067ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	d106      	bne.n	8006784 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 f839 	bl	80067f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2202      	movs	r2, #2
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	3304      	adds	r3, #4
 8006794:	4619      	mov	r1, r3
 8006796:	4610      	mov	r0, r2
 8006798:	f000 fcc6 	bl	8007128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3708      	adds	r7, #8
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80067f6:	b480      	push	{r7}
 80067f8:	b083      	sub	sp, #12
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80067fe:	bf00      	nop
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	bc80      	pop	{r7}
 8006806:	4770      	bx	lr

08006808 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d109      	bne.n	800682c <HAL_TIM_PWM_Start+0x24>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800681e:	b2db      	uxtb	r3, r3
 8006820:	2b01      	cmp	r3, #1
 8006822:	bf14      	ite	ne
 8006824:	2301      	movne	r3, #1
 8006826:	2300      	moveq	r3, #0
 8006828:	b2db      	uxtb	r3, r3
 800682a:	e022      	b.n	8006872 <HAL_TIM_PWM_Start+0x6a>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	2b04      	cmp	r3, #4
 8006830:	d109      	bne.n	8006846 <HAL_TIM_PWM_Start+0x3e>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006838:	b2db      	uxtb	r3, r3
 800683a:	2b01      	cmp	r3, #1
 800683c:	bf14      	ite	ne
 800683e:	2301      	movne	r3, #1
 8006840:	2300      	moveq	r3, #0
 8006842:	b2db      	uxtb	r3, r3
 8006844:	e015      	b.n	8006872 <HAL_TIM_PWM_Start+0x6a>
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	2b08      	cmp	r3, #8
 800684a:	d109      	bne.n	8006860 <HAL_TIM_PWM_Start+0x58>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006852:	b2db      	uxtb	r3, r3
 8006854:	2b01      	cmp	r3, #1
 8006856:	bf14      	ite	ne
 8006858:	2301      	movne	r3, #1
 800685a:	2300      	moveq	r3, #0
 800685c:	b2db      	uxtb	r3, r3
 800685e:	e008      	b.n	8006872 <HAL_TIM_PWM_Start+0x6a>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006866:	b2db      	uxtb	r3, r3
 8006868:	2b01      	cmp	r3, #1
 800686a:	bf14      	ite	ne
 800686c:	2301      	movne	r3, #1
 800686e:	2300      	moveq	r3, #0
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d001      	beq.n	800687a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e063      	b.n	8006942 <HAL_TIM_PWM_Start+0x13a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d104      	bne.n	800688a <HAL_TIM_PWM_Start+0x82>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2202      	movs	r2, #2
 8006884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006888:	e013      	b.n	80068b2 <HAL_TIM_PWM_Start+0xaa>
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2b04      	cmp	r3, #4
 800688e:	d104      	bne.n	800689a <HAL_TIM_PWM_Start+0x92>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006898:	e00b      	b.n	80068b2 <HAL_TIM_PWM_Start+0xaa>
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b08      	cmp	r3, #8
 800689e:	d104      	bne.n	80068aa <HAL_TIM_PWM_Start+0xa2>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068a8:	e003      	b.n	80068b2 <HAL_TIM_PWM_Start+0xaa>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2202      	movs	r2, #2
 80068ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2201      	movs	r2, #1
 80068b8:	6839      	ldr	r1, [r7, #0]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f000 febe 	bl	800763c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a21      	ldr	r2, [pc, #132]	; (800694c <HAL_TIM_PWM_Start+0x144>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d107      	bne.n	80068da <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a1b      	ldr	r2, [pc, #108]	; (800694c <HAL_TIM_PWM_Start+0x144>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d013      	beq.n	800690c <HAL_TIM_PWM_Start+0x104>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ec:	d00e      	beq.n	800690c <HAL_TIM_PWM_Start+0x104>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a17      	ldr	r2, [pc, #92]	; (8006950 <HAL_TIM_PWM_Start+0x148>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d009      	beq.n	800690c <HAL_TIM_PWM_Start+0x104>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a15      	ldr	r2, [pc, #84]	; (8006954 <HAL_TIM_PWM_Start+0x14c>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d004      	beq.n	800690c <HAL_TIM_PWM_Start+0x104>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a14      	ldr	r2, [pc, #80]	; (8006958 <HAL_TIM_PWM_Start+0x150>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d111      	bne.n	8006930 <HAL_TIM_PWM_Start+0x128>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	f003 0307 	and.w	r3, r3, #7
 8006916:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2b06      	cmp	r3, #6
 800691c:	d010      	beq.n	8006940 <HAL_TIM_PWM_Start+0x138>
    {
      __HAL_TIM_ENABLE(htim);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f042 0201 	orr.w	r2, r2, #1
 800692c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800692e:	e007      	b.n	8006940 <HAL_TIM_PWM_Start+0x138>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f042 0201 	orr.w	r2, r2, #1
 800693e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	40012c00 	.word	0x40012c00
 8006950:	40000400 	.word	0x40000400
 8006954:	40000800 	.word	0x40000800
 8006958:	40000c00 	.word	0x40000c00

0800695c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b086      	sub	sp, #24
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d101      	bne.n	8006970 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e093      	b.n	8006a98 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006976:	b2db      	uxtb	r3, r3
 8006978:	2b00      	cmp	r3, #0
 800697a:	d106      	bne.n	800698a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7fd fae5 	bl	8003f54 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2202      	movs	r2, #2
 800698e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6812      	ldr	r2, [r2, #0]
 800699c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069a0:	f023 0307 	bic.w	r3, r3, #7
 80069a4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	3304      	adds	r3, #4
 80069ae:	4619      	mov	r1, r3
 80069b0:	4610      	mov	r0, r2
 80069b2:	f000 fbb9 	bl	8007128 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6a1b      	ldr	r3, [r3, #32]
 80069cc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069de:	f023 0303 	bic.w	r3, r3, #3
 80069e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	689a      	ldr	r2, [r3, #8]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	021b      	lsls	r3, r3, #8
 80069ee:	4313      	orrs	r3, r2
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80069fc:	f023 030c 	bic.w	r3, r3, #12
 8006a00:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	68da      	ldr	r2, [r3, #12]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	021b      	lsls	r3, r3, #8
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	693a      	ldr	r2, [r7, #16]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	691b      	ldr	r3, [r3, #16]
 8006a24:	011a      	lsls	r2, r3, #4
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	6a1b      	ldr	r3, [r3, #32]
 8006a2a:	031b      	lsls	r3, r3, #12
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006a3a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	695b      	ldr	r3, [r3, #20]
 8006a44:	011b      	lsls	r3, r3, #4
 8006a46:	4313      	orrs	r3, r2
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2201      	movs	r2, #1
 8006a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3718      	adds	r7, #24
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ab0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ab8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ac0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006ac8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d110      	bne.n	8006af2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ad0:	7bfb      	ldrb	r3, [r7, #15]
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d102      	bne.n	8006adc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ad6:	7b7b      	ldrb	r3, [r7, #13]
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d001      	beq.n	8006ae0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e069      	b.n	8006bb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2202      	movs	r2, #2
 8006aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006af0:	e031      	b.n	8006b56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	2b04      	cmp	r3, #4
 8006af6:	d110      	bne.n	8006b1a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006af8:	7bbb      	ldrb	r3, [r7, #14]
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d102      	bne.n	8006b04 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006afe:	7b3b      	ldrb	r3, [r7, #12]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d001      	beq.n	8006b08 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e055      	b.n	8006bb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2202      	movs	r2, #2
 8006b14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b18:	e01d      	b.n	8006b56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d108      	bne.n	8006b32 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b20:	7bbb      	ldrb	r3, [r7, #14]
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d105      	bne.n	8006b32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b26:	7b7b      	ldrb	r3, [r7, #13]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d102      	bne.n	8006b32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b2c:	7b3b      	ldrb	r3, [r7, #12]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d001      	beq.n	8006b36 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e03e      	b.n	8006bb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2202      	movs	r2, #2
 8006b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2202      	movs	r2, #2
 8006b42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2202      	movs	r2, #2
 8006b4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2202      	movs	r2, #2
 8006b52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d003      	beq.n	8006b64 <HAL_TIM_Encoder_Start+0xc4>
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	2b04      	cmp	r3, #4
 8006b60:	d008      	beq.n	8006b74 <HAL_TIM_Encoder_Start+0xd4>
 8006b62:	e00f      	b.n	8006b84 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	2100      	movs	r1, #0
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f000 fd65 	bl	800763c <TIM_CCxChannelCmd>
      break;
 8006b72:	e016      	b.n	8006ba2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2201      	movs	r2, #1
 8006b7a:	2104      	movs	r1, #4
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f000 fd5d 	bl	800763c <TIM_CCxChannelCmd>
      break;
 8006b82:	e00e      	b.n	8006ba2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	2100      	movs	r1, #0
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f000 fd55 	bl	800763c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2201      	movs	r2, #1
 8006b98:	2104      	movs	r1, #4
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 fd4e 	bl	800763c <TIM_CCxChannelCmd>
      break;
 8006ba0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f042 0201 	orr.w	r2, r2, #1
 8006bb0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006bb2:	2300      	movs	r3, #0
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3710      	adds	r7, #16
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	f003 0302 	and.w	r3, r3, #2
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	d122      	bne.n	8006c18 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d11b      	bne.n	8006c18 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f06f 0202 	mvn.w	r2, #2
 8006be8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	f003 0303 	and.w	r3, r3, #3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d003      	beq.n	8006c06 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 fa76 	bl	80070f0 <HAL_TIM_IC_CaptureCallback>
 8006c04:	e005      	b.n	8006c12 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 fa69 	bl	80070de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fa78 	bl	8007102 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	f003 0304 	and.w	r3, r3, #4
 8006c22:	2b04      	cmp	r3, #4
 8006c24:	d122      	bne.n	8006c6c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	f003 0304 	and.w	r3, r3, #4
 8006c30:	2b04      	cmp	r3, #4
 8006c32:	d11b      	bne.n	8006c6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f06f 0204 	mvn.w	r2, #4
 8006c3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2202      	movs	r2, #2
 8006c42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	699b      	ldr	r3, [r3, #24]
 8006c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d003      	beq.n	8006c5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 fa4c 	bl	80070f0 <HAL_TIM_IC_CaptureCallback>
 8006c58:	e005      	b.n	8006c66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 fa3f 	bl	80070de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fa4e 	bl	8007102 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	691b      	ldr	r3, [r3, #16]
 8006c72:	f003 0308 	and.w	r3, r3, #8
 8006c76:	2b08      	cmp	r3, #8
 8006c78:	d122      	bne.n	8006cc0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	f003 0308 	and.w	r3, r3, #8
 8006c84:	2b08      	cmp	r3, #8
 8006c86:	d11b      	bne.n	8006cc0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f06f 0208 	mvn.w	r2, #8
 8006c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2204      	movs	r2, #4
 8006c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	f003 0303 	and.w	r3, r3, #3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d003      	beq.n	8006cae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 fa22 	bl	80070f0 <HAL_TIM_IC_CaptureCallback>
 8006cac:	e005      	b.n	8006cba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f000 fa15 	bl	80070de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f000 fa24 	bl	8007102 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	f003 0310 	and.w	r3, r3, #16
 8006cca:	2b10      	cmp	r3, #16
 8006ccc:	d122      	bne.n	8006d14 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	f003 0310 	and.w	r3, r3, #16
 8006cd8:	2b10      	cmp	r3, #16
 8006cda:	d11b      	bne.n	8006d14 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f06f 0210 	mvn.w	r2, #16
 8006ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2208      	movs	r2, #8
 8006cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	69db      	ldr	r3, [r3, #28]
 8006cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d003      	beq.n	8006d02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f9f8 	bl	80070f0 <HAL_TIM_IC_CaptureCallback>
 8006d00:	e005      	b.n	8006d0e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f9eb 	bl	80070de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 f9fa 	bl	8007102 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d10e      	bne.n	8006d40 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	f003 0301 	and.w	r3, r3, #1
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d107      	bne.n	8006d40 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f06f 0201 	mvn.w	r2, #1
 8006d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f7fb fa7e 	bl	800223c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	691b      	ldr	r3, [r3, #16]
 8006d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d4a:	2b80      	cmp	r3, #128	; 0x80
 8006d4c:	d10e      	bne.n	8006d6c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d58:	2b80      	cmp	r3, #128	; 0x80
 8006d5a:	d107      	bne.n	8006d6c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 fcfb 	bl	8007762 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d76:	2b40      	cmp	r3, #64	; 0x40
 8006d78:	d10e      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d84:	2b40      	cmp	r3, #64	; 0x40
 8006d86:	d107      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 f9be 	bl	8007114 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	f003 0320 	and.w	r3, r3, #32
 8006da2:	2b20      	cmp	r3, #32
 8006da4:	d10e      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	f003 0320 	and.w	r3, r3, #32
 8006db0:	2b20      	cmp	r3, #32
 8006db2:	d107      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f06f 0220 	mvn.w	r2, #32
 8006dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 fcc6 	bl	8007750 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006dc4:	bf00      	nop
 8006dc6:	3708      	adds	r7, #8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b086      	sub	sp, #24
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d101      	bne.n	8006dea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006de6:	2302      	movs	r3, #2
 8006de8:	e0ae      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2201      	movs	r2, #1
 8006dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2b0c      	cmp	r3, #12
 8006df6:	f200 809f 	bhi.w	8006f38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006dfa:	a201      	add	r2, pc, #4	; (adr r2, 8006e00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e00:	08006e35 	.word	0x08006e35
 8006e04:	08006f39 	.word	0x08006f39
 8006e08:	08006f39 	.word	0x08006f39
 8006e0c:	08006f39 	.word	0x08006f39
 8006e10:	08006e75 	.word	0x08006e75
 8006e14:	08006f39 	.word	0x08006f39
 8006e18:	08006f39 	.word	0x08006f39
 8006e1c:	08006f39 	.word	0x08006f39
 8006e20:	08006eb7 	.word	0x08006eb7
 8006e24:	08006f39 	.word	0x08006f39
 8006e28:	08006f39 	.word	0x08006f39
 8006e2c:	08006f39 	.word	0x08006f39
 8006e30:	08006ef7 	.word	0x08006ef7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	68b9      	ldr	r1, [r7, #8]
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f000 f9e0 	bl	8007200 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	699a      	ldr	r2, [r3, #24]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f042 0208 	orr.w	r2, r2, #8
 8006e4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	699a      	ldr	r2, [r3, #24]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f022 0204 	bic.w	r2, r2, #4
 8006e5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6999      	ldr	r1, [r3, #24]
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	691a      	ldr	r2, [r3, #16]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	430a      	orrs	r2, r1
 8006e70:	619a      	str	r2, [r3, #24]
      break;
 8006e72:	e064      	b.n	8006f3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68b9      	ldr	r1, [r7, #8]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f000 fa26 	bl	80072cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	699a      	ldr	r2, [r3, #24]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	699a      	ldr	r2, [r3, #24]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	6999      	ldr	r1, [r3, #24]
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	021a      	lsls	r2, r3, #8
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	619a      	str	r2, [r3, #24]
      break;
 8006eb4:	e043      	b.n	8006f3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68b9      	ldr	r1, [r7, #8]
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f000 fa6f 	bl	80073a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	69da      	ldr	r2, [r3, #28]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f042 0208 	orr.w	r2, r2, #8
 8006ed0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	69da      	ldr	r2, [r3, #28]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f022 0204 	bic.w	r2, r2, #4
 8006ee0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	69d9      	ldr	r1, [r3, #28]
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	691a      	ldr	r2, [r3, #16]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	61da      	str	r2, [r3, #28]
      break;
 8006ef4:	e023      	b.n	8006f3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68b9      	ldr	r1, [r7, #8]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f000 fab9 	bl	8007474 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69da      	ldr	r2, [r3, #28]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	69da      	ldr	r2, [r3, #28]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	69d9      	ldr	r1, [r3, #28]
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	021a      	lsls	r2, r3, #8
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	430a      	orrs	r2, r1
 8006f34:	61da      	str	r2, [r3, #28]
      break;
 8006f36:	e002      	b.n	8006f3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	75fb      	strb	r3, [r7, #23]
      break;
 8006f3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3718      	adds	r7, #24
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	d101      	bne.n	8006f6c <HAL_TIM_ConfigClockSource+0x1c>
 8006f68:	2302      	movs	r3, #2
 8006f6a:	e0b4      	b.n	80070d6 <HAL_TIM_ConfigClockSource+0x186>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2202      	movs	r2, #2
 8006f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006f8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	68ba      	ldr	r2, [r7, #8]
 8006f9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fa4:	d03e      	beq.n	8007024 <HAL_TIM_ConfigClockSource+0xd4>
 8006fa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006faa:	f200 8087 	bhi.w	80070bc <HAL_TIM_ConfigClockSource+0x16c>
 8006fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fb2:	f000 8086 	beq.w	80070c2 <HAL_TIM_ConfigClockSource+0x172>
 8006fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fba:	d87f      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x16c>
 8006fbc:	2b70      	cmp	r3, #112	; 0x70
 8006fbe:	d01a      	beq.n	8006ff6 <HAL_TIM_ConfigClockSource+0xa6>
 8006fc0:	2b70      	cmp	r3, #112	; 0x70
 8006fc2:	d87b      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x16c>
 8006fc4:	2b60      	cmp	r3, #96	; 0x60
 8006fc6:	d050      	beq.n	800706a <HAL_TIM_ConfigClockSource+0x11a>
 8006fc8:	2b60      	cmp	r3, #96	; 0x60
 8006fca:	d877      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x16c>
 8006fcc:	2b50      	cmp	r3, #80	; 0x50
 8006fce:	d03c      	beq.n	800704a <HAL_TIM_ConfigClockSource+0xfa>
 8006fd0:	2b50      	cmp	r3, #80	; 0x50
 8006fd2:	d873      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x16c>
 8006fd4:	2b40      	cmp	r3, #64	; 0x40
 8006fd6:	d058      	beq.n	800708a <HAL_TIM_ConfigClockSource+0x13a>
 8006fd8:	2b40      	cmp	r3, #64	; 0x40
 8006fda:	d86f      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x16c>
 8006fdc:	2b30      	cmp	r3, #48	; 0x30
 8006fde:	d064      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x15a>
 8006fe0:	2b30      	cmp	r3, #48	; 0x30
 8006fe2:	d86b      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x16c>
 8006fe4:	2b20      	cmp	r3, #32
 8006fe6:	d060      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x15a>
 8006fe8:	2b20      	cmp	r3, #32
 8006fea:	d867      	bhi.n	80070bc <HAL_TIM_ConfigClockSource+0x16c>
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d05c      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x15a>
 8006ff0:	2b10      	cmp	r3, #16
 8006ff2:	d05a      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x15a>
 8006ff4:	e062      	b.n	80070bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007006:	f000 fafa 	bl	80075fe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007018:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	609a      	str	r2, [r3, #8]
      break;
 8007022:	e04f      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007034:	f000 fae3 	bl	80075fe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	689a      	ldr	r2, [r3, #8]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007046:	609a      	str	r2, [r3, #8]
      break;
 8007048:	e03c      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007056:	461a      	mov	r2, r3
 8007058:	f000 fa5a 	bl	8007510 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2150      	movs	r1, #80	; 0x50
 8007062:	4618      	mov	r0, r3
 8007064:	f000 fab1 	bl	80075ca <TIM_ITRx_SetConfig>
      break;
 8007068:	e02c      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007076:	461a      	mov	r2, r3
 8007078:	f000 fa78 	bl	800756c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2160      	movs	r1, #96	; 0x60
 8007082:	4618      	mov	r0, r3
 8007084:	f000 faa1 	bl	80075ca <TIM_ITRx_SetConfig>
      break;
 8007088:	e01c      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007096:	461a      	mov	r2, r3
 8007098:	f000 fa3a 	bl	8007510 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2140      	movs	r1, #64	; 0x40
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fa91 	bl	80075ca <TIM_ITRx_SetConfig>
      break;
 80070a8:	e00c      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4619      	mov	r1, r3
 80070b4:	4610      	mov	r0, r2
 80070b6:	f000 fa88 	bl	80075ca <TIM_ITRx_SetConfig>
      break;
 80070ba:	e003      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	73fb      	strb	r3, [r7, #15]
      break;
 80070c0:	e000      	b.n	80070c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80070c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070de:	b480      	push	{r7}
 80070e0:	b083      	sub	sp, #12
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070e6:	bf00      	nop
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bc80      	pop	{r7}
 80070ee:	4770      	bx	lr

080070f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b083      	sub	sp, #12
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80070f8:	bf00      	nop
 80070fa:	370c      	adds	r7, #12
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bc80      	pop	{r7}
 8007100:	4770      	bx	lr

08007102 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007102:	b480      	push	{r7}
 8007104:	b083      	sub	sp, #12
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800710a:	bf00      	nop
 800710c:	370c      	adds	r7, #12
 800710e:	46bd      	mov	sp, r7
 8007110:	bc80      	pop	{r7}
 8007112:	4770      	bx	lr

08007114 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	bc80      	pop	{r7}
 8007124:	4770      	bx	lr
	...

08007128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007128:	b480      	push	{r7}
 800712a:	b085      	sub	sp, #20
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
 8007130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a2d      	ldr	r2, [pc, #180]	; (80071f0 <TIM_Base_SetConfig+0xc8>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d00f      	beq.n	8007160 <TIM_Base_SetConfig+0x38>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007146:	d00b      	beq.n	8007160 <TIM_Base_SetConfig+0x38>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a2a      	ldr	r2, [pc, #168]	; (80071f4 <TIM_Base_SetConfig+0xcc>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d007      	beq.n	8007160 <TIM_Base_SetConfig+0x38>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a29      	ldr	r2, [pc, #164]	; (80071f8 <TIM_Base_SetConfig+0xd0>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d003      	beq.n	8007160 <TIM_Base_SetConfig+0x38>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a28      	ldr	r2, [pc, #160]	; (80071fc <TIM_Base_SetConfig+0xd4>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d108      	bne.n	8007172 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	4313      	orrs	r3, r2
 8007170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a1e      	ldr	r2, [pc, #120]	; (80071f0 <TIM_Base_SetConfig+0xc8>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d00f      	beq.n	800719a <TIM_Base_SetConfig+0x72>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007180:	d00b      	beq.n	800719a <TIM_Base_SetConfig+0x72>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a1b      	ldr	r2, [pc, #108]	; (80071f4 <TIM_Base_SetConfig+0xcc>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d007      	beq.n	800719a <TIM_Base_SetConfig+0x72>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a1a      	ldr	r2, [pc, #104]	; (80071f8 <TIM_Base_SetConfig+0xd0>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d003      	beq.n	800719a <TIM_Base_SetConfig+0x72>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a19      	ldr	r2, [pc, #100]	; (80071fc <TIM_Base_SetConfig+0xd4>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d108      	bne.n	80071ac <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a07      	ldr	r2, [pc, #28]	; (80071f0 <TIM_Base_SetConfig+0xc8>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d103      	bne.n	80071e0 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	691a      	ldr	r2, [r3, #16]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	615a      	str	r2, [r3, #20]
}
 80071e6:	bf00      	nop
 80071e8:	3714      	adds	r7, #20
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bc80      	pop	{r7}
 80071ee:	4770      	bx	lr
 80071f0:	40012c00 	.word	0x40012c00
 80071f4:	40000400 	.word	0x40000400
 80071f8:	40000800 	.word	0x40000800
 80071fc:	40000c00 	.word	0x40000c00

08007200 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007200:	b480      	push	{r7}
 8007202:	b087      	sub	sp, #28
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6a1b      	ldr	r3, [r3, #32]
 800720e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a1b      	ldr	r3, [r3, #32]
 8007214:	f023 0201 	bic.w	r2, r3, #1
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800722e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f023 0303 	bic.w	r3, r3, #3
 8007236:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	4313      	orrs	r3, r2
 8007240:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	f023 0302 	bic.w	r3, r3, #2
 8007248:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	4313      	orrs	r3, r2
 8007252:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	4a1c      	ldr	r2, [pc, #112]	; (80072c8 <TIM_OC1_SetConfig+0xc8>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d10c      	bne.n	8007276 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	f023 0308 	bic.w	r3, r3, #8
 8007262:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	697a      	ldr	r2, [r7, #20]
 800726a:	4313      	orrs	r3, r2
 800726c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	f023 0304 	bic.w	r3, r3, #4
 8007274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a13      	ldr	r2, [pc, #76]	; (80072c8 <TIM_OC1_SetConfig+0xc8>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d111      	bne.n	80072a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007284:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800728c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	695b      	ldr	r3, [r3, #20]
 8007292:	693a      	ldr	r2, [r7, #16]
 8007294:	4313      	orrs	r3, r2
 8007296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	693a      	ldr	r2, [r7, #16]
 800729e:	4313      	orrs	r3, r2
 80072a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	693a      	ldr	r2, [r7, #16]
 80072a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	685a      	ldr	r2, [r3, #4]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	697a      	ldr	r2, [r7, #20]
 80072ba:	621a      	str	r2, [r3, #32]
}
 80072bc:	bf00      	nop
 80072be:	371c      	adds	r7, #28
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bc80      	pop	{r7}
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	40012c00 	.word	0x40012c00

080072cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b087      	sub	sp, #28
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6a1b      	ldr	r3, [r3, #32]
 80072e0:	f023 0210 	bic.w	r2, r3, #16
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	021b      	lsls	r3, r3, #8
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	4313      	orrs	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	f023 0320 	bic.w	r3, r3, #32
 8007316:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	011b      	lsls	r3, r3, #4
 800731e:	697a      	ldr	r2, [r7, #20]
 8007320:	4313      	orrs	r3, r2
 8007322:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	4a1d      	ldr	r2, [pc, #116]	; (800739c <TIM_OC2_SetConfig+0xd0>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d10d      	bne.n	8007348 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	011b      	lsls	r3, r3, #4
 800733a:	697a      	ldr	r2, [r7, #20]
 800733c:	4313      	orrs	r3, r2
 800733e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007346:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a14      	ldr	r2, [pc, #80]	; (800739c <TIM_OC2_SetConfig+0xd0>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d113      	bne.n	8007378 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007356:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800735e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	695b      	ldr	r3, [r3, #20]
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	693a      	ldr	r2, [r7, #16]
 8007368:	4313      	orrs	r3, r2
 800736a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	699b      	ldr	r3, [r3, #24]
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	693a      	ldr	r2, [r7, #16]
 8007374:	4313      	orrs	r3, r2
 8007376:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	693a      	ldr	r2, [r7, #16]
 800737c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685a      	ldr	r2, [r3, #4]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	697a      	ldr	r2, [r7, #20]
 8007390:	621a      	str	r2, [r3, #32]
}
 8007392:	bf00      	nop
 8007394:	371c      	adds	r7, #28
 8007396:	46bd      	mov	sp, r7
 8007398:	bc80      	pop	{r7}
 800739a:	4770      	bx	lr
 800739c:	40012c00 	.word	0x40012c00

080073a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b087      	sub	sp, #28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6a1b      	ldr	r3, [r3, #32]
 80073b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	69db      	ldr	r3, [r3, #28]
 80073c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f023 0303 	bic.w	r3, r3, #3
 80073d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	68fa      	ldr	r2, [r7, #12]
 80073de:	4313      	orrs	r3, r2
 80073e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	021b      	lsls	r3, r3, #8
 80073f0:	697a      	ldr	r2, [r7, #20]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a1d      	ldr	r2, [pc, #116]	; (8007470 <TIM_OC3_SetConfig+0xd0>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d10d      	bne.n	800741a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007404:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	68db      	ldr	r3, [r3, #12]
 800740a:	021b      	lsls	r3, r3, #8
 800740c:	697a      	ldr	r2, [r7, #20]
 800740e:	4313      	orrs	r3, r2
 8007410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a14      	ldr	r2, [pc, #80]	; (8007470 <TIM_OC3_SetConfig+0xd0>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d113      	bne.n	800744a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	011b      	lsls	r3, r3, #4
 8007438:	693a      	ldr	r2, [r7, #16]
 800743a:	4313      	orrs	r3, r2
 800743c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	011b      	lsls	r3, r3, #4
 8007444:	693a      	ldr	r2, [r7, #16]
 8007446:	4313      	orrs	r3, r2
 8007448:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	693a      	ldr	r2, [r7, #16]
 800744e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	685a      	ldr	r2, [r3, #4]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	697a      	ldr	r2, [r7, #20]
 8007462:	621a      	str	r2, [r3, #32]
}
 8007464:	bf00      	nop
 8007466:	371c      	adds	r7, #28
 8007468:	46bd      	mov	sp, r7
 800746a:	bc80      	pop	{r7}
 800746c:	4770      	bx	lr
 800746e:	bf00      	nop
 8007470:	40012c00 	.word	0x40012c00

08007474 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007474:	b480      	push	{r7}
 8007476:	b087      	sub	sp, #28
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a1b      	ldr	r3, [r3, #32]
 8007482:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a1b      	ldr	r3, [r3, #32]
 8007488:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	69db      	ldr	r3, [r3, #28]
 800749a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	021b      	lsls	r3, r3, #8
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	031b      	lsls	r3, r3, #12
 80074c6:	693a      	ldr	r2, [r7, #16]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a0f      	ldr	r2, [pc, #60]	; (800750c <TIM_OC4_SetConfig+0x98>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d109      	bne.n	80074e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	695b      	ldr	r3, [r3, #20]
 80074e0:	019b      	lsls	r3, r3, #6
 80074e2:	697a      	ldr	r2, [r7, #20]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	685a      	ldr	r2, [r3, #4]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	693a      	ldr	r2, [r7, #16]
 8007500:	621a      	str	r2, [r3, #32]
}
 8007502:	bf00      	nop
 8007504:	371c      	adds	r7, #28
 8007506:	46bd      	mov	sp, r7
 8007508:	bc80      	pop	{r7}
 800750a:	4770      	bx	lr
 800750c:	40012c00 	.word	0x40012c00

08007510 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007510:	b480      	push	{r7}
 8007512:	b087      	sub	sp, #28
 8007514:	af00      	add	r7, sp, #0
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6a1b      	ldr	r3, [r3, #32]
 8007520:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6a1b      	ldr	r3, [r3, #32]
 8007526:	f023 0201 	bic.w	r2, r3, #1
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800753a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	011b      	lsls	r3, r3, #4
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	4313      	orrs	r3, r2
 8007544:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	f023 030a 	bic.w	r3, r3, #10
 800754c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	4313      	orrs	r3, r2
 8007554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	621a      	str	r2, [r3, #32]
}
 8007562:	bf00      	nop
 8007564:	371c      	adds	r7, #28
 8007566:	46bd      	mov	sp, r7
 8007568:	bc80      	pop	{r7}
 800756a:	4770      	bx	lr

0800756c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800756c:	b480      	push	{r7}
 800756e:	b087      	sub	sp, #28
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6a1b      	ldr	r3, [r3, #32]
 800757c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6a1b      	ldr	r3, [r3, #32]
 8007582:	f023 0210 	bic.w	r2, r3, #16
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007596:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	031b      	lsls	r3, r3, #12
 800759c:	693a      	ldr	r2, [r7, #16]
 800759e:	4313      	orrs	r3, r2
 80075a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80075a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	011b      	lsls	r3, r3, #4
 80075ae:	697a      	ldr	r2, [r7, #20]
 80075b0:	4313      	orrs	r3, r2
 80075b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	693a      	ldr	r2, [r7, #16]
 80075b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	697a      	ldr	r2, [r7, #20]
 80075be:	621a      	str	r2, [r3, #32]
}
 80075c0:	bf00      	nop
 80075c2:	371c      	adds	r7, #28
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bc80      	pop	{r7}
 80075c8:	4770      	bx	lr

080075ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b085      	sub	sp, #20
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
 80075d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075e2:	683a      	ldr	r2, [r7, #0]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	f043 0307 	orr.w	r3, r3, #7
 80075ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	609a      	str	r2, [r3, #8]
}
 80075f4:	bf00      	nop
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bc80      	pop	{r7}
 80075fc:	4770      	bx	lr

080075fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075fe:	b480      	push	{r7}
 8007600:	b087      	sub	sp, #28
 8007602:	af00      	add	r7, sp, #0
 8007604:	60f8      	str	r0, [r7, #12]
 8007606:	60b9      	str	r1, [r7, #8]
 8007608:	607a      	str	r2, [r7, #4]
 800760a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007618:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	021a      	lsls	r2, r3, #8
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	431a      	orrs	r2, r3
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	4313      	orrs	r3, r2
 8007626:	697a      	ldr	r2, [r7, #20]
 8007628:	4313      	orrs	r3, r2
 800762a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	609a      	str	r2, [r3, #8]
}
 8007632:	bf00      	nop
 8007634:	371c      	adds	r7, #28
 8007636:	46bd      	mov	sp, r7
 8007638:	bc80      	pop	{r7}
 800763a:	4770      	bx	lr

0800763c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800763c:	b480      	push	{r7}
 800763e:	b087      	sub	sp, #28
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f003 031f 	and.w	r3, r3, #31
 800764e:	2201      	movs	r2, #1
 8007650:	fa02 f303 	lsl.w	r3, r2, r3
 8007654:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6a1a      	ldr	r2, [r3, #32]
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	43db      	mvns	r3, r3
 800765e:	401a      	ands	r2, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6a1a      	ldr	r2, [r3, #32]
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	f003 031f 	and.w	r3, r3, #31
 800766e:	6879      	ldr	r1, [r7, #4]
 8007670:	fa01 f303 	lsl.w	r3, r1, r3
 8007674:	431a      	orrs	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	621a      	str	r2, [r3, #32]
}
 800767a:	bf00      	nop
 800767c:	371c      	adds	r7, #28
 800767e:	46bd      	mov	sp, r7
 8007680:	bc80      	pop	{r7}
 8007682:	4770      	bx	lr

08007684 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007694:	2b01      	cmp	r3, #1
 8007696:	d101      	bne.n	800769c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007698:	2302      	movs	r3, #2
 800769a:	e04b      	b.n	8007734 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2202      	movs	r2, #2
 80076a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	68fa      	ldr	r2, [r7, #12]
 80076d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a19      	ldr	r2, [pc, #100]	; (8007740 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d013      	beq.n	8007708 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076e8:	d00e      	beq.n	8007708 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a15      	ldr	r2, [pc, #84]	; (8007744 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d009      	beq.n	8007708 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a13      	ldr	r2, [pc, #76]	; (8007748 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d004      	beq.n	8007708 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a12      	ldr	r2, [pc, #72]	; (800774c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d10c      	bne.n	8007722 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800770e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	68ba      	ldr	r2, [r7, #8]
 8007716:	4313      	orrs	r3, r2
 8007718:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68ba      	ldr	r2, [r7, #8]
 8007720:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3714      	adds	r7, #20
 8007738:	46bd      	mov	sp, r7
 800773a:	bc80      	pop	{r7}
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop
 8007740:	40012c00 	.word	0x40012c00
 8007744:	40000400 	.word	0x40000400
 8007748:	40000800 	.word	0x40000800
 800774c:	40000c00 	.word	0x40000c00

08007750 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007758:	bf00      	nop
 800775a:	370c      	adds	r7, #12
 800775c:	46bd      	mov	sp, r7
 800775e:	bc80      	pop	{r7}
 8007760:	4770      	bx	lr

08007762 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007762:	b480      	push	{r7}
 8007764:	b083      	sub	sp, #12
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800776a:	bf00      	nop
 800776c:	370c      	adds	r7, #12
 800776e:	46bd      	mov	sp, r7
 8007770:	bc80      	pop	{r7}
 8007772:	4770      	bx	lr

08007774 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b082      	sub	sp, #8
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d101      	bne.n	8007786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e042      	b.n	800780c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800778c:	b2db      	uxtb	r3, r3
 800778e:	2b00      	cmp	r3, #0
 8007790:	d106      	bne.n	80077a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f7fc fcf4 	bl	8004188 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2224      	movs	r2, #36	; 0x24
 80077a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	68da      	ldr	r2, [r3, #12]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80077b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 f91d 	bl	80079f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	691a      	ldr	r2, [r3, #16]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80077cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	695a      	ldr	r2, [r3, #20]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80077dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68da      	ldr	r2, [r3, #12]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2220      	movs	r2, #32
 80077f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2220      	movs	r2, #32
 8007800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	3708      	adds	r7, #8
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b08a      	sub	sp, #40	; 0x28
 8007818:	af02      	add	r7, sp, #8
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	603b      	str	r3, [r7, #0]
 8007820:	4613      	mov	r3, r2
 8007822:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007824:	2300      	movs	r3, #0
 8007826:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b20      	cmp	r3, #32
 8007832:	d16d      	bne.n	8007910 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d002      	beq.n	8007840 <HAL_UART_Transmit+0x2c>
 800783a:	88fb      	ldrh	r3, [r7, #6]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d101      	bne.n	8007844 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	e066      	b.n	8007912 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2221      	movs	r2, #33	; 0x21
 800784e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007852:	f7fc ffb9 	bl	80047c8 <HAL_GetTick>
 8007856:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	88fa      	ldrh	r2, [r7, #6]
 800785c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	88fa      	ldrh	r2, [r7, #6]
 8007862:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800786c:	d108      	bne.n	8007880 <HAL_UART_Transmit+0x6c>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d104      	bne.n	8007880 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007876:	2300      	movs	r3, #0
 8007878:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	61bb      	str	r3, [r7, #24]
 800787e:	e003      	b.n	8007888 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007884:	2300      	movs	r3, #0
 8007886:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007888:	e02a      	b.n	80078e0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	2200      	movs	r2, #0
 8007892:	2180      	movs	r1, #128	; 0x80
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 f840 	bl	800791a <UART_WaitOnFlagUntilTimeout>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80078a0:	2303      	movs	r3, #3
 80078a2:	e036      	b.n	8007912 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10b      	bne.n	80078c2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	881b      	ldrh	r3, [r3, #0]
 80078ae:	461a      	mov	r2, r3
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80078ba:	69bb      	ldr	r3, [r7, #24]
 80078bc:	3302      	adds	r3, #2
 80078be:	61bb      	str	r3, [r7, #24]
 80078c0:	e007      	b.n	80078d2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	781a      	ldrb	r2, [r3, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	3301      	adds	r3, #1
 80078d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	3b01      	subs	r3, #1
 80078da:	b29a      	uxth	r2, r3
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1cf      	bne.n	800788a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	9300      	str	r3, [sp, #0]
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	2200      	movs	r2, #0
 80078f2:	2140      	movs	r1, #64	; 0x40
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f000 f810 	bl	800791a <UART_WaitOnFlagUntilTimeout>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d001      	beq.n	8007904 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8007900:	2303      	movs	r3, #3
 8007902:	e006      	b.n	8007912 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2220      	movs	r2, #32
 8007908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800790c:	2300      	movs	r3, #0
 800790e:	e000      	b.n	8007912 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007910:	2302      	movs	r3, #2
  }
}
 8007912:	4618      	mov	r0, r3
 8007914:	3720      	adds	r7, #32
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}

0800791a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b090      	sub	sp, #64	; 0x40
 800791e:	af00      	add	r7, sp, #0
 8007920:	60f8      	str	r0, [r7, #12]
 8007922:	60b9      	str	r1, [r7, #8]
 8007924:	603b      	str	r3, [r7, #0]
 8007926:	4613      	mov	r3, r2
 8007928:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800792a:	e050      	b.n	80079ce <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800792c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800792e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007932:	d04c      	beq.n	80079ce <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007934:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007936:	2b00      	cmp	r3, #0
 8007938:	d007      	beq.n	800794a <UART_WaitOnFlagUntilTimeout+0x30>
 800793a:	f7fc ff45 	bl	80047c8 <HAL_GetTick>
 800793e:	4602      	mov	r2, r0
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	1ad3      	subs	r3, r2, r3
 8007944:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007946:	429a      	cmp	r2, r3
 8007948:	d241      	bcs.n	80079ce <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	330c      	adds	r3, #12
 8007950:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007954:	e853 3f00 	ldrex	r3, [r3]
 8007958:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800795a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007960:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	330c      	adds	r3, #12
 8007968:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800796a:	637a      	str	r2, [r7, #52]	; 0x34
 800796c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007970:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007972:	e841 2300 	strex	r3, r2, [r1]
 8007976:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1e5      	bne.n	800794a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	3314      	adds	r3, #20
 8007984:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	e853 3f00 	ldrex	r3, [r3]
 800798c:	613b      	str	r3, [r7, #16]
   return(result);
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	f023 0301 	bic.w	r3, r3, #1
 8007994:	63bb      	str	r3, [r7, #56]	; 0x38
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	3314      	adds	r3, #20
 800799c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800799e:	623a      	str	r2, [r7, #32]
 80079a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a2:	69f9      	ldr	r1, [r7, #28]
 80079a4:	6a3a      	ldr	r2, [r7, #32]
 80079a6:	e841 2300 	strex	r3, r2, [r1]
 80079aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d1e5      	bne.n	800797e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2220      	movs	r2, #32
 80079b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2220      	movs	r2, #32
 80079be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80079ca:	2303      	movs	r3, #3
 80079cc:	e00f      	b.n	80079ee <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	4013      	ands	r3, r2
 80079d8:	68ba      	ldr	r2, [r7, #8]
 80079da:	429a      	cmp	r2, r3
 80079dc:	bf0c      	ite	eq
 80079de:	2301      	moveq	r3, #1
 80079e0:	2300      	movne	r3, #0
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	461a      	mov	r2, r3
 80079e6:	79fb      	ldrb	r3, [r7, #7]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d09f      	beq.n	800792c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3740      	adds	r7, #64	; 0x40
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
	...

080079f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	68da      	ldr	r2, [r3, #12]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	689a      	ldr	r2, [r3, #8]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	431a      	orrs	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007a32:	f023 030c 	bic.w	r3, r3, #12
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	6812      	ldr	r2, [r2, #0]
 8007a3a:	68b9      	ldr	r1, [r7, #8]
 8007a3c:	430b      	orrs	r3, r1
 8007a3e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	695b      	ldr	r3, [r3, #20]
 8007a46:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	699a      	ldr	r2, [r3, #24]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	430a      	orrs	r2, r1
 8007a54:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a2c      	ldr	r2, [pc, #176]	; (8007b0c <UART_SetConfig+0x114>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d103      	bne.n	8007a68 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007a60:	f7fd ffe6 	bl	8005a30 <HAL_RCC_GetPCLK2Freq>
 8007a64:	60f8      	str	r0, [r7, #12]
 8007a66:	e002      	b.n	8007a6e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007a68:	f7fd ffce 	bl	8005a08 <HAL_RCC_GetPCLK1Freq>
 8007a6c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	4613      	mov	r3, r2
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	4413      	add	r3, r2
 8007a76:	009a      	lsls	r2, r3, #2
 8007a78:	441a      	add	r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a84:	4a22      	ldr	r2, [pc, #136]	; (8007b10 <UART_SetConfig+0x118>)
 8007a86:	fba2 2303 	umull	r2, r3, r2, r3
 8007a8a:	095b      	lsrs	r3, r3, #5
 8007a8c:	0119      	lsls	r1, r3, #4
 8007a8e:	68fa      	ldr	r2, [r7, #12]
 8007a90:	4613      	mov	r3, r2
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	4413      	add	r3, r2
 8007a96:	009a      	lsls	r2, r3, #2
 8007a98:	441a      	add	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8007aa4:	4b1a      	ldr	r3, [pc, #104]	; (8007b10 <UART_SetConfig+0x118>)
 8007aa6:	fba3 0302 	umull	r0, r3, r3, r2
 8007aaa:	095b      	lsrs	r3, r3, #5
 8007aac:	2064      	movs	r0, #100	; 0x64
 8007aae:	fb00 f303 	mul.w	r3, r0, r3
 8007ab2:	1ad3      	subs	r3, r2, r3
 8007ab4:	011b      	lsls	r3, r3, #4
 8007ab6:	3332      	adds	r3, #50	; 0x32
 8007ab8:	4a15      	ldr	r2, [pc, #84]	; (8007b10 <UART_SetConfig+0x118>)
 8007aba:	fba2 2303 	umull	r2, r3, r2, r3
 8007abe:	095b      	lsrs	r3, r3, #5
 8007ac0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007ac4:	4419      	add	r1, r3
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	009b      	lsls	r3, r3, #2
 8007acc:	4413      	add	r3, r2
 8007ace:	009a      	lsls	r2, r3, #2
 8007ad0:	441a      	add	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007adc:	4b0c      	ldr	r3, [pc, #48]	; (8007b10 <UART_SetConfig+0x118>)
 8007ade:	fba3 0302 	umull	r0, r3, r3, r2
 8007ae2:	095b      	lsrs	r3, r3, #5
 8007ae4:	2064      	movs	r0, #100	; 0x64
 8007ae6:	fb00 f303 	mul.w	r3, r0, r3
 8007aea:	1ad3      	subs	r3, r2, r3
 8007aec:	011b      	lsls	r3, r3, #4
 8007aee:	3332      	adds	r3, #50	; 0x32
 8007af0:	4a07      	ldr	r2, [pc, #28]	; (8007b10 <UART_SetConfig+0x118>)
 8007af2:	fba2 2303 	umull	r2, r3, r2, r3
 8007af6:	095b      	lsrs	r3, r3, #5
 8007af8:	f003 020f 	and.w	r2, r3, #15
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	440a      	add	r2, r1
 8007b02:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007b04:	bf00      	nop
 8007b06:	3710      	adds	r7, #16
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}
 8007b0c:	40013800 	.word	0x40013800
 8007b10:	51eb851f 	.word	0x51eb851f

08007b14 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	4a06      	ldr	r2, [pc, #24]	; (8007b3c <vApplicationGetIdleTaskMemory+0x28>)
 8007b24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	4a05      	ldr	r2, [pc, #20]	; (8007b40 <vApplicationGetIdleTaskMemory+0x2c>)
 8007b2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2280      	movs	r2, #128	; 0x80
 8007b30:	601a      	str	r2, [r3, #0]
}
 8007b32:	bf00      	nop
 8007b34:	3714      	adds	r7, #20
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bc80      	pop	{r7}
 8007b3a:	4770      	bx	lr
 8007b3c:	200006d8 	.word	0x200006d8
 8007b40:	20000734 	.word	0x20000734

08007b44 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	4a07      	ldr	r2, [pc, #28]	; (8007b70 <vApplicationGetTimerTaskMemory+0x2c>)
 8007b54:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	4a06      	ldr	r2, [pc, #24]	; (8007b74 <vApplicationGetTimerTaskMemory+0x30>)
 8007b5a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b62:	601a      	str	r2, [r3, #0]
}
 8007b64:	bf00      	nop
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bc80      	pop	{r7}
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	20000934 	.word	0x20000934
 8007b74:	20000990 	.word	0x20000990

08007b78 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f103 0208 	add.w	r2, r3, #8
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b90:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f103 0208 	add.w	r2, r3, #8
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f103 0208 	add.w	r2, r3, #8
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007bac:	bf00      	nop
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bc80      	pop	{r7}
 8007bb4:	4770      	bx	lr

08007bb6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b083      	sub	sp, #12
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007bc4:	bf00      	nop
 8007bc6:	370c      	adds	r7, #12
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bc80      	pop	{r7}
 8007bcc:	4770      	bx	lr

08007bce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b085      	sub	sp, #20
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
 8007bd6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	689a      	ldr	r2, [r3, #8]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	683a      	ldr	r2, [r7, #0]
 8007bf2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	683a      	ldr	r2, [r7, #0]
 8007bf8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	1c5a      	adds	r2, r3, #1
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	601a      	str	r2, [r3, #0]
}
 8007c0a:	bf00      	nop
 8007c0c:	3714      	adds	r7, #20
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bc80      	pop	{r7}
 8007c12:	4770      	bx	lr

08007c14 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c14:	b480      	push	{r7}
 8007c16:	b085      	sub	sp, #20
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c2a:	d103      	bne.n	8007c34 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	691b      	ldr	r3, [r3, #16]
 8007c30:	60fb      	str	r3, [r7, #12]
 8007c32:	e00c      	b.n	8007c4e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	3308      	adds	r3, #8
 8007c38:	60fb      	str	r3, [r7, #12]
 8007c3a:	e002      	b.n	8007c42 <vListInsert+0x2e>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	60fb      	str	r3, [r7, #12]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d2f6      	bcs.n	8007c3c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	685a      	ldr	r2, [r3, #4]
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	683a      	ldr	r2, [r7, #0]
 8007c5c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	1c5a      	adds	r2, r3, #1
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	601a      	str	r2, [r3, #0]
}
 8007c7a:	bf00      	nop
 8007c7c:	3714      	adds	r7, #20
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bc80      	pop	{r7}
 8007c82:	4770      	bx	lr

08007c84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	691b      	ldr	r3, [r3, #16]
 8007c90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	6892      	ldr	r2, [r2, #8]
 8007c9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	6852      	ldr	r2, [r2, #4]
 8007ca4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d103      	bne.n	8007cb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	689a      	ldr	r2, [r3, #8]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	1e5a      	subs	r2, r3, #1
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3714      	adds	r7, #20
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bc80      	pop	{r7}
 8007cd4:	4770      	bx	lr
	...

08007cd8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10a      	bne.n	8007d02 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf0:	f383 8811 	msr	BASEPRI, r3
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	f3bf 8f4f 	dsb	sy
 8007cfc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007cfe:	bf00      	nop
 8007d00:	e7fe      	b.n	8007d00 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007d02:	f002 f8f3 	bl	8009eec <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d0e:	68f9      	ldr	r1, [r7, #12]
 8007d10:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007d12:	fb01 f303 	mul.w	r3, r1, r3
 8007d16:	441a      	add	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d32:	3b01      	subs	r3, #1
 8007d34:	68f9      	ldr	r1, [r7, #12]
 8007d36:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007d38:	fb01 f303 	mul.w	r3, r1, r3
 8007d3c:	441a      	add	r2, r3
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	22ff      	movs	r2, #255	; 0xff
 8007d46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	22ff      	movs	r2, #255	; 0xff
 8007d4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d114      	bne.n	8007d82 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	691b      	ldr	r3, [r3, #16]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d01a      	beq.n	8007d96 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	3310      	adds	r3, #16
 8007d64:	4618      	mov	r0, r3
 8007d66:	f001 f92f 	bl	8008fc8 <xTaskRemoveFromEventList>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d012      	beq.n	8007d96 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007d70:	4b0c      	ldr	r3, [pc, #48]	; (8007da4 <xQueueGenericReset+0xcc>)
 8007d72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d76:	601a      	str	r2, [r3, #0]
 8007d78:	f3bf 8f4f 	dsb	sy
 8007d7c:	f3bf 8f6f 	isb	sy
 8007d80:	e009      	b.n	8007d96 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	3310      	adds	r3, #16
 8007d86:	4618      	mov	r0, r3
 8007d88:	f7ff fef6 	bl	8007b78 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	3324      	adds	r3, #36	; 0x24
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7ff fef1 	bl	8007b78 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007d96:	f002 f8d9 	bl	8009f4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007d9a:	2301      	movs	r3, #1
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}
 8007da4:	e000ed04 	.word	0xe000ed04

08007da8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b08e      	sub	sp, #56	; 0x38
 8007dac:	af02      	add	r7, sp, #8
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	607a      	str	r2, [r7, #4]
 8007db4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d10a      	bne.n	8007dd2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dc0:	f383 8811 	msr	BASEPRI, r3
 8007dc4:	f3bf 8f6f 	isb	sy
 8007dc8:	f3bf 8f4f 	dsb	sy
 8007dcc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007dce:	bf00      	nop
 8007dd0:	e7fe      	b.n	8007dd0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d10a      	bne.n	8007dee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ddc:	f383 8811 	msr	BASEPRI, r3
 8007de0:	f3bf 8f6f 	isb	sy
 8007de4:	f3bf 8f4f 	dsb	sy
 8007de8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007dea:	bf00      	nop
 8007dec:	e7fe      	b.n	8007dec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d002      	beq.n	8007dfa <xQueueGenericCreateStatic+0x52>
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <xQueueGenericCreateStatic+0x56>
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e000      	b.n	8007e00 <xQueueGenericCreateStatic+0x58>
 8007dfe:	2300      	movs	r3, #0
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10a      	bne.n	8007e1a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e08:	f383 8811 	msr	BASEPRI, r3
 8007e0c:	f3bf 8f6f 	isb	sy
 8007e10:	f3bf 8f4f 	dsb	sy
 8007e14:	623b      	str	r3, [r7, #32]
}
 8007e16:	bf00      	nop
 8007e18:	e7fe      	b.n	8007e18 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d102      	bne.n	8007e26 <xQueueGenericCreateStatic+0x7e>
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d101      	bne.n	8007e2a <xQueueGenericCreateStatic+0x82>
 8007e26:	2301      	movs	r3, #1
 8007e28:	e000      	b.n	8007e2c <xQueueGenericCreateStatic+0x84>
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10a      	bne.n	8007e46 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e34:	f383 8811 	msr	BASEPRI, r3
 8007e38:	f3bf 8f6f 	isb	sy
 8007e3c:	f3bf 8f4f 	dsb	sy
 8007e40:	61fb      	str	r3, [r7, #28]
}
 8007e42:	bf00      	nop
 8007e44:	e7fe      	b.n	8007e44 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007e46:	2350      	movs	r3, #80	; 0x50
 8007e48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b50      	cmp	r3, #80	; 0x50
 8007e4e:	d00a      	beq.n	8007e66 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e54:	f383 8811 	msr	BASEPRI, r3
 8007e58:	f3bf 8f6f 	isb	sy
 8007e5c:	f3bf 8f4f 	dsb	sy
 8007e60:	61bb      	str	r3, [r7, #24]
}
 8007e62:	bf00      	nop
 8007e64:	e7fe      	b.n	8007e64 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d00d      	beq.n	8007e8c <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007e78:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7e:	9300      	str	r3, [sp, #0]
 8007e80:	4613      	mov	r3, r2
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	68b9      	ldr	r1, [r7, #8]
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	f000 f843 	bl	8007f12 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3730      	adds	r7, #48	; 0x30
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}

08007e96 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007e96:	b580      	push	{r7, lr}
 8007e98:	b08a      	sub	sp, #40	; 0x28
 8007e9a:	af02      	add	r7, sp, #8
 8007e9c:	60f8      	str	r0, [r7, #12]
 8007e9e:	60b9      	str	r1, [r7, #8]
 8007ea0:	4613      	mov	r3, r2
 8007ea2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10a      	bne.n	8007ec0 <xQueueGenericCreate+0x2a>
	__asm volatile
 8007eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eae:	f383 8811 	msr	BASEPRI, r3
 8007eb2:	f3bf 8f6f 	isb	sy
 8007eb6:	f3bf 8f4f 	dsb	sy
 8007eba:	613b      	str	r3, [r7, #16]
}
 8007ebc:	bf00      	nop
 8007ebe:	e7fe      	b.n	8007ebe <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d102      	bne.n	8007ecc <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	61fb      	str	r3, [r7, #28]
 8007eca:	e004      	b.n	8007ed6 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	68ba      	ldr	r2, [r7, #8]
 8007ed0:	fb02 f303 	mul.w	r3, r2, r3
 8007ed4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8007ed6:	69fb      	ldr	r3, [r7, #28]
 8007ed8:	3350      	adds	r3, #80	; 0x50
 8007eda:	4618      	mov	r0, r3
 8007edc:	f002 f906 	bl	800a0ec <pvPortMalloc>
 8007ee0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d00f      	beq.n	8007f08 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	3350      	adds	r3, #80	; 0x50
 8007eec:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ef6:	79fa      	ldrb	r2, [r7, #7]
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	9300      	str	r3, [sp, #0]
 8007efc:	4613      	mov	r3, r2
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	68b9      	ldr	r1, [r7, #8]
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f000 f805 	bl	8007f12 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007f08:	69bb      	ldr	r3, [r7, #24]
	}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3720      	adds	r7, #32
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b084      	sub	sp, #16
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	60f8      	str	r0, [r7, #12]
 8007f1a:	60b9      	str	r1, [r7, #8]
 8007f1c:	607a      	str	r2, [r7, #4]
 8007f1e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d103      	bne.n	8007f2e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	69ba      	ldr	r2, [r7, #24]
 8007f2a:	601a      	str	r2, [r3, #0]
 8007f2c:	e002      	b.n	8007f34 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007f3a:	69bb      	ldr	r3, [r7, #24]
 8007f3c:	68ba      	ldr	r2, [r7, #8]
 8007f3e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007f40:	2101      	movs	r1, #1
 8007f42:	69b8      	ldr	r0, [r7, #24]
 8007f44:	f7ff fec8 	bl	8007cd8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	78fa      	ldrb	r2, [r7, #3]
 8007f4c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007f50:	bf00      	nop
 8007f52:	3710      	adds	r7, #16
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b08e      	sub	sp, #56	; 0x38
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
 8007f64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007f66:	2300      	movs	r3, #0
 8007f68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d10a      	bne.n	8007f8a <xQueueGenericSend+0x32>
	__asm volatile
 8007f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f78:	f383 8811 	msr	BASEPRI, r3
 8007f7c:	f3bf 8f6f 	isb	sy
 8007f80:	f3bf 8f4f 	dsb	sy
 8007f84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007f86:	bf00      	nop
 8007f88:	e7fe      	b.n	8007f88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d103      	bne.n	8007f98 <xQueueGenericSend+0x40>
 8007f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d101      	bne.n	8007f9c <xQueueGenericSend+0x44>
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e000      	b.n	8007f9e <xQueueGenericSend+0x46>
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10a      	bne.n	8007fb8 <xQueueGenericSend+0x60>
	__asm volatile
 8007fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa6:	f383 8811 	msr	BASEPRI, r3
 8007faa:	f3bf 8f6f 	isb	sy
 8007fae:	f3bf 8f4f 	dsb	sy
 8007fb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007fb4:	bf00      	nop
 8007fb6:	e7fe      	b.n	8007fb6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	2b02      	cmp	r3, #2
 8007fbc:	d103      	bne.n	8007fc6 <xQueueGenericSend+0x6e>
 8007fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d101      	bne.n	8007fca <xQueueGenericSend+0x72>
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e000      	b.n	8007fcc <xQueueGenericSend+0x74>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d10a      	bne.n	8007fe6 <xQueueGenericSend+0x8e>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	623b      	str	r3, [r7, #32]
}
 8007fe2:	bf00      	nop
 8007fe4:	e7fe      	b.n	8007fe4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fe6:	f001 f9b1 	bl	800934c <xTaskGetSchedulerState>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d102      	bne.n	8007ff6 <xQueueGenericSend+0x9e>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d101      	bne.n	8007ffa <xQueueGenericSend+0xa2>
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e000      	b.n	8007ffc <xQueueGenericSend+0xa4>
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d10a      	bne.n	8008016 <xQueueGenericSend+0xbe>
	__asm volatile
 8008000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008004:	f383 8811 	msr	BASEPRI, r3
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	f3bf 8f4f 	dsb	sy
 8008010:	61fb      	str	r3, [r7, #28]
}
 8008012:	bf00      	nop
 8008014:	e7fe      	b.n	8008014 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008016:	f001 ff69 	bl	8009eec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800801a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800801e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008022:	429a      	cmp	r2, r3
 8008024:	d302      	bcc.n	800802c <xQueueGenericSend+0xd4>
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	2b02      	cmp	r3, #2
 800802a:	d129      	bne.n	8008080 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800802c:	683a      	ldr	r2, [r7, #0]
 800802e:	68b9      	ldr	r1, [r7, #8]
 8008030:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008032:	f000 fa07 	bl	8008444 <prvCopyDataToQueue>
 8008036:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803c:	2b00      	cmp	r3, #0
 800803e:	d010      	beq.n	8008062 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008042:	3324      	adds	r3, #36	; 0x24
 8008044:	4618      	mov	r0, r3
 8008046:	f000 ffbf 	bl	8008fc8 <xTaskRemoveFromEventList>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d013      	beq.n	8008078 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008050:	4b3f      	ldr	r3, [pc, #252]	; (8008150 <xQueueGenericSend+0x1f8>)
 8008052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008056:	601a      	str	r2, [r3, #0]
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	f3bf 8f6f 	isb	sy
 8008060:	e00a      	b.n	8008078 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008064:	2b00      	cmp	r3, #0
 8008066:	d007      	beq.n	8008078 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008068:	4b39      	ldr	r3, [pc, #228]	; (8008150 <xQueueGenericSend+0x1f8>)
 800806a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800806e:	601a      	str	r2, [r3, #0]
 8008070:	f3bf 8f4f 	dsb	sy
 8008074:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008078:	f001 ff68 	bl	8009f4c <vPortExitCritical>
				return pdPASS;
 800807c:	2301      	movs	r3, #1
 800807e:	e063      	b.n	8008148 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d103      	bne.n	800808e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008086:	f001 ff61 	bl	8009f4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800808a:	2300      	movs	r3, #0
 800808c:	e05c      	b.n	8008148 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800808e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008090:	2b00      	cmp	r3, #0
 8008092:	d106      	bne.n	80080a2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008094:	f107 0314 	add.w	r3, r7, #20
 8008098:	4618      	mov	r0, r3
 800809a:	f000 fff9 	bl	8009090 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800809e:	2301      	movs	r3, #1
 80080a0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080a2:	f001 ff53 	bl	8009f4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080a6:	f000 fd6b 	bl	8008b80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080aa:	f001 ff1f 	bl	8009eec <vPortEnterCritical>
 80080ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080b4:	b25b      	sxtb	r3, r3
 80080b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ba:	d103      	bne.n	80080c4 <xQueueGenericSend+0x16c>
 80080bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080be:	2200      	movs	r2, #0
 80080c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080ca:	b25b      	sxtb	r3, r3
 80080cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d0:	d103      	bne.n	80080da <xQueueGenericSend+0x182>
 80080d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080da:	f001 ff37 	bl	8009f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080de:	1d3a      	adds	r2, r7, #4
 80080e0:	f107 0314 	add.w	r3, r7, #20
 80080e4:	4611      	mov	r1, r2
 80080e6:	4618      	mov	r0, r3
 80080e8:	f000 ffe8 	bl	80090bc <xTaskCheckForTimeOut>
 80080ec:	4603      	mov	r3, r0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d124      	bne.n	800813c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80080f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80080f4:	f000 fa9e 	bl	8008634 <prvIsQueueFull>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d018      	beq.n	8008130 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80080fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008100:	3310      	adds	r3, #16
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	4611      	mov	r1, r2
 8008106:	4618      	mov	r0, r3
 8008108:	f000 ff0e 	bl	8008f28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800810c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800810e:	f000 fa29 	bl	8008564 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008112:	f000 fd43 	bl	8008b9c <xTaskResumeAll>
 8008116:	4603      	mov	r3, r0
 8008118:	2b00      	cmp	r3, #0
 800811a:	f47f af7c 	bne.w	8008016 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800811e:	4b0c      	ldr	r3, [pc, #48]	; (8008150 <xQueueGenericSend+0x1f8>)
 8008120:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008124:	601a      	str	r2, [r3, #0]
 8008126:	f3bf 8f4f 	dsb	sy
 800812a:	f3bf 8f6f 	isb	sy
 800812e:	e772      	b.n	8008016 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008130:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008132:	f000 fa17 	bl	8008564 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008136:	f000 fd31 	bl	8008b9c <xTaskResumeAll>
 800813a:	e76c      	b.n	8008016 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800813c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800813e:	f000 fa11 	bl	8008564 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008142:	f000 fd2b 	bl	8008b9c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008146:	2300      	movs	r3, #0
		}
	}
}
 8008148:	4618      	mov	r0, r3
 800814a:	3738      	adds	r7, #56	; 0x38
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}
 8008150:	e000ed04 	.word	0xe000ed04

08008154 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b08e      	sub	sp, #56	; 0x38
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	607a      	str	r2, [r7, #4]
 8008160:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10a      	bne.n	8008182 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800816c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008170:	f383 8811 	msr	BASEPRI, r3
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800817e:	bf00      	nop
 8008180:	e7fe      	b.n	8008180 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d103      	bne.n	8008190 <xQueueGenericSendFromISR+0x3c>
 8008188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800818a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818c:	2b00      	cmp	r3, #0
 800818e:	d101      	bne.n	8008194 <xQueueGenericSendFromISR+0x40>
 8008190:	2301      	movs	r3, #1
 8008192:	e000      	b.n	8008196 <xQueueGenericSendFromISR+0x42>
 8008194:	2300      	movs	r3, #0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10a      	bne.n	80081b0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800819a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800819e:	f383 8811 	msr	BASEPRI, r3
 80081a2:	f3bf 8f6f 	isb	sy
 80081a6:	f3bf 8f4f 	dsb	sy
 80081aa:	623b      	str	r3, [r7, #32]
}
 80081ac:	bf00      	nop
 80081ae:	e7fe      	b.n	80081ae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d103      	bne.n	80081be <xQueueGenericSendFromISR+0x6a>
 80081b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d101      	bne.n	80081c2 <xQueueGenericSendFromISR+0x6e>
 80081be:	2301      	movs	r3, #1
 80081c0:	e000      	b.n	80081c4 <xQueueGenericSendFromISR+0x70>
 80081c2:	2300      	movs	r3, #0
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d10a      	bne.n	80081de <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80081c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081cc:	f383 8811 	msr	BASEPRI, r3
 80081d0:	f3bf 8f6f 	isb	sy
 80081d4:	f3bf 8f4f 	dsb	sy
 80081d8:	61fb      	str	r3, [r7, #28]
}
 80081da:	bf00      	nop
 80081dc:	e7fe      	b.n	80081dc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80081de:	f001 ff47 	bl	800a070 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80081e2:	f3ef 8211 	mrs	r2, BASEPRI
 80081e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ea:	f383 8811 	msr	BASEPRI, r3
 80081ee:	f3bf 8f6f 	isb	sy
 80081f2:	f3bf 8f4f 	dsb	sy
 80081f6:	61ba      	str	r2, [r7, #24]
 80081f8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80081fa:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80081fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80081fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008200:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008206:	429a      	cmp	r2, r3
 8008208:	d302      	bcc.n	8008210 <xQueueGenericSendFromISR+0xbc>
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	2b02      	cmp	r3, #2
 800820e:	d12c      	bne.n	800826a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008212:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008216:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800821a:	683a      	ldr	r2, [r7, #0]
 800821c:	68b9      	ldr	r1, [r7, #8]
 800821e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008220:	f000 f910 	bl	8008444 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008224:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800822c:	d112      	bne.n	8008254 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800822e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008232:	2b00      	cmp	r3, #0
 8008234:	d016      	beq.n	8008264 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008238:	3324      	adds	r3, #36	; 0x24
 800823a:	4618      	mov	r0, r3
 800823c:	f000 fec4 	bl	8008fc8 <xTaskRemoveFromEventList>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00e      	beq.n	8008264 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00b      	beq.n	8008264 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2201      	movs	r2, #1
 8008250:	601a      	str	r2, [r3, #0]
 8008252:	e007      	b.n	8008264 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008254:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008258:	3301      	adds	r3, #1
 800825a:	b2db      	uxtb	r3, r3
 800825c:	b25a      	sxtb	r2, r3
 800825e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008260:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008264:	2301      	movs	r3, #1
 8008266:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008268:	e001      	b.n	800826e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800826a:	2300      	movs	r3, #0
 800826c:	637b      	str	r3, [r7, #52]	; 0x34
 800826e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008270:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008278:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800827a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800827c:	4618      	mov	r0, r3
 800827e:	3738      	adds	r7, #56	; 0x38
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b08c      	sub	sp, #48	; 0x30
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008290:	2300      	movs	r3, #0
 8008292:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800829a:	2b00      	cmp	r3, #0
 800829c:	d10a      	bne.n	80082b4 <xQueueReceive+0x30>
	__asm volatile
 800829e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a2:	f383 8811 	msr	BASEPRI, r3
 80082a6:	f3bf 8f6f 	isb	sy
 80082aa:	f3bf 8f4f 	dsb	sy
 80082ae:	623b      	str	r3, [r7, #32]
}
 80082b0:	bf00      	nop
 80082b2:	e7fe      	b.n	80082b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d103      	bne.n	80082c2 <xQueueReceive+0x3e>
 80082ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d101      	bne.n	80082c6 <xQueueReceive+0x42>
 80082c2:	2301      	movs	r3, #1
 80082c4:	e000      	b.n	80082c8 <xQueueReceive+0x44>
 80082c6:	2300      	movs	r3, #0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10a      	bne.n	80082e2 <xQueueReceive+0x5e>
	__asm volatile
 80082cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d0:	f383 8811 	msr	BASEPRI, r3
 80082d4:	f3bf 8f6f 	isb	sy
 80082d8:	f3bf 8f4f 	dsb	sy
 80082dc:	61fb      	str	r3, [r7, #28]
}
 80082de:	bf00      	nop
 80082e0:	e7fe      	b.n	80082e0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082e2:	f001 f833 	bl	800934c <xTaskGetSchedulerState>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d102      	bne.n	80082f2 <xQueueReceive+0x6e>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d101      	bne.n	80082f6 <xQueueReceive+0x72>
 80082f2:	2301      	movs	r3, #1
 80082f4:	e000      	b.n	80082f8 <xQueueReceive+0x74>
 80082f6:	2300      	movs	r3, #0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d10a      	bne.n	8008312 <xQueueReceive+0x8e>
	__asm volatile
 80082fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008300:	f383 8811 	msr	BASEPRI, r3
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	f3bf 8f4f 	dsb	sy
 800830c:	61bb      	str	r3, [r7, #24]
}
 800830e:	bf00      	nop
 8008310:	e7fe      	b.n	8008310 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8008312:	f001 fdeb 	bl	8009eec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800831c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831e:	2b00      	cmp	r3, #0
 8008320:	d01f      	beq.n	8008362 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008322:	68b9      	ldr	r1, [r7, #8]
 8008324:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008326:	f000 f8f7 	bl	8008518 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800832a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832c:	1e5a      	subs	r2, r3, #1
 800832e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008330:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008334:	691b      	ldr	r3, [r3, #16]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00f      	beq.n	800835a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800833a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800833c:	3310      	adds	r3, #16
 800833e:	4618      	mov	r0, r3
 8008340:	f000 fe42 	bl	8008fc8 <xTaskRemoveFromEventList>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d007      	beq.n	800835a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800834a:	4b3d      	ldr	r3, [pc, #244]	; (8008440 <xQueueReceive+0x1bc>)
 800834c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008350:	601a      	str	r2, [r3, #0]
 8008352:	f3bf 8f4f 	dsb	sy
 8008356:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800835a:	f001 fdf7 	bl	8009f4c <vPortExitCritical>
				return pdPASS;
 800835e:	2301      	movs	r3, #1
 8008360:	e069      	b.n	8008436 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d103      	bne.n	8008370 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008368:	f001 fdf0 	bl	8009f4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800836c:	2300      	movs	r3, #0
 800836e:	e062      	b.n	8008436 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008372:	2b00      	cmp	r3, #0
 8008374:	d106      	bne.n	8008384 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008376:	f107 0310 	add.w	r3, r7, #16
 800837a:	4618      	mov	r0, r3
 800837c:	f000 fe88 	bl	8009090 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008380:	2301      	movs	r3, #1
 8008382:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008384:	f001 fde2 	bl	8009f4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008388:	f000 fbfa 	bl	8008b80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800838c:	f001 fdae 	bl	8009eec <vPortEnterCritical>
 8008390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008392:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008396:	b25b      	sxtb	r3, r3
 8008398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800839c:	d103      	bne.n	80083a6 <xQueueReceive+0x122>
 800839e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a0:	2200      	movs	r2, #0
 80083a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083ac:	b25b      	sxtb	r3, r3
 80083ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b2:	d103      	bne.n	80083bc <xQueueReceive+0x138>
 80083b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b6:	2200      	movs	r2, #0
 80083b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083bc:	f001 fdc6 	bl	8009f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083c0:	1d3a      	adds	r2, r7, #4
 80083c2:	f107 0310 	add.w	r3, r7, #16
 80083c6:	4611      	mov	r1, r2
 80083c8:	4618      	mov	r0, r3
 80083ca:	f000 fe77 	bl	80090bc <xTaskCheckForTimeOut>
 80083ce:	4603      	mov	r3, r0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d123      	bne.n	800841c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083d6:	f000 f917 	bl	8008608 <prvIsQueueEmpty>
 80083da:	4603      	mov	r3, r0
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d017      	beq.n	8008410 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80083e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e2:	3324      	adds	r3, #36	; 0x24
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	4611      	mov	r1, r2
 80083e8:	4618      	mov	r0, r3
 80083ea:	f000 fd9d 	bl	8008f28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80083ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083f0:	f000 f8b8 	bl	8008564 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80083f4:	f000 fbd2 	bl	8008b9c <xTaskResumeAll>
 80083f8:	4603      	mov	r3, r0
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d189      	bne.n	8008312 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80083fe:	4b10      	ldr	r3, [pc, #64]	; (8008440 <xQueueReceive+0x1bc>)
 8008400:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008404:	601a      	str	r2, [r3, #0]
 8008406:	f3bf 8f4f 	dsb	sy
 800840a:	f3bf 8f6f 	isb	sy
 800840e:	e780      	b.n	8008312 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008412:	f000 f8a7 	bl	8008564 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008416:	f000 fbc1 	bl	8008b9c <xTaskResumeAll>
 800841a:	e77a      	b.n	8008312 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800841c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800841e:	f000 f8a1 	bl	8008564 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008422:	f000 fbbb 	bl	8008b9c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008426:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008428:	f000 f8ee 	bl	8008608 <prvIsQueueEmpty>
 800842c:	4603      	mov	r3, r0
 800842e:	2b00      	cmp	r3, #0
 8008430:	f43f af6f 	beq.w	8008312 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008434:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8008436:	4618      	mov	r0, r3
 8008438:	3730      	adds	r7, #48	; 0x30
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	e000ed04 	.word	0xe000ed04

08008444 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b086      	sub	sp, #24
 8008448:	af00      	add	r7, sp, #0
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008450:	2300      	movs	r3, #0
 8008452:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008458:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800845e:	2b00      	cmp	r3, #0
 8008460:	d10d      	bne.n	800847e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d14d      	bne.n	8008506 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	4618      	mov	r0, r3
 8008470:	f000 ff8a 	bl	8009388 <xTaskPriorityDisinherit>
 8008474:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	605a      	str	r2, [r3, #4]
 800847c:	e043      	b.n	8008506 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d119      	bne.n	80084b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6898      	ldr	r0, [r3, #8]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848c:	461a      	mov	r2, r3
 800848e:	68b9      	ldr	r1, [r7, #8]
 8008490:	f003 fc4d 	bl	800bd2e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	689a      	ldr	r2, [r3, #8]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800849c:	441a      	add	r2, r3
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	689a      	ldr	r2, [r3, #8]
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d32b      	bcc.n	8008506 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	609a      	str	r2, [r3, #8]
 80084b6:	e026      	b.n	8008506 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	68d8      	ldr	r0, [r3, #12]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c0:	461a      	mov	r2, r3
 80084c2:	68b9      	ldr	r1, [r7, #8]
 80084c4:	f003 fc33 	bl	800bd2e <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	68da      	ldr	r2, [r3, #12]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d0:	425b      	negs	r3, r3
 80084d2:	441a      	add	r2, r3
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	68da      	ldr	r2, [r3, #12]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d207      	bcs.n	80084f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	685a      	ldr	r2, [r3, #4]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ec:	425b      	negs	r3, r3
 80084ee:	441a      	add	r2, r3
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	d105      	bne.n	8008506 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d002      	beq.n	8008506 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	3b01      	subs	r3, #1
 8008504:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	1c5a      	adds	r2, r3, #1
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800850e:	697b      	ldr	r3, [r7, #20]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3718      	adds	r7, #24
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b082      	sub	sp, #8
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008526:	2b00      	cmp	r3, #0
 8008528:	d018      	beq.n	800855c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	68da      	ldr	r2, [r3, #12]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008532:	441a      	add	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	68da      	ldr	r2, [r3, #12]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	429a      	cmp	r2, r3
 8008542:	d303      	bcc.n	800854c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	68d9      	ldr	r1, [r3, #12]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008554:	461a      	mov	r2, r3
 8008556:	6838      	ldr	r0, [r7, #0]
 8008558:	f003 fbe9 	bl	800bd2e <memcpy>
	}
}
 800855c:	bf00      	nop
 800855e:	3708      	adds	r7, #8
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b084      	sub	sp, #16
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800856c:	f001 fcbe 	bl	8009eec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008576:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008578:	e011      	b.n	800859e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800857e:	2b00      	cmp	r3, #0
 8008580:	d012      	beq.n	80085a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	3324      	adds	r3, #36	; 0x24
 8008586:	4618      	mov	r0, r3
 8008588:	f000 fd1e 	bl	8008fc8 <xTaskRemoveFromEventList>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	d001      	beq.n	8008596 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008592:	f000 fdf5 	bl	8009180 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008596:	7bfb      	ldrb	r3, [r7, #15]
 8008598:	3b01      	subs	r3, #1
 800859a:	b2db      	uxtb	r3, r3
 800859c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800859e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	dce9      	bgt.n	800857a <prvUnlockQueue+0x16>
 80085a6:	e000      	b.n	80085aa <prvUnlockQueue+0x46>
					break;
 80085a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	22ff      	movs	r2, #255	; 0xff
 80085ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80085b2:	f001 fccb 	bl	8009f4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80085b6:	f001 fc99 	bl	8009eec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085c2:	e011      	b.n	80085e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	691b      	ldr	r3, [r3, #16]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d012      	beq.n	80085f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	3310      	adds	r3, #16
 80085d0:	4618      	mov	r0, r3
 80085d2:	f000 fcf9 	bl	8008fc8 <xTaskRemoveFromEventList>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d001      	beq.n	80085e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80085dc:	f000 fdd0 	bl	8009180 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80085e0:	7bbb      	ldrb	r3, [r7, #14]
 80085e2:	3b01      	subs	r3, #1
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	dce9      	bgt.n	80085c4 <prvUnlockQueue+0x60>
 80085f0:	e000      	b.n	80085f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80085f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	22ff      	movs	r2, #255	; 0xff
 80085f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80085fc:	f001 fca6 	bl	8009f4c <vPortExitCritical>
}
 8008600:	bf00      	nop
 8008602:	3710      	adds	r7, #16
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008610:	f001 fc6c 	bl	8009eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008618:	2b00      	cmp	r3, #0
 800861a:	d102      	bne.n	8008622 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800861c:	2301      	movs	r3, #1
 800861e:	60fb      	str	r3, [r7, #12]
 8008620:	e001      	b.n	8008626 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008622:	2300      	movs	r3, #0
 8008624:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008626:	f001 fc91 	bl	8009f4c <vPortExitCritical>

	return xReturn;
 800862a:	68fb      	ldr	r3, [r7, #12]
}
 800862c:	4618      	mov	r0, r3
 800862e:	3710      	adds	r7, #16
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800863c:	f001 fc56 	bl	8009eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008648:	429a      	cmp	r2, r3
 800864a:	d102      	bne.n	8008652 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800864c:	2301      	movs	r3, #1
 800864e:	60fb      	str	r3, [r7, #12]
 8008650:	e001      	b.n	8008656 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008652:	2300      	movs	r3, #0
 8008654:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008656:	f001 fc79 	bl	8009f4c <vPortExitCritical>

	return xReturn;
 800865a:	68fb      	ldr	r3, [r7, #12]
}
 800865c:	4618      	mov	r0, r3
 800865e:	3710      	adds	r7, #16
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800866e:	2300      	movs	r3, #0
 8008670:	60fb      	str	r3, [r7, #12]
 8008672:	e014      	b.n	800869e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008674:	4a0e      	ldr	r2, [pc, #56]	; (80086b0 <vQueueAddToRegistry+0x4c>)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d10b      	bne.n	8008698 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008680:	490b      	ldr	r1, [pc, #44]	; (80086b0 <vQueueAddToRegistry+0x4c>)
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	683a      	ldr	r2, [r7, #0]
 8008686:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800868a:	4a09      	ldr	r2, [pc, #36]	; (80086b0 <vQueueAddToRegistry+0x4c>)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	00db      	lsls	r3, r3, #3
 8008690:	4413      	add	r3, r2
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008696:	e006      	b.n	80086a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	3301      	adds	r3, #1
 800869c:	60fb      	str	r3, [r7, #12]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2b07      	cmp	r3, #7
 80086a2:	d9e7      	bls.n	8008674 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80086a4:	bf00      	nop
 80086a6:	bf00      	nop
 80086a8:	3714      	adds	r7, #20
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bc80      	pop	{r7}
 80086ae:	4770      	bx	lr
 80086b0:	20000d90 	.word	0x20000d90

080086b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b086      	sub	sp, #24
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80086c4:	f001 fc12 	bl	8009eec <vPortEnterCritical>
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80086ce:	b25b      	sxtb	r3, r3
 80086d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086d4:	d103      	bne.n	80086de <vQueueWaitForMessageRestricted+0x2a>
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	2200      	movs	r2, #0
 80086da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80086e4:	b25b      	sxtb	r3, r3
 80086e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ea:	d103      	bne.n	80086f4 <vQueueWaitForMessageRestricted+0x40>
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80086f4:	f001 fc2a 	bl	8009f4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d106      	bne.n	800870e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	3324      	adds	r3, #36	; 0x24
 8008704:	687a      	ldr	r2, [r7, #4]
 8008706:	68b9      	ldr	r1, [r7, #8]
 8008708:	4618      	mov	r0, r3
 800870a:	f000 fc31 	bl	8008f70 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800870e:	6978      	ldr	r0, [r7, #20]
 8008710:	f7ff ff28 	bl	8008564 <prvUnlockQueue>
	}
 8008714:	bf00      	nop
 8008716:	3718      	adds	r7, #24
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800871c:	b580      	push	{r7, lr}
 800871e:	b08e      	sub	sp, #56	; 0x38
 8008720:	af04      	add	r7, sp, #16
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
 8008728:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800872a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10a      	bne.n	8008746 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008734:	f383 8811 	msr	BASEPRI, r3
 8008738:	f3bf 8f6f 	isb	sy
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	623b      	str	r3, [r7, #32]
}
 8008742:	bf00      	nop
 8008744:	e7fe      	b.n	8008744 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008748:	2b00      	cmp	r3, #0
 800874a:	d10a      	bne.n	8008762 <xTaskCreateStatic+0x46>
	__asm volatile
 800874c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008750:	f383 8811 	msr	BASEPRI, r3
 8008754:	f3bf 8f6f 	isb	sy
 8008758:	f3bf 8f4f 	dsb	sy
 800875c:	61fb      	str	r3, [r7, #28]
}
 800875e:	bf00      	nop
 8008760:	e7fe      	b.n	8008760 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008762:	235c      	movs	r3, #92	; 0x5c
 8008764:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	2b5c      	cmp	r3, #92	; 0x5c
 800876a:	d00a      	beq.n	8008782 <xTaskCreateStatic+0x66>
	__asm volatile
 800876c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008770:	f383 8811 	msr	BASEPRI, r3
 8008774:	f3bf 8f6f 	isb	sy
 8008778:	f3bf 8f4f 	dsb	sy
 800877c:	61bb      	str	r3, [r7, #24]
}
 800877e:	bf00      	nop
 8008780:	e7fe      	b.n	8008780 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008784:	2b00      	cmp	r3, #0
 8008786:	d01e      	beq.n	80087c6 <xTaskCreateStatic+0xaa>
 8008788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800878a:	2b00      	cmp	r3, #0
 800878c:	d01b      	beq.n	80087c6 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800878e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008790:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008794:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008796:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879a:	2202      	movs	r2, #2
 800879c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80087a0:	2300      	movs	r3, #0
 80087a2:	9303      	str	r3, [sp, #12]
 80087a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a6:	9302      	str	r3, [sp, #8]
 80087a8:	f107 0314 	add.w	r3, r7, #20
 80087ac:	9301      	str	r3, [sp, #4]
 80087ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b0:	9300      	str	r3, [sp, #0]
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	68b9      	ldr	r1, [r7, #8]
 80087b8:	68f8      	ldr	r0, [r7, #12]
 80087ba:	f000 f850 	bl	800885e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80087c0:	f000 f8d4 	bl	800896c <prvAddNewTaskToReadyList>
 80087c4:	e001      	b.n	80087ca <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80087c6:	2300      	movs	r3, #0
 80087c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80087ca:	697b      	ldr	r3, [r7, #20]
	}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3728      	adds	r7, #40	; 0x28
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b08c      	sub	sp, #48	; 0x30
 80087d8:	af04      	add	r7, sp, #16
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	603b      	str	r3, [r7, #0]
 80087e0:	4613      	mov	r3, r2
 80087e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087e4:	88fb      	ldrh	r3, [r7, #6]
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	4618      	mov	r0, r3
 80087ea:	f001 fc7f 	bl	800a0ec <pvPortMalloc>
 80087ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d00e      	beq.n	8008814 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80087f6:	205c      	movs	r0, #92	; 0x5c
 80087f8:	f001 fc78 	bl	800a0ec <pvPortMalloc>
 80087fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d003      	beq.n	800880c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	631a      	str	r2, [r3, #48]	; 0x30
 800880a:	e005      	b.n	8008818 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800880c:	6978      	ldr	r0, [r7, #20]
 800880e:	f001 fd31 	bl	800a274 <vPortFree>
 8008812:	e001      	b.n	8008818 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008814:	2300      	movs	r3, #0
 8008816:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008818:	69fb      	ldr	r3, [r7, #28]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d017      	beq.n	800884e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800881e:	69fb      	ldr	r3, [r7, #28]
 8008820:	2200      	movs	r2, #0
 8008822:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008826:	88fa      	ldrh	r2, [r7, #6]
 8008828:	2300      	movs	r3, #0
 800882a:	9303      	str	r3, [sp, #12]
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	9302      	str	r3, [sp, #8]
 8008830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008832:	9301      	str	r3, [sp, #4]
 8008834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008836:	9300      	str	r3, [sp, #0]
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	68b9      	ldr	r1, [r7, #8]
 800883c:	68f8      	ldr	r0, [r7, #12]
 800883e:	f000 f80e 	bl	800885e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008842:	69f8      	ldr	r0, [r7, #28]
 8008844:	f000 f892 	bl	800896c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008848:	2301      	movs	r3, #1
 800884a:	61bb      	str	r3, [r7, #24]
 800884c:	e002      	b.n	8008854 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800884e:	f04f 33ff 	mov.w	r3, #4294967295
 8008852:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008854:	69bb      	ldr	r3, [r7, #24]
	}
 8008856:	4618      	mov	r0, r3
 8008858:	3720      	adds	r7, #32
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}

0800885e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800885e:	b580      	push	{r7, lr}
 8008860:	b088      	sub	sp, #32
 8008862:	af00      	add	r7, sp, #0
 8008864:	60f8      	str	r0, [r7, #12]
 8008866:	60b9      	str	r1, [r7, #8]
 8008868:	607a      	str	r2, [r7, #4]
 800886a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800886c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	461a      	mov	r2, r3
 8008876:	21a5      	movs	r1, #165	; 0xa5
 8008878:	f003 f9b9 	bl	800bbee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800887c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008886:	3b01      	subs	r3, #1
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4413      	add	r3, r2
 800888c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	f023 0307 	bic.w	r3, r3, #7
 8008894:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	f003 0307 	and.w	r3, r3, #7
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00a      	beq.n	80088b6 <prvInitialiseNewTask+0x58>
	__asm volatile
 80088a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a4:	f383 8811 	msr	BASEPRI, r3
 80088a8:	f3bf 8f6f 	isb	sy
 80088ac:	f3bf 8f4f 	dsb	sy
 80088b0:	617b      	str	r3, [r7, #20]
}
 80088b2:	bf00      	nop
 80088b4:	e7fe      	b.n	80088b4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088b6:	2300      	movs	r3, #0
 80088b8:	61fb      	str	r3, [r7, #28]
 80088ba:	e012      	b.n	80088e2 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80088bc:	68ba      	ldr	r2, [r7, #8]
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	4413      	add	r3, r2
 80088c2:	7819      	ldrb	r1, [r3, #0]
 80088c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088c6:	69fb      	ldr	r3, [r7, #28]
 80088c8:	4413      	add	r3, r2
 80088ca:	3334      	adds	r3, #52	; 0x34
 80088cc:	460a      	mov	r2, r1
 80088ce:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80088d0:	68ba      	ldr	r2, [r7, #8]
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	4413      	add	r3, r2
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d006      	beq.n	80088ea <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088dc:	69fb      	ldr	r3, [r7, #28]
 80088de:	3301      	adds	r3, #1
 80088e0:	61fb      	str	r3, [r7, #28]
 80088e2:	69fb      	ldr	r3, [r7, #28]
 80088e4:	2b0f      	cmp	r3, #15
 80088e6:	d9e9      	bls.n	80088bc <prvInitialiseNewTask+0x5e>
 80088e8:	e000      	b.n	80088ec <prvInitialiseNewTask+0x8e>
		{
			break;
 80088ea:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80088ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ee:	2200      	movs	r2, #0
 80088f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80088f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f6:	2b37      	cmp	r3, #55	; 0x37
 80088f8:	d901      	bls.n	80088fe <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80088fa:	2337      	movs	r3, #55	; 0x37
 80088fc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80088fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008900:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008902:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008906:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008908:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800890a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800890c:	2200      	movs	r2, #0
 800890e:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008912:	3304      	adds	r3, #4
 8008914:	4618      	mov	r0, r3
 8008916:	f7ff f94e 	bl	8007bb6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800891a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800891c:	3318      	adds	r3, #24
 800891e:	4618      	mov	r0, r3
 8008920:	f7ff f949 	bl	8007bb6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008926:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008928:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800892a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800892c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008932:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008936:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008938:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800893a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800893c:	2200      	movs	r2, #0
 800893e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008942:	2200      	movs	r2, #0
 8008944:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008948:	683a      	ldr	r2, [r7, #0]
 800894a:	68f9      	ldr	r1, [r7, #12]
 800894c:	69b8      	ldr	r0, [r7, #24]
 800894e:	f001 f9dd 	bl	8009d0c <pxPortInitialiseStack>
 8008952:	4602      	mov	r2, r0
 8008954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008956:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800895a:	2b00      	cmp	r3, #0
 800895c:	d002      	beq.n	8008964 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800895e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008962:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008964:	bf00      	nop
 8008966:	3720      	adds	r7, #32
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008974:	f001 faba 	bl	8009eec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008978:	4b2d      	ldr	r3, [pc, #180]	; (8008a30 <prvAddNewTaskToReadyList+0xc4>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	3301      	adds	r3, #1
 800897e:	4a2c      	ldr	r2, [pc, #176]	; (8008a30 <prvAddNewTaskToReadyList+0xc4>)
 8008980:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008982:	4b2c      	ldr	r3, [pc, #176]	; (8008a34 <prvAddNewTaskToReadyList+0xc8>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d109      	bne.n	800899e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800898a:	4a2a      	ldr	r2, [pc, #168]	; (8008a34 <prvAddNewTaskToReadyList+0xc8>)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008990:	4b27      	ldr	r3, [pc, #156]	; (8008a30 <prvAddNewTaskToReadyList+0xc4>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2b01      	cmp	r3, #1
 8008996:	d110      	bne.n	80089ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008998:	f000 fc16 	bl	80091c8 <prvInitialiseTaskLists>
 800899c:	e00d      	b.n	80089ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800899e:	4b26      	ldr	r3, [pc, #152]	; (8008a38 <prvAddNewTaskToReadyList+0xcc>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d109      	bne.n	80089ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80089a6:	4b23      	ldr	r3, [pc, #140]	; (8008a34 <prvAddNewTaskToReadyList+0xc8>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d802      	bhi.n	80089ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80089b4:	4a1f      	ldr	r2, [pc, #124]	; (8008a34 <prvAddNewTaskToReadyList+0xc8>)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80089ba:	4b20      	ldr	r3, [pc, #128]	; (8008a3c <prvAddNewTaskToReadyList+0xd0>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	3301      	adds	r3, #1
 80089c0:	4a1e      	ldr	r2, [pc, #120]	; (8008a3c <prvAddNewTaskToReadyList+0xd0>)
 80089c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80089c4:	4b1d      	ldr	r3, [pc, #116]	; (8008a3c <prvAddNewTaskToReadyList+0xd0>)
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089d0:	4b1b      	ldr	r3, [pc, #108]	; (8008a40 <prvAddNewTaskToReadyList+0xd4>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d903      	bls.n	80089e0 <prvAddNewTaskToReadyList+0x74>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089dc:	4a18      	ldr	r2, [pc, #96]	; (8008a40 <prvAddNewTaskToReadyList+0xd4>)
 80089de:	6013      	str	r3, [r2, #0]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e4:	4613      	mov	r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4413      	add	r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	4a15      	ldr	r2, [pc, #84]	; (8008a44 <prvAddNewTaskToReadyList+0xd8>)
 80089ee:	441a      	add	r2, r3
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	3304      	adds	r3, #4
 80089f4:	4619      	mov	r1, r3
 80089f6:	4610      	mov	r0, r2
 80089f8:	f7ff f8e9 	bl	8007bce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80089fc:	f001 faa6 	bl	8009f4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008a00:	4b0d      	ldr	r3, [pc, #52]	; (8008a38 <prvAddNewTaskToReadyList+0xcc>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00e      	beq.n	8008a26 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a08:	4b0a      	ldr	r3, [pc, #40]	; (8008a34 <prvAddNewTaskToReadyList+0xc8>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d207      	bcs.n	8008a26 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a16:	4b0c      	ldr	r3, [pc, #48]	; (8008a48 <prvAddNewTaskToReadyList+0xdc>)
 8008a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a1c:	601a      	str	r2, [r3, #0]
 8008a1e:	f3bf 8f4f 	dsb	sy
 8008a22:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a26:	bf00      	nop
 8008a28:	3708      	adds	r7, #8
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop
 8008a30:	200012a4 	.word	0x200012a4
 8008a34:	20000dd0 	.word	0x20000dd0
 8008a38:	200012b0 	.word	0x200012b0
 8008a3c:	200012c0 	.word	0x200012c0
 8008a40:	200012ac 	.word	0x200012ac
 8008a44:	20000dd4 	.word	0x20000dd4
 8008a48:	e000ed04 	.word	0xe000ed04

08008a4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008a54:	2300      	movs	r3, #0
 8008a56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d017      	beq.n	8008a8e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008a5e:	4b13      	ldr	r3, [pc, #76]	; (8008aac <vTaskDelay+0x60>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d00a      	beq.n	8008a7c <vTaskDelay+0x30>
	__asm volatile
 8008a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a6a:	f383 8811 	msr	BASEPRI, r3
 8008a6e:	f3bf 8f6f 	isb	sy
 8008a72:	f3bf 8f4f 	dsb	sy
 8008a76:	60bb      	str	r3, [r7, #8]
}
 8008a78:	bf00      	nop
 8008a7a:	e7fe      	b.n	8008a7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008a7c:	f000 f880 	bl	8008b80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008a80:	2100      	movs	r1, #0
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 fddc 	bl	8009640 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008a88:	f000 f888 	bl	8008b9c <xTaskResumeAll>
 8008a8c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d107      	bne.n	8008aa4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008a94:	4b06      	ldr	r3, [pc, #24]	; (8008ab0 <vTaskDelay+0x64>)
 8008a96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a9a:	601a      	str	r2, [r3, #0]
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008aa4:	bf00      	nop
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	200012cc 	.word	0x200012cc
 8008ab0:	e000ed04 	.word	0xe000ed04

08008ab4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b08a      	sub	sp, #40	; 0x28
 8008ab8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008aba:	2300      	movs	r3, #0
 8008abc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008ac2:	463a      	mov	r2, r7
 8008ac4:	1d39      	adds	r1, r7, #4
 8008ac6:	f107 0308 	add.w	r3, r7, #8
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7ff f822 	bl	8007b14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	68ba      	ldr	r2, [r7, #8]
 8008ad6:	9202      	str	r2, [sp, #8]
 8008ad8:	9301      	str	r3, [sp, #4]
 8008ada:	2300      	movs	r3, #0
 8008adc:	9300      	str	r3, [sp, #0]
 8008ade:	2300      	movs	r3, #0
 8008ae0:	460a      	mov	r2, r1
 8008ae2:	4921      	ldr	r1, [pc, #132]	; (8008b68 <vTaskStartScheduler+0xb4>)
 8008ae4:	4821      	ldr	r0, [pc, #132]	; (8008b6c <vTaskStartScheduler+0xb8>)
 8008ae6:	f7ff fe19 	bl	800871c <xTaskCreateStatic>
 8008aea:	4603      	mov	r3, r0
 8008aec:	4a20      	ldr	r2, [pc, #128]	; (8008b70 <vTaskStartScheduler+0xbc>)
 8008aee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008af0:	4b1f      	ldr	r3, [pc, #124]	; (8008b70 <vTaskStartScheduler+0xbc>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d002      	beq.n	8008afe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008af8:	2301      	movs	r3, #1
 8008afa:	617b      	str	r3, [r7, #20]
 8008afc:	e001      	b.n	8008b02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008afe:	2300      	movs	r3, #0
 8008b00:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	d102      	bne.n	8008b0e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008b08:	f000 fdee 	bl	80096e8 <xTimerCreateTimerTask>
 8008b0c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d116      	bne.n	8008b42 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b18:	f383 8811 	msr	BASEPRI, r3
 8008b1c:	f3bf 8f6f 	isb	sy
 8008b20:	f3bf 8f4f 	dsb	sy
 8008b24:	613b      	str	r3, [r7, #16]
}
 8008b26:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008b28:	4b12      	ldr	r3, [pc, #72]	; (8008b74 <vTaskStartScheduler+0xc0>)
 8008b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8008b2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008b30:	4b11      	ldr	r3, [pc, #68]	; (8008b78 <vTaskStartScheduler+0xc4>)
 8008b32:	2201      	movs	r2, #1
 8008b34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008b36:	4b11      	ldr	r3, [pc, #68]	; (8008b7c <vTaskStartScheduler+0xc8>)
 8008b38:	2200      	movs	r2, #0
 8008b3a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008b3c:	f001 f964 	bl	8009e08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008b40:	e00e      	b.n	8008b60 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b48:	d10a      	bne.n	8008b60 <vTaskStartScheduler+0xac>
	__asm volatile
 8008b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b4e:	f383 8811 	msr	BASEPRI, r3
 8008b52:	f3bf 8f6f 	isb	sy
 8008b56:	f3bf 8f4f 	dsb	sy
 8008b5a:	60fb      	str	r3, [r7, #12]
}
 8008b5c:	bf00      	nop
 8008b5e:	e7fe      	b.n	8008b5e <vTaskStartScheduler+0xaa>
}
 8008b60:	bf00      	nop
 8008b62:	3718      	adds	r7, #24
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}
 8008b68:	0800e758 	.word	0x0800e758
 8008b6c:	08009199 	.word	0x08009199
 8008b70:	200012c8 	.word	0x200012c8
 8008b74:	200012c4 	.word	0x200012c4
 8008b78:	200012b0 	.word	0x200012b0
 8008b7c:	200012a8 	.word	0x200012a8

08008b80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008b80:	b480      	push	{r7}
 8008b82:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008b84:	4b04      	ldr	r3, [pc, #16]	; (8008b98 <vTaskSuspendAll+0x18>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	3301      	adds	r3, #1
 8008b8a:	4a03      	ldr	r2, [pc, #12]	; (8008b98 <vTaskSuspendAll+0x18>)
 8008b8c:	6013      	str	r3, [r2, #0]
}
 8008b8e:	bf00      	nop
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bc80      	pop	{r7}
 8008b94:	4770      	bx	lr
 8008b96:	bf00      	nop
 8008b98:	200012cc 	.word	0x200012cc

08008b9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b084      	sub	sp, #16
 8008ba0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008baa:	4b42      	ldr	r3, [pc, #264]	; (8008cb4 <xTaskResumeAll+0x118>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10a      	bne.n	8008bc8 <xTaskResumeAll+0x2c>
	__asm volatile
 8008bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	603b      	str	r3, [r7, #0]
}
 8008bc4:	bf00      	nop
 8008bc6:	e7fe      	b.n	8008bc6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008bc8:	f001 f990 	bl	8009eec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008bcc:	4b39      	ldr	r3, [pc, #228]	; (8008cb4 <xTaskResumeAll+0x118>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	4a38      	ldr	r2, [pc, #224]	; (8008cb4 <xTaskResumeAll+0x118>)
 8008bd4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bd6:	4b37      	ldr	r3, [pc, #220]	; (8008cb4 <xTaskResumeAll+0x118>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d162      	bne.n	8008ca4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008bde:	4b36      	ldr	r3, [pc, #216]	; (8008cb8 <xTaskResumeAll+0x11c>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d05e      	beq.n	8008ca4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008be6:	e02f      	b.n	8008c48 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008be8:	4b34      	ldr	r3, [pc, #208]	; (8008cbc <xTaskResumeAll+0x120>)
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	68db      	ldr	r3, [r3, #12]
 8008bee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	3318      	adds	r3, #24
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f7ff f845 	bl	8007c84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	3304      	adds	r3, #4
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f7ff f840 	bl	8007c84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c08:	4b2d      	ldr	r3, [pc, #180]	; (8008cc0 <xTaskResumeAll+0x124>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	d903      	bls.n	8008c18 <xTaskResumeAll+0x7c>
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c14:	4a2a      	ldr	r2, [pc, #168]	; (8008cc0 <xTaskResumeAll+0x124>)
 8008c16:	6013      	str	r3, [r2, #0]
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	4413      	add	r3, r2
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	4a27      	ldr	r2, [pc, #156]	; (8008cc4 <xTaskResumeAll+0x128>)
 8008c26:	441a      	add	r2, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	3304      	adds	r3, #4
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	4610      	mov	r0, r2
 8008c30:	f7fe ffcd 	bl	8007bce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c38:	4b23      	ldr	r3, [pc, #140]	; (8008cc8 <xTaskResumeAll+0x12c>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d302      	bcc.n	8008c48 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008c42:	4b22      	ldr	r3, [pc, #136]	; (8008ccc <xTaskResumeAll+0x130>)
 8008c44:	2201      	movs	r2, #1
 8008c46:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c48:	4b1c      	ldr	r3, [pc, #112]	; (8008cbc <xTaskResumeAll+0x120>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d1cb      	bne.n	8008be8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d001      	beq.n	8008c5a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008c56:	f000 fb55 	bl	8009304 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008c5a:	4b1d      	ldr	r3, [pc, #116]	; (8008cd0 <xTaskResumeAll+0x134>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d010      	beq.n	8008c88 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008c66:	f000 f845 	bl	8008cf4 <xTaskIncrementTick>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d002      	beq.n	8008c76 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008c70:	4b16      	ldr	r3, [pc, #88]	; (8008ccc <xTaskResumeAll+0x130>)
 8008c72:	2201      	movs	r2, #1
 8008c74:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	3b01      	subs	r3, #1
 8008c7a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1f1      	bne.n	8008c66 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8008c82:	4b13      	ldr	r3, [pc, #76]	; (8008cd0 <xTaskResumeAll+0x134>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008c88:	4b10      	ldr	r3, [pc, #64]	; (8008ccc <xTaskResumeAll+0x130>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d009      	beq.n	8008ca4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008c90:	2301      	movs	r3, #1
 8008c92:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008c94:	4b0f      	ldr	r3, [pc, #60]	; (8008cd4 <xTaskResumeAll+0x138>)
 8008c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c9a:	601a      	str	r2, [r3, #0]
 8008c9c:	f3bf 8f4f 	dsb	sy
 8008ca0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ca4:	f001 f952 	bl	8009f4c <vPortExitCritical>

	return xAlreadyYielded;
 8008ca8:	68bb      	ldr	r3, [r7, #8]
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3710      	adds	r7, #16
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
 8008cb2:	bf00      	nop
 8008cb4:	200012cc 	.word	0x200012cc
 8008cb8:	200012a4 	.word	0x200012a4
 8008cbc:	20001264 	.word	0x20001264
 8008cc0:	200012ac 	.word	0x200012ac
 8008cc4:	20000dd4 	.word	0x20000dd4
 8008cc8:	20000dd0 	.word	0x20000dd0
 8008ccc:	200012b8 	.word	0x200012b8
 8008cd0:	200012b4 	.word	0x200012b4
 8008cd4:	e000ed04 	.word	0xe000ed04

08008cd8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b083      	sub	sp, #12
 8008cdc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008cde:	4b04      	ldr	r3, [pc, #16]	; (8008cf0 <xTaskGetTickCount+0x18>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008ce4:	687b      	ldr	r3, [r7, #4]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	370c      	adds	r7, #12
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bc80      	pop	{r7}
 8008cee:	4770      	bx	lr
 8008cf0:	200012a8 	.word	0x200012a8

08008cf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b086      	sub	sp, #24
 8008cf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cfe:	4b51      	ldr	r3, [pc, #324]	; (8008e44 <xTaskIncrementTick+0x150>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f040 808e 	bne.w	8008e24 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d08:	4b4f      	ldr	r3, [pc, #316]	; (8008e48 <xTaskIncrementTick+0x154>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d10:	4a4d      	ldr	r2, [pc, #308]	; (8008e48 <xTaskIncrementTick+0x154>)
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d120      	bne.n	8008d5e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008d1c:	4b4b      	ldr	r3, [pc, #300]	; (8008e4c <xTaskIncrementTick+0x158>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00a      	beq.n	8008d3c <xTaskIncrementTick+0x48>
	__asm volatile
 8008d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d2a:	f383 8811 	msr	BASEPRI, r3
 8008d2e:	f3bf 8f6f 	isb	sy
 8008d32:	f3bf 8f4f 	dsb	sy
 8008d36:	603b      	str	r3, [r7, #0]
}
 8008d38:	bf00      	nop
 8008d3a:	e7fe      	b.n	8008d3a <xTaskIncrementTick+0x46>
 8008d3c:	4b43      	ldr	r3, [pc, #268]	; (8008e4c <xTaskIncrementTick+0x158>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	60fb      	str	r3, [r7, #12]
 8008d42:	4b43      	ldr	r3, [pc, #268]	; (8008e50 <xTaskIncrementTick+0x15c>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a41      	ldr	r2, [pc, #260]	; (8008e4c <xTaskIncrementTick+0x158>)
 8008d48:	6013      	str	r3, [r2, #0]
 8008d4a:	4a41      	ldr	r2, [pc, #260]	; (8008e50 <xTaskIncrementTick+0x15c>)
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	6013      	str	r3, [r2, #0]
 8008d50:	4b40      	ldr	r3, [pc, #256]	; (8008e54 <xTaskIncrementTick+0x160>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	3301      	adds	r3, #1
 8008d56:	4a3f      	ldr	r2, [pc, #252]	; (8008e54 <xTaskIncrementTick+0x160>)
 8008d58:	6013      	str	r3, [r2, #0]
 8008d5a:	f000 fad3 	bl	8009304 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008d5e:	4b3e      	ldr	r3, [pc, #248]	; (8008e58 <xTaskIncrementTick+0x164>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	693a      	ldr	r2, [r7, #16]
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d34e      	bcc.n	8008e06 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d68:	4b38      	ldr	r3, [pc, #224]	; (8008e4c <xTaskIncrementTick+0x158>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d101      	bne.n	8008d76 <xTaskIncrementTick+0x82>
 8008d72:	2301      	movs	r3, #1
 8008d74:	e000      	b.n	8008d78 <xTaskIncrementTick+0x84>
 8008d76:	2300      	movs	r3, #0
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d004      	beq.n	8008d86 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d7c:	4b36      	ldr	r3, [pc, #216]	; (8008e58 <xTaskIncrementTick+0x164>)
 8008d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d82:	601a      	str	r2, [r3, #0]
					break;
 8008d84:	e03f      	b.n	8008e06 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008d86:	4b31      	ldr	r3, [pc, #196]	; (8008e4c <xTaskIncrementTick+0x158>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68db      	ldr	r3, [r3, #12]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008d96:	693a      	ldr	r2, [r7, #16]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d203      	bcs.n	8008da6 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008d9e:	4a2e      	ldr	r2, [pc, #184]	; (8008e58 <xTaskIncrementTick+0x164>)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6013      	str	r3, [r2, #0]
						break;
 8008da4:	e02f      	b.n	8008e06 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	3304      	adds	r3, #4
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7fe ff6a 	bl	8007c84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d004      	beq.n	8008dc2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	3318      	adds	r3, #24
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7fe ff61 	bl	8007c84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dc6:	4b25      	ldr	r3, [pc, #148]	; (8008e5c <xTaskIncrementTick+0x168>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d903      	bls.n	8008dd6 <xTaskIncrementTick+0xe2>
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dd2:	4a22      	ldr	r2, [pc, #136]	; (8008e5c <xTaskIncrementTick+0x168>)
 8008dd4:	6013      	str	r3, [r2, #0]
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dda:	4613      	mov	r3, r2
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	4413      	add	r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	4a1f      	ldr	r2, [pc, #124]	; (8008e60 <xTaskIncrementTick+0x16c>)
 8008de4:	441a      	add	r2, r3
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	3304      	adds	r3, #4
 8008dea:	4619      	mov	r1, r3
 8008dec:	4610      	mov	r0, r2
 8008dee:	f7fe feee 	bl	8007bce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008df6:	4b1b      	ldr	r3, [pc, #108]	; (8008e64 <xTaskIncrementTick+0x170>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d3b3      	bcc.n	8008d68 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008e00:	2301      	movs	r3, #1
 8008e02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e04:	e7b0      	b.n	8008d68 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e06:	4b17      	ldr	r3, [pc, #92]	; (8008e64 <xTaskIncrementTick+0x170>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e0c:	4914      	ldr	r1, [pc, #80]	; (8008e60 <xTaskIncrementTick+0x16c>)
 8008e0e:	4613      	mov	r3, r2
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	4413      	add	r3, r2
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	440b      	add	r3, r1
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d907      	bls.n	8008e2e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	617b      	str	r3, [r7, #20]
 8008e22:	e004      	b.n	8008e2e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008e24:	4b10      	ldr	r3, [pc, #64]	; (8008e68 <xTaskIncrementTick+0x174>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	3301      	adds	r3, #1
 8008e2a:	4a0f      	ldr	r2, [pc, #60]	; (8008e68 <xTaskIncrementTick+0x174>)
 8008e2c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008e2e:	4b0f      	ldr	r3, [pc, #60]	; (8008e6c <xTaskIncrementTick+0x178>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d001      	beq.n	8008e3a <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8008e36:	2301      	movs	r3, #1
 8008e38:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008e3a:	697b      	ldr	r3, [r7, #20]
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3718      	adds	r7, #24
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	200012cc 	.word	0x200012cc
 8008e48:	200012a8 	.word	0x200012a8
 8008e4c:	2000125c 	.word	0x2000125c
 8008e50:	20001260 	.word	0x20001260
 8008e54:	200012bc 	.word	0x200012bc
 8008e58:	200012c4 	.word	0x200012c4
 8008e5c:	200012ac 	.word	0x200012ac
 8008e60:	20000dd4 	.word	0x20000dd4
 8008e64:	20000dd0 	.word	0x20000dd0
 8008e68:	200012b4 	.word	0x200012b4
 8008e6c:	200012b8 	.word	0x200012b8

08008e70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008e70:	b480      	push	{r7}
 8008e72:	b085      	sub	sp, #20
 8008e74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008e76:	4b27      	ldr	r3, [pc, #156]	; (8008f14 <vTaskSwitchContext+0xa4>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d003      	beq.n	8008e86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008e7e:	4b26      	ldr	r3, [pc, #152]	; (8008f18 <vTaskSwitchContext+0xa8>)
 8008e80:	2201      	movs	r2, #1
 8008e82:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008e84:	e041      	b.n	8008f0a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008e86:	4b24      	ldr	r3, [pc, #144]	; (8008f18 <vTaskSwitchContext+0xa8>)
 8008e88:	2200      	movs	r2, #0
 8008e8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008e8c:	4b23      	ldr	r3, [pc, #140]	; (8008f1c <vTaskSwitchContext+0xac>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	60fb      	str	r3, [r7, #12]
 8008e92:	e010      	b.n	8008eb6 <vTaskSwitchContext+0x46>
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d10a      	bne.n	8008eb0 <vTaskSwitchContext+0x40>
	__asm volatile
 8008e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	607b      	str	r3, [r7, #4]
}
 8008eac:	bf00      	nop
 8008eae:	e7fe      	b.n	8008eae <vTaskSwitchContext+0x3e>
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	60fb      	str	r3, [r7, #12]
 8008eb6:	491a      	ldr	r1, [pc, #104]	; (8008f20 <vTaskSwitchContext+0xb0>)
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	4613      	mov	r3, r2
 8008ebc:	009b      	lsls	r3, r3, #2
 8008ebe:	4413      	add	r3, r2
 8008ec0:	009b      	lsls	r3, r3, #2
 8008ec2:	440b      	add	r3, r1
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d0e4      	beq.n	8008e94 <vTaskSwitchContext+0x24>
 8008eca:	68fa      	ldr	r2, [r7, #12]
 8008ecc:	4613      	mov	r3, r2
 8008ece:	009b      	lsls	r3, r3, #2
 8008ed0:	4413      	add	r3, r2
 8008ed2:	009b      	lsls	r3, r3, #2
 8008ed4:	4a12      	ldr	r2, [pc, #72]	; (8008f20 <vTaskSwitchContext+0xb0>)
 8008ed6:	4413      	add	r3, r2
 8008ed8:	60bb      	str	r3, [r7, #8]
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	605a      	str	r2, [r3, #4]
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	685a      	ldr	r2, [r3, #4]
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	3308      	adds	r3, #8
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d104      	bne.n	8008efa <vTaskSwitchContext+0x8a>
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	685a      	ldr	r2, [r3, #4]
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	605a      	str	r2, [r3, #4]
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	4a08      	ldr	r2, [pc, #32]	; (8008f24 <vTaskSwitchContext+0xb4>)
 8008f02:	6013      	str	r3, [r2, #0]
 8008f04:	4a05      	ldr	r2, [pc, #20]	; (8008f1c <vTaskSwitchContext+0xac>)
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	6013      	str	r3, [r2, #0]
}
 8008f0a:	bf00      	nop
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bc80      	pop	{r7}
 8008f12:	4770      	bx	lr
 8008f14:	200012cc 	.word	0x200012cc
 8008f18:	200012b8 	.word	0x200012b8
 8008f1c:	200012ac 	.word	0x200012ac
 8008f20:	20000dd4 	.word	0x20000dd4
 8008f24:	20000dd0 	.word	0x20000dd0

08008f28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d10a      	bne.n	8008f4e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3c:	f383 8811 	msr	BASEPRI, r3
 8008f40:	f3bf 8f6f 	isb	sy
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	60fb      	str	r3, [r7, #12]
}
 8008f4a:	bf00      	nop
 8008f4c:	e7fe      	b.n	8008f4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f4e:	4b07      	ldr	r3, [pc, #28]	; (8008f6c <vTaskPlaceOnEventList+0x44>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	3318      	adds	r3, #24
 8008f54:	4619      	mov	r1, r3
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f7fe fe5c 	bl	8007c14 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008f5c:	2101      	movs	r1, #1
 8008f5e:	6838      	ldr	r0, [r7, #0]
 8008f60:	f000 fb6e 	bl	8009640 <prvAddCurrentTaskToDelayedList>
}
 8008f64:	bf00      	nop
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	20000dd0 	.word	0x20000dd0

08008f70 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b086      	sub	sp, #24
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d10a      	bne.n	8008f98 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f86:	f383 8811 	msr	BASEPRI, r3
 8008f8a:	f3bf 8f6f 	isb	sy
 8008f8e:	f3bf 8f4f 	dsb	sy
 8008f92:	617b      	str	r3, [r7, #20]
}
 8008f94:	bf00      	nop
 8008f96:	e7fe      	b.n	8008f96 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f98:	4b0a      	ldr	r3, [pc, #40]	; (8008fc4 <vTaskPlaceOnEventListRestricted+0x54>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	3318      	adds	r3, #24
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	68f8      	ldr	r0, [r7, #12]
 8008fa2:	f7fe fe14 	bl	8007bce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008fac:	f04f 33ff 	mov.w	r3, #4294967295
 8008fb0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008fb2:	6879      	ldr	r1, [r7, #4]
 8008fb4:	68b8      	ldr	r0, [r7, #8]
 8008fb6:	f000 fb43 	bl	8009640 <prvAddCurrentTaskToDelayedList>
	}
 8008fba:	bf00      	nop
 8008fbc:	3718      	adds	r7, #24
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}
 8008fc2:	bf00      	nop
 8008fc4:	20000dd0 	.word	0x20000dd0

08008fc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d10a      	bne.n	8008ff4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe2:	f383 8811 	msr	BASEPRI, r3
 8008fe6:	f3bf 8f6f 	isb	sy
 8008fea:	f3bf 8f4f 	dsb	sy
 8008fee:	60fb      	str	r3, [r7, #12]
}
 8008ff0:	bf00      	nop
 8008ff2:	e7fe      	b.n	8008ff2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	3318      	adds	r3, #24
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7fe fe43 	bl	8007c84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ffe:	4b1e      	ldr	r3, [pc, #120]	; (8009078 <xTaskRemoveFromEventList+0xb0>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d11d      	bne.n	8009042 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	3304      	adds	r3, #4
 800900a:	4618      	mov	r0, r3
 800900c:	f7fe fe3a 	bl	8007c84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009014:	4b19      	ldr	r3, [pc, #100]	; (800907c <xTaskRemoveFromEventList+0xb4>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	429a      	cmp	r2, r3
 800901a:	d903      	bls.n	8009024 <xTaskRemoveFromEventList+0x5c>
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009020:	4a16      	ldr	r2, [pc, #88]	; (800907c <xTaskRemoveFromEventList+0xb4>)
 8009022:	6013      	str	r3, [r2, #0]
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009028:	4613      	mov	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	4413      	add	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	4a13      	ldr	r2, [pc, #76]	; (8009080 <xTaskRemoveFromEventList+0xb8>)
 8009032:	441a      	add	r2, r3
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	3304      	adds	r3, #4
 8009038:	4619      	mov	r1, r3
 800903a:	4610      	mov	r0, r2
 800903c:	f7fe fdc7 	bl	8007bce <vListInsertEnd>
 8009040:	e005      	b.n	800904e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	3318      	adds	r3, #24
 8009046:	4619      	mov	r1, r3
 8009048:	480e      	ldr	r0, [pc, #56]	; (8009084 <xTaskRemoveFromEventList+0xbc>)
 800904a:	f7fe fdc0 	bl	8007bce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009052:	4b0d      	ldr	r3, [pc, #52]	; (8009088 <xTaskRemoveFromEventList+0xc0>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009058:	429a      	cmp	r2, r3
 800905a:	d905      	bls.n	8009068 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800905c:	2301      	movs	r3, #1
 800905e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009060:	4b0a      	ldr	r3, [pc, #40]	; (800908c <xTaskRemoveFromEventList+0xc4>)
 8009062:	2201      	movs	r2, #1
 8009064:	601a      	str	r2, [r3, #0]
 8009066:	e001      	b.n	800906c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009068:	2300      	movs	r3, #0
 800906a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800906c:	697b      	ldr	r3, [r7, #20]
}
 800906e:	4618      	mov	r0, r3
 8009070:	3718      	adds	r7, #24
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop
 8009078:	200012cc 	.word	0x200012cc
 800907c:	200012ac 	.word	0x200012ac
 8009080:	20000dd4 	.word	0x20000dd4
 8009084:	20001264 	.word	0x20001264
 8009088:	20000dd0 	.word	0x20000dd0
 800908c:	200012b8 	.word	0x200012b8

08009090 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009098:	4b06      	ldr	r3, [pc, #24]	; (80090b4 <vTaskInternalSetTimeOutState+0x24>)
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80090a0:	4b05      	ldr	r3, [pc, #20]	; (80090b8 <vTaskInternalSetTimeOutState+0x28>)
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	605a      	str	r2, [r3, #4]
}
 80090a8:	bf00      	nop
 80090aa:	370c      	adds	r7, #12
 80090ac:	46bd      	mov	sp, r7
 80090ae:	bc80      	pop	{r7}
 80090b0:	4770      	bx	lr
 80090b2:	bf00      	nop
 80090b4:	200012bc 	.word	0x200012bc
 80090b8:	200012a8 	.word	0x200012a8

080090bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b088      	sub	sp, #32
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10a      	bne.n	80090e2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80090cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d0:	f383 8811 	msr	BASEPRI, r3
 80090d4:	f3bf 8f6f 	isb	sy
 80090d8:	f3bf 8f4f 	dsb	sy
 80090dc:	613b      	str	r3, [r7, #16]
}
 80090de:	bf00      	nop
 80090e0:	e7fe      	b.n	80090e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d10a      	bne.n	80090fe <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80090e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ec:	f383 8811 	msr	BASEPRI, r3
 80090f0:	f3bf 8f6f 	isb	sy
 80090f4:	f3bf 8f4f 	dsb	sy
 80090f8:	60fb      	str	r3, [r7, #12]
}
 80090fa:	bf00      	nop
 80090fc:	e7fe      	b.n	80090fc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80090fe:	f000 fef5 	bl	8009eec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009102:	4b1d      	ldr	r3, [pc, #116]	; (8009178 <xTaskCheckForTimeOut+0xbc>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	69ba      	ldr	r2, [r7, #24]
 800910e:	1ad3      	subs	r3, r2, r3
 8009110:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800911a:	d102      	bne.n	8009122 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800911c:	2300      	movs	r3, #0
 800911e:	61fb      	str	r3, [r7, #28]
 8009120:	e023      	b.n	800916a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	4b15      	ldr	r3, [pc, #84]	; (800917c <xTaskCheckForTimeOut+0xc0>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	429a      	cmp	r2, r3
 800912c:	d007      	beq.n	800913e <xTaskCheckForTimeOut+0x82>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	69ba      	ldr	r2, [r7, #24]
 8009134:	429a      	cmp	r2, r3
 8009136:	d302      	bcc.n	800913e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009138:	2301      	movs	r3, #1
 800913a:	61fb      	str	r3, [r7, #28]
 800913c:	e015      	b.n	800916a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	697a      	ldr	r2, [r7, #20]
 8009144:	429a      	cmp	r2, r3
 8009146:	d20b      	bcs.n	8009160 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	1ad2      	subs	r2, r2, r3
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f7ff ff9b 	bl	8009090 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800915a:	2300      	movs	r3, #0
 800915c:	61fb      	str	r3, [r7, #28]
 800915e:	e004      	b.n	800916a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009166:	2301      	movs	r3, #1
 8009168:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800916a:	f000 feef 	bl	8009f4c <vPortExitCritical>

	return xReturn;
 800916e:	69fb      	ldr	r3, [r7, #28]
}
 8009170:	4618      	mov	r0, r3
 8009172:	3720      	adds	r7, #32
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}
 8009178:	200012a8 	.word	0x200012a8
 800917c:	200012bc 	.word	0x200012bc

08009180 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009180:	b480      	push	{r7}
 8009182:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009184:	4b03      	ldr	r3, [pc, #12]	; (8009194 <vTaskMissedYield+0x14>)
 8009186:	2201      	movs	r2, #1
 8009188:	601a      	str	r2, [r3, #0]
}
 800918a:	bf00      	nop
 800918c:	46bd      	mov	sp, r7
 800918e:	bc80      	pop	{r7}
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	200012b8 	.word	0x200012b8

08009198 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80091a0:	f000 f852 	bl	8009248 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80091a4:	4b06      	ldr	r3, [pc, #24]	; (80091c0 <prvIdleTask+0x28>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d9f9      	bls.n	80091a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80091ac:	4b05      	ldr	r3, [pc, #20]	; (80091c4 <prvIdleTask+0x2c>)
 80091ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	f3bf 8f4f 	dsb	sy
 80091b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80091bc:	e7f0      	b.n	80091a0 <prvIdleTask+0x8>
 80091be:	bf00      	nop
 80091c0:	20000dd4 	.word	0x20000dd4
 80091c4:	e000ed04 	.word	0xe000ed04

080091c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091ce:	2300      	movs	r3, #0
 80091d0:	607b      	str	r3, [r7, #4]
 80091d2:	e00c      	b.n	80091ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	4613      	mov	r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	4413      	add	r3, r2
 80091dc:	009b      	lsls	r3, r3, #2
 80091de:	4a12      	ldr	r2, [pc, #72]	; (8009228 <prvInitialiseTaskLists+0x60>)
 80091e0:	4413      	add	r3, r2
 80091e2:	4618      	mov	r0, r3
 80091e4:	f7fe fcc8 	bl	8007b78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	3301      	adds	r3, #1
 80091ec:	607b      	str	r3, [r7, #4]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2b37      	cmp	r3, #55	; 0x37
 80091f2:	d9ef      	bls.n	80091d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80091f4:	480d      	ldr	r0, [pc, #52]	; (800922c <prvInitialiseTaskLists+0x64>)
 80091f6:	f7fe fcbf 	bl	8007b78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80091fa:	480d      	ldr	r0, [pc, #52]	; (8009230 <prvInitialiseTaskLists+0x68>)
 80091fc:	f7fe fcbc 	bl	8007b78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009200:	480c      	ldr	r0, [pc, #48]	; (8009234 <prvInitialiseTaskLists+0x6c>)
 8009202:	f7fe fcb9 	bl	8007b78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009206:	480c      	ldr	r0, [pc, #48]	; (8009238 <prvInitialiseTaskLists+0x70>)
 8009208:	f7fe fcb6 	bl	8007b78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800920c:	480b      	ldr	r0, [pc, #44]	; (800923c <prvInitialiseTaskLists+0x74>)
 800920e:	f7fe fcb3 	bl	8007b78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009212:	4b0b      	ldr	r3, [pc, #44]	; (8009240 <prvInitialiseTaskLists+0x78>)
 8009214:	4a05      	ldr	r2, [pc, #20]	; (800922c <prvInitialiseTaskLists+0x64>)
 8009216:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009218:	4b0a      	ldr	r3, [pc, #40]	; (8009244 <prvInitialiseTaskLists+0x7c>)
 800921a:	4a05      	ldr	r2, [pc, #20]	; (8009230 <prvInitialiseTaskLists+0x68>)
 800921c:	601a      	str	r2, [r3, #0]
}
 800921e:	bf00      	nop
 8009220:	3708      	adds	r7, #8
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}
 8009226:	bf00      	nop
 8009228:	20000dd4 	.word	0x20000dd4
 800922c:	20001234 	.word	0x20001234
 8009230:	20001248 	.word	0x20001248
 8009234:	20001264 	.word	0x20001264
 8009238:	20001278 	.word	0x20001278
 800923c:	20001290 	.word	0x20001290
 8009240:	2000125c 	.word	0x2000125c
 8009244:	20001260 	.word	0x20001260

08009248 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800924e:	e019      	b.n	8009284 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009250:	f000 fe4c 	bl	8009eec <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009254:	4b10      	ldr	r3, [pc, #64]	; (8009298 <prvCheckTasksWaitingTermination+0x50>)
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	68db      	ldr	r3, [r3, #12]
 800925a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	3304      	adds	r3, #4
 8009260:	4618      	mov	r0, r3
 8009262:	f7fe fd0f 	bl	8007c84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009266:	4b0d      	ldr	r3, [pc, #52]	; (800929c <prvCheckTasksWaitingTermination+0x54>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	3b01      	subs	r3, #1
 800926c:	4a0b      	ldr	r2, [pc, #44]	; (800929c <prvCheckTasksWaitingTermination+0x54>)
 800926e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009270:	4b0b      	ldr	r3, [pc, #44]	; (80092a0 <prvCheckTasksWaitingTermination+0x58>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	3b01      	subs	r3, #1
 8009276:	4a0a      	ldr	r2, [pc, #40]	; (80092a0 <prvCheckTasksWaitingTermination+0x58>)
 8009278:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800927a:	f000 fe67 	bl	8009f4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 f810 	bl	80092a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009284:	4b06      	ldr	r3, [pc, #24]	; (80092a0 <prvCheckTasksWaitingTermination+0x58>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d1e1      	bne.n	8009250 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800928c:	bf00      	nop
 800928e:	bf00      	nop
 8009290:	3708      	adds	r7, #8
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}
 8009296:	bf00      	nop
 8009298:	20001278 	.word	0x20001278
 800929c:	200012a4 	.word	0x200012a4
 80092a0:	2000128c 	.word	0x2000128c

080092a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d108      	bne.n	80092c8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ba:	4618      	mov	r0, r3
 80092bc:	f000 ffda 	bl	800a274 <vPortFree>
				vPortFree( pxTCB );
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 ffd7 	bl	800a274 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80092c6:	e018      	b.n	80092fa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d103      	bne.n	80092da <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 ffce 	bl	800a274 <vPortFree>
	}
 80092d8:	e00f      	b.n	80092fa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80092e0:	2b02      	cmp	r3, #2
 80092e2:	d00a      	beq.n	80092fa <prvDeleteTCB+0x56>
	__asm volatile
 80092e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	60fb      	str	r3, [r7, #12]
}
 80092f6:	bf00      	nop
 80092f8:	e7fe      	b.n	80092f8 <prvDeleteTCB+0x54>
	}
 80092fa:	bf00      	nop
 80092fc:	3710      	adds	r7, #16
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
	...

08009304 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009304:	b480      	push	{r7}
 8009306:	b083      	sub	sp, #12
 8009308:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800930a:	4b0e      	ldr	r3, [pc, #56]	; (8009344 <prvResetNextTaskUnblockTime+0x40>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d101      	bne.n	8009318 <prvResetNextTaskUnblockTime+0x14>
 8009314:	2301      	movs	r3, #1
 8009316:	e000      	b.n	800931a <prvResetNextTaskUnblockTime+0x16>
 8009318:	2300      	movs	r3, #0
 800931a:	2b00      	cmp	r3, #0
 800931c:	d004      	beq.n	8009328 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800931e:	4b0a      	ldr	r3, [pc, #40]	; (8009348 <prvResetNextTaskUnblockTime+0x44>)
 8009320:	f04f 32ff 	mov.w	r2, #4294967295
 8009324:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009326:	e008      	b.n	800933a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009328:	4b06      	ldr	r3, [pc, #24]	; (8009344 <prvResetNextTaskUnblockTime+0x40>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68db      	ldr	r3, [r3, #12]
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	4a04      	ldr	r2, [pc, #16]	; (8009348 <prvResetNextTaskUnblockTime+0x44>)
 8009338:	6013      	str	r3, [r2, #0]
}
 800933a:	bf00      	nop
 800933c:	370c      	adds	r7, #12
 800933e:	46bd      	mov	sp, r7
 8009340:	bc80      	pop	{r7}
 8009342:	4770      	bx	lr
 8009344:	2000125c 	.word	0x2000125c
 8009348:	200012c4 	.word	0x200012c4

0800934c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800934c:	b480      	push	{r7}
 800934e:	b083      	sub	sp, #12
 8009350:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009352:	4b0b      	ldr	r3, [pc, #44]	; (8009380 <xTaskGetSchedulerState+0x34>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d102      	bne.n	8009360 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800935a:	2301      	movs	r3, #1
 800935c:	607b      	str	r3, [r7, #4]
 800935e:	e008      	b.n	8009372 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009360:	4b08      	ldr	r3, [pc, #32]	; (8009384 <xTaskGetSchedulerState+0x38>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d102      	bne.n	800936e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009368:	2302      	movs	r3, #2
 800936a:	607b      	str	r3, [r7, #4]
 800936c:	e001      	b.n	8009372 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800936e:	2300      	movs	r3, #0
 8009370:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009372:	687b      	ldr	r3, [r7, #4]
	}
 8009374:	4618      	mov	r0, r3
 8009376:	370c      	adds	r7, #12
 8009378:	46bd      	mov	sp, r7
 800937a:	bc80      	pop	{r7}
 800937c:	4770      	bx	lr
 800937e:	bf00      	nop
 8009380:	200012b0 	.word	0x200012b0
 8009384:	200012cc 	.word	0x200012cc

08009388 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009388:	b580      	push	{r7, lr}
 800938a:	b086      	sub	sp, #24
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009394:	2300      	movs	r3, #0
 8009396:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d056      	beq.n	800944c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800939e:	4b2e      	ldr	r3, [pc, #184]	; (8009458 <xTaskPriorityDisinherit+0xd0>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	693a      	ldr	r2, [r7, #16]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d00a      	beq.n	80093be <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80093a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ac:	f383 8811 	msr	BASEPRI, r3
 80093b0:	f3bf 8f6f 	isb	sy
 80093b4:	f3bf 8f4f 	dsb	sy
 80093b8:	60fb      	str	r3, [r7, #12]
}
 80093ba:	bf00      	nop
 80093bc:	e7fe      	b.n	80093bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d10a      	bne.n	80093dc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80093c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ca:	f383 8811 	msr	BASEPRI, r3
 80093ce:	f3bf 8f6f 	isb	sy
 80093d2:	f3bf 8f4f 	dsb	sy
 80093d6:	60bb      	str	r3, [r7, #8]
}
 80093d8:	bf00      	nop
 80093da:	e7fe      	b.n	80093da <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093e0:	1e5a      	subs	r2, r3, #1
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80093e6:	693b      	ldr	r3, [r7, #16]
 80093e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d02c      	beq.n	800944c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d128      	bne.n	800944c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	3304      	adds	r3, #4
 80093fe:	4618      	mov	r0, r3
 8009400:	f7fe fc40 	bl	8007c84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009410:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800941c:	4b0f      	ldr	r3, [pc, #60]	; (800945c <xTaskPriorityDisinherit+0xd4>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	429a      	cmp	r2, r3
 8009422:	d903      	bls.n	800942c <xTaskPriorityDisinherit+0xa4>
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009428:	4a0c      	ldr	r2, [pc, #48]	; (800945c <xTaskPriorityDisinherit+0xd4>)
 800942a:	6013      	str	r3, [r2, #0]
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009430:	4613      	mov	r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	4413      	add	r3, r2
 8009436:	009b      	lsls	r3, r3, #2
 8009438:	4a09      	ldr	r2, [pc, #36]	; (8009460 <xTaskPriorityDisinherit+0xd8>)
 800943a:	441a      	add	r2, r3
 800943c:	693b      	ldr	r3, [r7, #16]
 800943e:	3304      	adds	r3, #4
 8009440:	4619      	mov	r1, r3
 8009442:	4610      	mov	r0, r2
 8009444:	f7fe fbc3 	bl	8007bce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009448:	2301      	movs	r3, #1
 800944a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800944c:	697b      	ldr	r3, [r7, #20]
	}
 800944e:	4618      	mov	r0, r3
 8009450:	3718      	adds	r7, #24
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}
 8009456:	bf00      	nop
 8009458:	20000dd0 	.word	0x20000dd0
 800945c:	200012ac 	.word	0x200012ac
 8009460:	20000dd4 	.word	0x20000dd4

08009464 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009464:	b580      	push	{r7, lr}
 8009466:	b086      	sub	sp, #24
 8009468:	af00      	add	r7, sp, #0
 800946a:	60f8      	str	r0, [r7, #12]
 800946c:	60b9      	str	r1, [r7, #8]
 800946e:	607a      	str	r2, [r7, #4]
 8009470:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8009472:	f000 fd3b 	bl	8009eec <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009476:	4b26      	ldr	r3, [pc, #152]	; (8009510 <xTaskNotifyWait+0xac>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800947e:	b2db      	uxtb	r3, r3
 8009480:	2b02      	cmp	r3, #2
 8009482:	d01a      	beq.n	80094ba <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009484:	4b22      	ldr	r3, [pc, #136]	; (8009510 <xTaskNotifyWait+0xac>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	43d2      	mvns	r2, r2
 800948e:	400a      	ands	r2, r1
 8009490:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009492:	4b1f      	ldr	r3, [pc, #124]	; (8009510 <xTaskNotifyWait+0xac>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00b      	beq.n	80094ba <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80094a2:	2101      	movs	r1, #1
 80094a4:	6838      	ldr	r0, [r7, #0]
 80094a6:	f000 f8cb 	bl	8009640 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80094aa:	4b1a      	ldr	r3, [pc, #104]	; (8009514 <xTaskNotifyWait+0xb0>)
 80094ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094b0:	601a      	str	r2, [r3, #0]
 80094b2:	f3bf 8f4f 	dsb	sy
 80094b6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80094ba:	f000 fd47 	bl	8009f4c <vPortExitCritical>

		taskENTER_CRITICAL();
 80094be:	f000 fd15 	bl	8009eec <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d004      	beq.n	80094d2 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80094c8:	4b11      	ldr	r3, [pc, #68]	; (8009510 <xTaskNotifyWait+0xac>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80094d2:	4b0f      	ldr	r3, [pc, #60]	; (8009510 <xTaskNotifyWait+0xac>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	2b02      	cmp	r3, #2
 80094de:	d002      	beq.n	80094e6 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80094e0:	2300      	movs	r3, #0
 80094e2:	617b      	str	r3, [r7, #20]
 80094e4:	e008      	b.n	80094f8 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80094e6:	4b0a      	ldr	r3, [pc, #40]	; (8009510 <xTaskNotifyWait+0xac>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80094ec:	68ba      	ldr	r2, [r7, #8]
 80094ee:	43d2      	mvns	r2, r2
 80094f0:	400a      	ands	r2, r1
 80094f2:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 80094f4:	2301      	movs	r3, #1
 80094f6:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80094f8:	4b05      	ldr	r3, [pc, #20]	; (8009510 <xTaskNotifyWait+0xac>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2200      	movs	r2, #0
 80094fe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8009502:	f000 fd23 	bl	8009f4c <vPortExitCritical>

		return xReturn;
 8009506:	697b      	ldr	r3, [r7, #20]
	}
 8009508:	4618      	mov	r0, r3
 800950a:	3718      	adds	r7, #24
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}
 8009510:	20000dd0 	.word	0x20000dd0
 8009514:	e000ed04 	.word	0xe000ed04

08009518 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009518:	b580      	push	{r7, lr}
 800951a:	b08a      	sub	sp, #40	; 0x28
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d10a      	bne.n	800953e <vTaskNotifyGiveFromISR+0x26>
	__asm volatile
 8009528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800952c:	f383 8811 	msr	BASEPRI, r3
 8009530:	f3bf 8f6f 	isb	sy
 8009534:	f3bf 8f4f 	dsb	sy
 8009538:	61bb      	str	r3, [r7, #24]
}
 800953a:	bf00      	nop
 800953c:	e7fe      	b.n	800953c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800953e:	f000 fd97 	bl	800a070 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 8009546:	f3ef 8211 	mrs	r2, BASEPRI
 800954a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800954e:	f383 8811 	msr	BASEPRI, r3
 8009552:	f3bf 8f6f 	isb	sy
 8009556:	f3bf 8f4f 	dsb	sy
 800955a:	617a      	str	r2, [r7, #20]
 800955c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800955e:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009560:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009564:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009568:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800956a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956c:	2202      	movs	r2, #2
 800956e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8009572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009576:	1c5a      	adds	r2, r3, #1
 8009578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800957a:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800957c:	7ffb      	ldrb	r3, [r7, #31]
 800957e:	2b01      	cmp	r3, #1
 8009580:	d147      	bne.n	8009612 <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009586:	2b00      	cmp	r3, #0
 8009588:	d00a      	beq.n	80095a0 <vTaskNotifyGiveFromISR+0x88>
	__asm volatile
 800958a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800958e:	f383 8811 	msr	BASEPRI, r3
 8009592:	f3bf 8f6f 	isb	sy
 8009596:	f3bf 8f4f 	dsb	sy
 800959a:	60fb      	str	r3, [r7, #12]
}
 800959c:	bf00      	nop
 800959e:	e7fe      	b.n	800959e <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095a0:	4b21      	ldr	r3, [pc, #132]	; (8009628 <vTaskNotifyGiveFromISR+0x110>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d11d      	bne.n	80095e4 <vTaskNotifyGiveFromISR+0xcc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095aa:	3304      	adds	r3, #4
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7fe fb69 	bl	8007c84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095b6:	4b1d      	ldr	r3, [pc, #116]	; (800962c <vTaskNotifyGiveFromISR+0x114>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d903      	bls.n	80095c6 <vTaskNotifyGiveFromISR+0xae>
 80095be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095c2:	4a1a      	ldr	r2, [pc, #104]	; (800962c <vTaskNotifyGiveFromISR+0x114>)
 80095c4:	6013      	str	r3, [r2, #0]
 80095c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095ca:	4613      	mov	r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	4413      	add	r3, r2
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	4a17      	ldr	r2, [pc, #92]	; (8009630 <vTaskNotifyGiveFromISR+0x118>)
 80095d4:	441a      	add	r2, r3
 80095d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d8:	3304      	adds	r3, #4
 80095da:	4619      	mov	r1, r3
 80095dc:	4610      	mov	r0, r2
 80095de:	f7fe faf6 	bl	8007bce <vListInsertEnd>
 80095e2:	e005      	b.n	80095f0 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80095e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095e6:	3318      	adds	r3, #24
 80095e8:	4619      	mov	r1, r3
 80095ea:	4812      	ldr	r0, [pc, #72]	; (8009634 <vTaskNotifyGiveFromISR+0x11c>)
 80095ec:	f7fe faef 	bl	8007bce <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80095f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095f4:	4b10      	ldr	r3, [pc, #64]	; (8009638 <vTaskNotifyGiveFromISR+0x120>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d909      	bls.n	8009612 <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d003      	beq.n	800960c <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	2201      	movs	r2, #1
 8009608:	601a      	str	r2, [r3, #0]
 800960a:	e002      	b.n	8009612 <vTaskNotifyGiveFromISR+0xfa>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter in an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 800960c:	4b0b      	ldr	r3, [pc, #44]	; (800963c <vTaskNotifyGiveFromISR+0x124>)
 800960e:	2201      	movs	r2, #1
 8009610:	601a      	str	r2, [r3, #0]
 8009612:	6a3b      	ldr	r3, [r7, #32]
 8009614:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	f383 8811 	msr	BASEPRI, r3
}
 800961c:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800961e:	bf00      	nop
 8009620:	3728      	adds	r7, #40	; 0x28
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	200012cc 	.word	0x200012cc
 800962c:	200012ac 	.word	0x200012ac
 8009630:	20000dd4 	.word	0x20000dd4
 8009634:	20001264 	.word	0x20001264
 8009638:	20000dd0 	.word	0x20000dd0
 800963c:	200012b8 	.word	0x200012b8

08009640 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800964a:	4b21      	ldr	r3, [pc, #132]	; (80096d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009650:	4b20      	ldr	r3, [pc, #128]	; (80096d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	3304      	adds	r3, #4
 8009656:	4618      	mov	r0, r3
 8009658:	f7fe fb14 	bl	8007c84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009662:	d10a      	bne.n	800967a <prvAddCurrentTaskToDelayedList+0x3a>
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d007      	beq.n	800967a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800966a:	4b1a      	ldr	r3, [pc, #104]	; (80096d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	3304      	adds	r3, #4
 8009670:	4619      	mov	r1, r3
 8009672:	4819      	ldr	r0, [pc, #100]	; (80096d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009674:	f7fe faab 	bl	8007bce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009678:	e026      	b.n	80096c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800967a:	68fa      	ldr	r2, [r7, #12]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4413      	add	r3, r2
 8009680:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009682:	4b14      	ldr	r3, [pc, #80]	; (80096d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	68ba      	ldr	r2, [r7, #8]
 8009688:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800968a:	68ba      	ldr	r2, [r7, #8]
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	429a      	cmp	r2, r3
 8009690:	d209      	bcs.n	80096a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009692:	4b12      	ldr	r3, [pc, #72]	; (80096dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	4b0f      	ldr	r3, [pc, #60]	; (80096d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	3304      	adds	r3, #4
 800969c:	4619      	mov	r1, r3
 800969e:	4610      	mov	r0, r2
 80096a0:	f7fe fab8 	bl	8007c14 <vListInsert>
}
 80096a4:	e010      	b.n	80096c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096a6:	4b0e      	ldr	r3, [pc, #56]	; (80096e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	4b0a      	ldr	r3, [pc, #40]	; (80096d4 <prvAddCurrentTaskToDelayedList+0x94>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	3304      	adds	r3, #4
 80096b0:	4619      	mov	r1, r3
 80096b2:	4610      	mov	r0, r2
 80096b4:	f7fe faae 	bl	8007c14 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80096b8:	4b0a      	ldr	r3, [pc, #40]	; (80096e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	68ba      	ldr	r2, [r7, #8]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d202      	bcs.n	80096c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80096c2:	4a08      	ldr	r2, [pc, #32]	; (80096e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	6013      	str	r3, [r2, #0]
}
 80096c8:	bf00      	nop
 80096ca:	3710      	adds	r7, #16
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}
 80096d0:	200012a8 	.word	0x200012a8
 80096d4:	20000dd0 	.word	0x20000dd0
 80096d8:	20001290 	.word	0x20001290
 80096dc:	20001260 	.word	0x20001260
 80096e0:	2000125c 	.word	0x2000125c
 80096e4:	200012c4 	.word	0x200012c4

080096e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b08a      	sub	sp, #40	; 0x28
 80096ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80096ee:	2300      	movs	r3, #0
 80096f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80096f2:	f000 facb 	bl	8009c8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80096f6:	4b1c      	ldr	r3, [pc, #112]	; (8009768 <xTimerCreateTimerTask+0x80>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d021      	beq.n	8009742 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80096fe:	2300      	movs	r3, #0
 8009700:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009702:	2300      	movs	r3, #0
 8009704:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009706:	1d3a      	adds	r2, r7, #4
 8009708:	f107 0108 	add.w	r1, r7, #8
 800970c:	f107 030c 	add.w	r3, r7, #12
 8009710:	4618      	mov	r0, r3
 8009712:	f7fe fa17 	bl	8007b44 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009716:	6879      	ldr	r1, [r7, #4]
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	9202      	str	r2, [sp, #8]
 800971e:	9301      	str	r3, [sp, #4]
 8009720:	2302      	movs	r3, #2
 8009722:	9300      	str	r3, [sp, #0]
 8009724:	2300      	movs	r3, #0
 8009726:	460a      	mov	r2, r1
 8009728:	4910      	ldr	r1, [pc, #64]	; (800976c <xTimerCreateTimerTask+0x84>)
 800972a:	4811      	ldr	r0, [pc, #68]	; (8009770 <xTimerCreateTimerTask+0x88>)
 800972c:	f7fe fff6 	bl	800871c <xTaskCreateStatic>
 8009730:	4603      	mov	r3, r0
 8009732:	4a10      	ldr	r2, [pc, #64]	; (8009774 <xTimerCreateTimerTask+0x8c>)
 8009734:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009736:	4b0f      	ldr	r3, [pc, #60]	; (8009774 <xTimerCreateTimerTask+0x8c>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d001      	beq.n	8009742 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800973e:	2301      	movs	r3, #1
 8009740:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d10a      	bne.n	800975e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800974c:	f383 8811 	msr	BASEPRI, r3
 8009750:	f3bf 8f6f 	isb	sy
 8009754:	f3bf 8f4f 	dsb	sy
 8009758:	613b      	str	r3, [r7, #16]
}
 800975a:	bf00      	nop
 800975c:	e7fe      	b.n	800975c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800975e:	697b      	ldr	r3, [r7, #20]
}
 8009760:	4618      	mov	r0, r3
 8009762:	3718      	adds	r7, #24
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}
 8009768:	20001300 	.word	0x20001300
 800976c:	0800e760 	.word	0x0800e760
 8009770:	08009895 	.word	0x08009895
 8009774:	20001304 	.word	0x20001304

08009778 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b08a      	sub	sp, #40	; 0x28
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
 8009784:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009786:	2300      	movs	r3, #0
 8009788:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d10a      	bne.n	80097a6 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009794:	f383 8811 	msr	BASEPRI, r3
 8009798:	f3bf 8f6f 	isb	sy
 800979c:	f3bf 8f4f 	dsb	sy
 80097a0:	623b      	str	r3, [r7, #32]
}
 80097a2:	bf00      	nop
 80097a4:	e7fe      	b.n	80097a4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80097a6:	4b1a      	ldr	r3, [pc, #104]	; (8009810 <xTimerGenericCommand+0x98>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d02a      	beq.n	8009804 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	2b05      	cmp	r3, #5
 80097be:	dc18      	bgt.n	80097f2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80097c0:	f7ff fdc4 	bl	800934c <xTaskGetSchedulerState>
 80097c4:	4603      	mov	r3, r0
 80097c6:	2b02      	cmp	r3, #2
 80097c8:	d109      	bne.n	80097de <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80097ca:	4b11      	ldr	r3, [pc, #68]	; (8009810 <xTimerGenericCommand+0x98>)
 80097cc:	6818      	ldr	r0, [r3, #0]
 80097ce:	f107 0110 	add.w	r1, r7, #16
 80097d2:	2300      	movs	r3, #0
 80097d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097d6:	f7fe fbbf 	bl	8007f58 <xQueueGenericSend>
 80097da:	6278      	str	r0, [r7, #36]	; 0x24
 80097dc:	e012      	b.n	8009804 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80097de:	4b0c      	ldr	r3, [pc, #48]	; (8009810 <xTimerGenericCommand+0x98>)
 80097e0:	6818      	ldr	r0, [r3, #0]
 80097e2:	f107 0110 	add.w	r1, r7, #16
 80097e6:	2300      	movs	r3, #0
 80097e8:	2200      	movs	r2, #0
 80097ea:	f7fe fbb5 	bl	8007f58 <xQueueGenericSend>
 80097ee:	6278      	str	r0, [r7, #36]	; 0x24
 80097f0:	e008      	b.n	8009804 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80097f2:	4b07      	ldr	r3, [pc, #28]	; (8009810 <xTimerGenericCommand+0x98>)
 80097f4:	6818      	ldr	r0, [r3, #0]
 80097f6:	f107 0110 	add.w	r1, r7, #16
 80097fa:	2300      	movs	r3, #0
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	f7fe fca9 	bl	8008154 <xQueueGenericSendFromISR>
 8009802:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009806:	4618      	mov	r0, r3
 8009808:	3728      	adds	r7, #40	; 0x28
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop
 8009810:	20001300 	.word	0x20001300

08009814 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b088      	sub	sp, #32
 8009818:	af02      	add	r7, sp, #8
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800981e:	4b1c      	ldr	r3, [pc, #112]	; (8009890 <prvProcessExpiredTimer+0x7c>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	68db      	ldr	r3, [r3, #12]
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	3304      	adds	r3, #4
 800982c:	4618      	mov	r0, r3
 800982e:	f7fe fa29 	bl	8007c84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	69db      	ldr	r3, [r3, #28]
 8009836:	2b01      	cmp	r3, #1
 8009838:	d122      	bne.n	8009880 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	699a      	ldr	r2, [r3, #24]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	18d1      	adds	r1, r2, r3
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	683a      	ldr	r2, [r7, #0]
 8009846:	6978      	ldr	r0, [r7, #20]
 8009848:	f000 f8c8 	bl	80099dc <prvInsertTimerInActiveList>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d016      	beq.n	8009880 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009852:	2300      	movs	r3, #0
 8009854:	9300      	str	r3, [sp, #0]
 8009856:	2300      	movs	r3, #0
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	2100      	movs	r1, #0
 800985c:	6978      	ldr	r0, [r7, #20]
 800985e:	f7ff ff8b 	bl	8009778 <xTimerGenericCommand>
 8009862:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d10a      	bne.n	8009880 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800986a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800986e:	f383 8811 	msr	BASEPRI, r3
 8009872:	f3bf 8f6f 	isb	sy
 8009876:	f3bf 8f4f 	dsb	sy
 800987a:	60fb      	str	r3, [r7, #12]
}
 800987c:	bf00      	nop
 800987e:	e7fe      	b.n	800987e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009884:	6978      	ldr	r0, [r7, #20]
 8009886:	4798      	blx	r3
}
 8009888:	bf00      	nop
 800988a:	3718      	adds	r7, #24
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}
 8009890:	200012f8 	.word	0x200012f8

08009894 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b084      	sub	sp, #16
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800989c:	f107 0308 	add.w	r3, r7, #8
 80098a0:	4618      	mov	r0, r3
 80098a2:	f000 f857 	bl	8009954 <prvGetNextExpireTime>
 80098a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	4619      	mov	r1, r3
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f000 f803 	bl	80098b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80098b2:	f000 f8d5 	bl	8009a60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098b6:	e7f1      	b.n	800989c <prvTimerTask+0x8>

080098b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80098c2:	f7ff f95d 	bl	8008b80 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80098c6:	f107 0308 	add.w	r3, r7, #8
 80098ca:	4618      	mov	r0, r3
 80098cc:	f000 f866 	bl	800999c <prvSampleTimeNow>
 80098d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d130      	bne.n	800993a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d10a      	bne.n	80098f4 <prvProcessTimerOrBlockTask+0x3c>
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d806      	bhi.n	80098f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80098e6:	f7ff f959 	bl	8008b9c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80098ea:	68f9      	ldr	r1, [r7, #12]
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f7ff ff91 	bl	8009814 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80098f2:	e024      	b.n	800993e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d008      	beq.n	800990c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80098fa:	4b13      	ldr	r3, [pc, #76]	; (8009948 <prvProcessTimerOrBlockTask+0x90>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	bf0c      	ite	eq
 8009904:	2301      	moveq	r3, #1
 8009906:	2300      	movne	r3, #0
 8009908:	b2db      	uxtb	r3, r3
 800990a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800990c:	4b0f      	ldr	r3, [pc, #60]	; (800994c <prvProcessTimerOrBlockTask+0x94>)
 800990e:	6818      	ldr	r0, [r3, #0]
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	1ad3      	subs	r3, r2, r3
 8009916:	683a      	ldr	r2, [r7, #0]
 8009918:	4619      	mov	r1, r3
 800991a:	f7fe fecb 	bl	80086b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800991e:	f7ff f93d 	bl	8008b9c <xTaskResumeAll>
 8009922:	4603      	mov	r3, r0
 8009924:	2b00      	cmp	r3, #0
 8009926:	d10a      	bne.n	800993e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009928:	4b09      	ldr	r3, [pc, #36]	; (8009950 <prvProcessTimerOrBlockTask+0x98>)
 800992a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800992e:	601a      	str	r2, [r3, #0]
 8009930:	f3bf 8f4f 	dsb	sy
 8009934:	f3bf 8f6f 	isb	sy
}
 8009938:	e001      	b.n	800993e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800993a:	f7ff f92f 	bl	8008b9c <xTaskResumeAll>
}
 800993e:	bf00      	nop
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	200012fc 	.word	0x200012fc
 800994c:	20001300 	.word	0x20001300
 8009950:	e000ed04 	.word	0xe000ed04

08009954 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009954:	b480      	push	{r7}
 8009956:	b085      	sub	sp, #20
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800995c:	4b0e      	ldr	r3, [pc, #56]	; (8009998 <prvGetNextExpireTime+0x44>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	2b00      	cmp	r3, #0
 8009964:	bf0c      	ite	eq
 8009966:	2301      	moveq	r3, #1
 8009968:	2300      	movne	r3, #0
 800996a:	b2db      	uxtb	r3, r3
 800996c:	461a      	mov	r2, r3
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d105      	bne.n	8009986 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800997a:	4b07      	ldr	r3, [pc, #28]	; (8009998 <prvGetNextExpireTime+0x44>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68db      	ldr	r3, [r3, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60fb      	str	r3, [r7, #12]
 8009984:	e001      	b.n	800998a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009986:	2300      	movs	r3, #0
 8009988:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800998a:	68fb      	ldr	r3, [r7, #12]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3714      	adds	r7, #20
 8009990:	46bd      	mov	sp, r7
 8009992:	bc80      	pop	{r7}
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	200012f8 	.word	0x200012f8

0800999c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80099a4:	f7ff f998 	bl	8008cd8 <xTaskGetTickCount>
 80099a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80099aa:	4b0b      	ldr	r3, [pc, #44]	; (80099d8 <prvSampleTimeNow+0x3c>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d205      	bcs.n	80099c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80099b4:	f000 f908 	bl	8009bc8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	601a      	str	r2, [r3, #0]
 80099be:	e002      	b.n	80099c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80099c6:	4a04      	ldr	r2, [pc, #16]	; (80099d8 <prvSampleTimeNow+0x3c>)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80099cc:	68fb      	ldr	r3, [r7, #12]
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3710      	adds	r7, #16
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	20001308 	.word	0x20001308

080099dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b086      	sub	sp, #24
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	607a      	str	r2, [r7, #4]
 80099e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80099ea:	2300      	movs	r3, #0
 80099ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	68ba      	ldr	r2, [r7, #8]
 80099f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	68fa      	ldr	r2, [r7, #12]
 80099f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80099fa:	68ba      	ldr	r2, [r7, #8]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	429a      	cmp	r2, r3
 8009a00:	d812      	bhi.n	8009a28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	1ad2      	subs	r2, r2, r3
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	699b      	ldr	r3, [r3, #24]
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d302      	bcc.n	8009a16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a10:	2301      	movs	r3, #1
 8009a12:	617b      	str	r3, [r7, #20]
 8009a14:	e01b      	b.n	8009a4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a16:	4b10      	ldr	r3, [pc, #64]	; (8009a58 <prvInsertTimerInActiveList+0x7c>)
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	3304      	adds	r3, #4
 8009a1e:	4619      	mov	r1, r3
 8009a20:	4610      	mov	r0, r2
 8009a22:	f7fe f8f7 	bl	8007c14 <vListInsert>
 8009a26:	e012      	b.n	8009a4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d206      	bcs.n	8009a3e <prvInsertTimerInActiveList+0x62>
 8009a30:	68ba      	ldr	r2, [r7, #8]
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d302      	bcc.n	8009a3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	617b      	str	r3, [r7, #20]
 8009a3c:	e007      	b.n	8009a4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a3e:	4b07      	ldr	r3, [pc, #28]	; (8009a5c <prvInsertTimerInActiveList+0x80>)
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	3304      	adds	r3, #4
 8009a46:	4619      	mov	r1, r3
 8009a48:	4610      	mov	r0, r2
 8009a4a:	f7fe f8e3 	bl	8007c14 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a4e:	697b      	ldr	r3, [r7, #20]
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	200012fc 	.word	0x200012fc
 8009a5c:	200012f8 	.word	0x200012f8

08009a60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b08e      	sub	sp, #56	; 0x38
 8009a64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a66:	e09d      	b.n	8009ba4 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	da18      	bge.n	8009aa0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009a6e:	1d3b      	adds	r3, r7, #4
 8009a70:	3304      	adds	r3, #4
 8009a72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10a      	bne.n	8009a90 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7e:	f383 8811 	msr	BASEPRI, r3
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	f3bf 8f4f 	dsb	sy
 8009a8a:	61fb      	str	r3, [r7, #28]
}
 8009a8c:	bf00      	nop
 8009a8e:	e7fe      	b.n	8009a8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a96:	6850      	ldr	r0, [r2, #4]
 8009a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a9a:	6892      	ldr	r2, [r2, #8]
 8009a9c:	4611      	mov	r1, r2
 8009a9e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	db7e      	blt.n	8009ba4 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aac:	695b      	ldr	r3, [r3, #20]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d004      	beq.n	8009abc <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab4:	3304      	adds	r3, #4
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f7fe f8e4 	bl	8007c84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009abc:	463b      	mov	r3, r7
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7ff ff6c 	bl	800999c <prvSampleTimeNow>
 8009ac4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2b09      	cmp	r3, #9
 8009aca:	d86a      	bhi.n	8009ba2 <prvProcessReceivedCommands+0x142>
 8009acc:	a201      	add	r2, pc, #4	; (adr r2, 8009ad4 <prvProcessReceivedCommands+0x74>)
 8009ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad2:	bf00      	nop
 8009ad4:	08009afd 	.word	0x08009afd
 8009ad8:	08009afd 	.word	0x08009afd
 8009adc:	08009afd 	.word	0x08009afd
 8009ae0:	08009ba5 	.word	0x08009ba5
 8009ae4:	08009b59 	.word	0x08009b59
 8009ae8:	08009b91 	.word	0x08009b91
 8009aec:	08009afd 	.word	0x08009afd
 8009af0:	08009afd 	.word	0x08009afd
 8009af4:	08009ba5 	.word	0x08009ba5
 8009af8:	08009b59 	.word	0x08009b59
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009afc:	68ba      	ldr	r2, [r7, #8]
 8009afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b00:	699b      	ldr	r3, [r3, #24]
 8009b02:	18d1      	adds	r1, r2, r3
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b0a:	f7ff ff67 	bl	80099dc <prvInsertTimerInActiveList>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d047      	beq.n	8009ba4 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b1a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b1e:	69db      	ldr	r3, [r3, #28]
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d13f      	bne.n	8009ba4 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b24:	68ba      	ldr	r2, [r7, #8]
 8009b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b28:	699b      	ldr	r3, [r3, #24]
 8009b2a:	441a      	add	r2, r3
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	9300      	str	r3, [sp, #0]
 8009b30:	2300      	movs	r3, #0
 8009b32:	2100      	movs	r1, #0
 8009b34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b36:	f7ff fe1f 	bl	8009778 <xTimerGenericCommand>
 8009b3a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009b3c:	6a3b      	ldr	r3, [r7, #32]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d130      	bne.n	8009ba4 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8009b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b46:	f383 8811 	msr	BASEPRI, r3
 8009b4a:	f3bf 8f6f 	isb	sy
 8009b4e:	f3bf 8f4f 	dsb	sy
 8009b52:	61bb      	str	r3, [r7, #24]
}
 8009b54:	bf00      	nop
 8009b56:	e7fe      	b.n	8009b56 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b58:	68ba      	ldr	r2, [r7, #8]
 8009b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b5c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b60:	699b      	ldr	r3, [r3, #24]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d10a      	bne.n	8009b7c <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8009b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b6a:	f383 8811 	msr	BASEPRI, r3
 8009b6e:	f3bf 8f6f 	isb	sy
 8009b72:	f3bf 8f4f 	dsb	sy
 8009b76:	617b      	str	r3, [r7, #20]
}
 8009b78:	bf00      	nop
 8009b7a:	e7fe      	b.n	8009b7a <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b7e:	699a      	ldr	r2, [r3, #24]
 8009b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b82:	18d1      	adds	r1, r2, r3
 8009b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b8a:	f7ff ff27 	bl	80099dc <prvInsertTimerInActiveList>
					break;
 8009b8e:	e009      	b.n	8009ba4 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b92:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d104      	bne.n	8009ba4 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8009b9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b9c:	f000 fb6a 	bl	800a274 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009ba0:	e000      	b.n	8009ba4 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 8009ba2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009ba4:	4b07      	ldr	r3, [pc, #28]	; (8009bc4 <prvProcessReceivedCommands+0x164>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	1d39      	adds	r1, r7, #4
 8009baa:	2200      	movs	r2, #0
 8009bac:	4618      	mov	r0, r3
 8009bae:	f7fe fb69 	bl	8008284 <xQueueReceive>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f47f af57 	bne.w	8009a68 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009bba:	bf00      	nop
 8009bbc:	bf00      	nop
 8009bbe:	3730      	adds	r7, #48	; 0x30
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	20001300 	.word	0x20001300

08009bc8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b088      	sub	sp, #32
 8009bcc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009bce:	e045      	b.n	8009c5c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009bd0:	4b2c      	ldr	r3, [pc, #176]	; (8009c84 <prvSwitchTimerLists+0xbc>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68db      	ldr	r3, [r3, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009bda:	4b2a      	ldr	r3, [pc, #168]	; (8009c84 <prvSwitchTimerLists+0xbc>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	68db      	ldr	r3, [r3, #12]
 8009be0:	68db      	ldr	r3, [r3, #12]
 8009be2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	3304      	adds	r3, #4
 8009be8:	4618      	mov	r0, r3
 8009bea:	f7fe f84b 	bl	8007c84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bf2:	68f8      	ldr	r0, [r7, #12]
 8009bf4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	69db      	ldr	r3, [r3, #28]
 8009bfa:	2b01      	cmp	r3, #1
 8009bfc:	d12e      	bne.n	8009c5c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	699b      	ldr	r3, [r3, #24]
 8009c02:	693a      	ldr	r2, [r7, #16]
 8009c04:	4413      	add	r3, r2
 8009c06:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009c08:	68ba      	ldr	r2, [r7, #8]
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	d90e      	bls.n	8009c2e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	68ba      	ldr	r2, [r7, #8]
 8009c14:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	68fa      	ldr	r2, [r7, #12]
 8009c1a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c1c:	4b19      	ldr	r3, [pc, #100]	; (8009c84 <prvSwitchTimerLists+0xbc>)
 8009c1e:	681a      	ldr	r2, [r3, #0]
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	3304      	adds	r3, #4
 8009c24:	4619      	mov	r1, r3
 8009c26:	4610      	mov	r0, r2
 8009c28:	f7fd fff4 	bl	8007c14 <vListInsert>
 8009c2c:	e016      	b.n	8009c5c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c2e:	2300      	movs	r3, #0
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	2300      	movs	r3, #0
 8009c34:	693a      	ldr	r2, [r7, #16]
 8009c36:	2100      	movs	r1, #0
 8009c38:	68f8      	ldr	r0, [r7, #12]
 8009c3a:	f7ff fd9d 	bl	8009778 <xTimerGenericCommand>
 8009c3e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d10a      	bne.n	8009c5c <prvSwitchTimerLists+0x94>
	__asm volatile
 8009c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c4a:	f383 8811 	msr	BASEPRI, r3
 8009c4e:	f3bf 8f6f 	isb	sy
 8009c52:	f3bf 8f4f 	dsb	sy
 8009c56:	603b      	str	r3, [r7, #0]
}
 8009c58:	bf00      	nop
 8009c5a:	e7fe      	b.n	8009c5a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c5c:	4b09      	ldr	r3, [pc, #36]	; (8009c84 <prvSwitchTimerLists+0xbc>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d1b4      	bne.n	8009bd0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009c66:	4b07      	ldr	r3, [pc, #28]	; (8009c84 <prvSwitchTimerLists+0xbc>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009c6c:	4b06      	ldr	r3, [pc, #24]	; (8009c88 <prvSwitchTimerLists+0xc0>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a04      	ldr	r2, [pc, #16]	; (8009c84 <prvSwitchTimerLists+0xbc>)
 8009c72:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009c74:	4a04      	ldr	r2, [pc, #16]	; (8009c88 <prvSwitchTimerLists+0xc0>)
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	6013      	str	r3, [r2, #0]
}
 8009c7a:	bf00      	nop
 8009c7c:	3718      	adds	r7, #24
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}
 8009c82:	bf00      	nop
 8009c84:	200012f8 	.word	0x200012f8
 8009c88:	200012fc 	.word	0x200012fc

08009c8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b082      	sub	sp, #8
 8009c90:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009c92:	f000 f92b 	bl	8009eec <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009c96:	4b15      	ldr	r3, [pc, #84]	; (8009cec <prvCheckForValidListAndQueue+0x60>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d120      	bne.n	8009ce0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009c9e:	4814      	ldr	r0, [pc, #80]	; (8009cf0 <prvCheckForValidListAndQueue+0x64>)
 8009ca0:	f7fd ff6a 	bl	8007b78 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009ca4:	4813      	ldr	r0, [pc, #76]	; (8009cf4 <prvCheckForValidListAndQueue+0x68>)
 8009ca6:	f7fd ff67 	bl	8007b78 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009caa:	4b13      	ldr	r3, [pc, #76]	; (8009cf8 <prvCheckForValidListAndQueue+0x6c>)
 8009cac:	4a10      	ldr	r2, [pc, #64]	; (8009cf0 <prvCheckForValidListAndQueue+0x64>)
 8009cae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009cb0:	4b12      	ldr	r3, [pc, #72]	; (8009cfc <prvCheckForValidListAndQueue+0x70>)
 8009cb2:	4a10      	ldr	r2, [pc, #64]	; (8009cf4 <prvCheckForValidListAndQueue+0x68>)
 8009cb4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	9300      	str	r3, [sp, #0]
 8009cba:	4b11      	ldr	r3, [pc, #68]	; (8009d00 <prvCheckForValidListAndQueue+0x74>)
 8009cbc:	4a11      	ldr	r2, [pc, #68]	; (8009d04 <prvCheckForValidListAndQueue+0x78>)
 8009cbe:	2110      	movs	r1, #16
 8009cc0:	200a      	movs	r0, #10
 8009cc2:	f7fe f871 	bl	8007da8 <xQueueGenericCreateStatic>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	4a08      	ldr	r2, [pc, #32]	; (8009cec <prvCheckForValidListAndQueue+0x60>)
 8009cca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009ccc:	4b07      	ldr	r3, [pc, #28]	; (8009cec <prvCheckForValidListAndQueue+0x60>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d005      	beq.n	8009ce0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009cd4:	4b05      	ldr	r3, [pc, #20]	; (8009cec <prvCheckForValidListAndQueue+0x60>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	490b      	ldr	r1, [pc, #44]	; (8009d08 <prvCheckForValidListAndQueue+0x7c>)
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7fe fcc2 	bl	8008664 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ce0:	f000 f934 	bl	8009f4c <vPortExitCritical>
}
 8009ce4:	bf00      	nop
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}
 8009cea:	bf00      	nop
 8009cec:	20001300 	.word	0x20001300
 8009cf0:	200012d0 	.word	0x200012d0
 8009cf4:	200012e4 	.word	0x200012e4
 8009cf8:	200012f8 	.word	0x200012f8
 8009cfc:	200012fc 	.word	0x200012fc
 8009d00:	200013ac 	.word	0x200013ac
 8009d04:	2000130c 	.word	0x2000130c
 8009d08:	0800e768 	.word	0x0800e768

08009d0c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b085      	sub	sp, #20
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	60f8      	str	r0, [r7, #12]
 8009d14:	60b9      	str	r1, [r7, #8]
 8009d16:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	3b04      	subs	r3, #4
 8009d1c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009d24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	3b04      	subs	r3, #4
 8009d2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	f023 0201 	bic.w	r2, r3, #1
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	3b04      	subs	r3, #4
 8009d3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d3c:	4a08      	ldr	r2, [pc, #32]	; (8009d60 <pxPortInitialiseStack+0x54>)
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	3b14      	subs	r3, #20
 8009d46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	3b20      	subs	r3, #32
 8009d52:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d54:	68fb      	ldr	r3, [r7, #12]
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3714      	adds	r7, #20
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bc80      	pop	{r7}
 8009d5e:	4770      	bx	lr
 8009d60:	08009d65 	.word	0x08009d65

08009d64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d64:	b480      	push	{r7}
 8009d66:	b085      	sub	sp, #20
 8009d68:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d6e:	4b12      	ldr	r3, [pc, #72]	; (8009db8 <prvTaskExitError+0x54>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d76:	d00a      	beq.n	8009d8e <prvTaskExitError+0x2a>
	__asm volatile
 8009d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d7c:	f383 8811 	msr	BASEPRI, r3
 8009d80:	f3bf 8f6f 	isb	sy
 8009d84:	f3bf 8f4f 	dsb	sy
 8009d88:	60fb      	str	r3, [r7, #12]
}
 8009d8a:	bf00      	nop
 8009d8c:	e7fe      	b.n	8009d8c <prvTaskExitError+0x28>
	__asm volatile
 8009d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d92:	f383 8811 	msr	BASEPRI, r3
 8009d96:	f3bf 8f6f 	isb	sy
 8009d9a:	f3bf 8f4f 	dsb	sy
 8009d9e:	60bb      	str	r3, [r7, #8]
}
 8009da0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009da2:	bf00      	nop
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d0fc      	beq.n	8009da4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009daa:	bf00      	nop
 8009dac:	bf00      	nop
 8009dae:	3714      	adds	r7, #20
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bc80      	pop	{r7}
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop
 8009db8:	200000b4 	.word	0x200000b4
 8009dbc:	00000000 	.word	0x00000000

08009dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009dc0:	4b07      	ldr	r3, [pc, #28]	; (8009de0 <pxCurrentTCBConst2>)
 8009dc2:	6819      	ldr	r1, [r3, #0]
 8009dc4:	6808      	ldr	r0, [r1, #0]
 8009dc6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009dca:	f380 8809 	msr	PSP, r0
 8009dce:	f3bf 8f6f 	isb	sy
 8009dd2:	f04f 0000 	mov.w	r0, #0
 8009dd6:	f380 8811 	msr	BASEPRI, r0
 8009dda:	f04e 0e0d 	orr.w	lr, lr, #13
 8009dde:	4770      	bx	lr

08009de0 <pxCurrentTCBConst2>:
 8009de0:	20000dd0 	.word	0x20000dd0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009de4:	bf00      	nop
 8009de6:	bf00      	nop

08009de8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009de8:	4806      	ldr	r0, [pc, #24]	; (8009e04 <prvPortStartFirstTask+0x1c>)
 8009dea:	6800      	ldr	r0, [r0, #0]
 8009dec:	6800      	ldr	r0, [r0, #0]
 8009dee:	f380 8808 	msr	MSP, r0
 8009df2:	b662      	cpsie	i
 8009df4:	b661      	cpsie	f
 8009df6:	f3bf 8f4f 	dsb	sy
 8009dfa:	f3bf 8f6f 	isb	sy
 8009dfe:	df00      	svc	0
 8009e00:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009e02:	bf00      	nop
 8009e04:	e000ed08 	.word	0xe000ed08

08009e08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e0e:	4b32      	ldr	r3, [pc, #200]	; (8009ed8 <xPortStartScheduler+0xd0>)
 8009e10:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	22ff      	movs	r2, #255	; 0xff
 8009e1e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	781b      	ldrb	r3, [r3, #0]
 8009e24:	b2db      	uxtb	r3, r3
 8009e26:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e28:	78fb      	ldrb	r3, [r7, #3]
 8009e2a:	b2db      	uxtb	r3, r3
 8009e2c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009e30:	b2da      	uxtb	r2, r3
 8009e32:	4b2a      	ldr	r3, [pc, #168]	; (8009edc <xPortStartScheduler+0xd4>)
 8009e34:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e36:	4b2a      	ldr	r3, [pc, #168]	; (8009ee0 <xPortStartScheduler+0xd8>)
 8009e38:	2207      	movs	r2, #7
 8009e3a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e3c:	e009      	b.n	8009e52 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009e3e:	4b28      	ldr	r3, [pc, #160]	; (8009ee0 <xPortStartScheduler+0xd8>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	3b01      	subs	r3, #1
 8009e44:	4a26      	ldr	r2, [pc, #152]	; (8009ee0 <xPortStartScheduler+0xd8>)
 8009e46:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e48:	78fb      	ldrb	r3, [r7, #3]
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	005b      	lsls	r3, r3, #1
 8009e4e:	b2db      	uxtb	r3, r3
 8009e50:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e52:	78fb      	ldrb	r3, [r7, #3]
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e5a:	2b80      	cmp	r3, #128	; 0x80
 8009e5c:	d0ef      	beq.n	8009e3e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e5e:	4b20      	ldr	r3, [pc, #128]	; (8009ee0 <xPortStartScheduler+0xd8>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f1c3 0307 	rsb	r3, r3, #7
 8009e66:	2b04      	cmp	r3, #4
 8009e68:	d00a      	beq.n	8009e80 <xPortStartScheduler+0x78>
	__asm volatile
 8009e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e6e:	f383 8811 	msr	BASEPRI, r3
 8009e72:	f3bf 8f6f 	isb	sy
 8009e76:	f3bf 8f4f 	dsb	sy
 8009e7a:	60bb      	str	r3, [r7, #8]
}
 8009e7c:	bf00      	nop
 8009e7e:	e7fe      	b.n	8009e7e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009e80:	4b17      	ldr	r3, [pc, #92]	; (8009ee0 <xPortStartScheduler+0xd8>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	021b      	lsls	r3, r3, #8
 8009e86:	4a16      	ldr	r2, [pc, #88]	; (8009ee0 <xPortStartScheduler+0xd8>)
 8009e88:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009e8a:	4b15      	ldr	r3, [pc, #84]	; (8009ee0 <xPortStartScheduler+0xd8>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009e92:	4a13      	ldr	r2, [pc, #76]	; (8009ee0 <xPortStartScheduler+0xd8>)
 8009e94:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	b2da      	uxtb	r2, r3
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009e9e:	4b11      	ldr	r3, [pc, #68]	; (8009ee4 <xPortStartScheduler+0xdc>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a10      	ldr	r2, [pc, #64]	; (8009ee4 <xPortStartScheduler+0xdc>)
 8009ea4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009ea8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009eaa:	4b0e      	ldr	r3, [pc, #56]	; (8009ee4 <xPortStartScheduler+0xdc>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	4a0d      	ldr	r2, [pc, #52]	; (8009ee4 <xPortStartScheduler+0xdc>)
 8009eb0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009eb4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009eb6:	f000 f8b9 	bl	800a02c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009eba:	4b0b      	ldr	r3, [pc, #44]	; (8009ee8 <xPortStartScheduler+0xe0>)
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009ec0:	f7ff ff92 	bl	8009de8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009ec4:	f7fe ffd4 	bl	8008e70 <vTaskSwitchContext>
	prvTaskExitError();
 8009ec8:	f7ff ff4c 	bl	8009d64 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009ecc:	2300      	movs	r3, #0
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3710      	adds	r7, #16
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	e000e400 	.word	0xe000e400
 8009edc:	200013fc 	.word	0x200013fc
 8009ee0:	20001400 	.word	0x20001400
 8009ee4:	e000ed20 	.word	0xe000ed20
 8009ee8:	200000b4 	.word	0x200000b4

08009eec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009eec:	b480      	push	{r7}
 8009eee:	b083      	sub	sp, #12
 8009ef0:	af00      	add	r7, sp, #0
	__asm volatile
 8009ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ef6:	f383 8811 	msr	BASEPRI, r3
 8009efa:	f3bf 8f6f 	isb	sy
 8009efe:	f3bf 8f4f 	dsb	sy
 8009f02:	607b      	str	r3, [r7, #4]
}
 8009f04:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f06:	4b0f      	ldr	r3, [pc, #60]	; (8009f44 <vPortEnterCritical+0x58>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	4a0d      	ldr	r2, [pc, #52]	; (8009f44 <vPortEnterCritical+0x58>)
 8009f0e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f10:	4b0c      	ldr	r3, [pc, #48]	; (8009f44 <vPortEnterCritical+0x58>)
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d10f      	bne.n	8009f38 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f18:	4b0b      	ldr	r3, [pc, #44]	; (8009f48 <vPortEnterCritical+0x5c>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	b2db      	uxtb	r3, r3
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d00a      	beq.n	8009f38 <vPortEnterCritical+0x4c>
	__asm volatile
 8009f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f26:	f383 8811 	msr	BASEPRI, r3
 8009f2a:	f3bf 8f6f 	isb	sy
 8009f2e:	f3bf 8f4f 	dsb	sy
 8009f32:	603b      	str	r3, [r7, #0]
}
 8009f34:	bf00      	nop
 8009f36:	e7fe      	b.n	8009f36 <vPortEnterCritical+0x4a>
	}
}
 8009f38:	bf00      	nop
 8009f3a:	370c      	adds	r7, #12
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bc80      	pop	{r7}
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	200000b4 	.word	0x200000b4
 8009f48:	e000ed04 	.word	0xe000ed04

08009f4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b083      	sub	sp, #12
 8009f50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009f52:	4b11      	ldr	r3, [pc, #68]	; (8009f98 <vPortExitCritical+0x4c>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d10a      	bne.n	8009f70 <vPortExitCritical+0x24>
	__asm volatile
 8009f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f5e:	f383 8811 	msr	BASEPRI, r3
 8009f62:	f3bf 8f6f 	isb	sy
 8009f66:	f3bf 8f4f 	dsb	sy
 8009f6a:	607b      	str	r3, [r7, #4]
}
 8009f6c:	bf00      	nop
 8009f6e:	e7fe      	b.n	8009f6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009f70:	4b09      	ldr	r3, [pc, #36]	; (8009f98 <vPortExitCritical+0x4c>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	3b01      	subs	r3, #1
 8009f76:	4a08      	ldr	r2, [pc, #32]	; (8009f98 <vPortExitCritical+0x4c>)
 8009f78:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009f7a:	4b07      	ldr	r3, [pc, #28]	; (8009f98 <vPortExitCritical+0x4c>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d105      	bne.n	8009f8e <vPortExitCritical+0x42>
 8009f82:	2300      	movs	r3, #0
 8009f84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	f383 8811 	msr	BASEPRI, r3
}
 8009f8c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009f8e:	bf00      	nop
 8009f90:	370c      	adds	r7, #12
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bc80      	pop	{r7}
 8009f96:	4770      	bx	lr
 8009f98:	200000b4 	.word	0x200000b4
 8009f9c:	00000000 	.word	0x00000000

08009fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009fa0:	f3ef 8009 	mrs	r0, PSP
 8009fa4:	f3bf 8f6f 	isb	sy
 8009fa8:	4b0d      	ldr	r3, [pc, #52]	; (8009fe0 <pxCurrentTCBConst>)
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009fb0:	6010      	str	r0, [r2, #0]
 8009fb2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009fb6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009fba:	f380 8811 	msr	BASEPRI, r0
 8009fbe:	f7fe ff57 	bl	8008e70 <vTaskSwitchContext>
 8009fc2:	f04f 0000 	mov.w	r0, #0
 8009fc6:	f380 8811 	msr	BASEPRI, r0
 8009fca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009fce:	6819      	ldr	r1, [r3, #0]
 8009fd0:	6808      	ldr	r0, [r1, #0]
 8009fd2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009fd6:	f380 8809 	msr	PSP, r0
 8009fda:	f3bf 8f6f 	isb	sy
 8009fde:	4770      	bx	lr

08009fe0 <pxCurrentTCBConst>:
 8009fe0:	20000dd0 	.word	0x20000dd0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009fe4:	bf00      	nop
 8009fe6:	bf00      	nop

08009fe8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b082      	sub	sp, #8
 8009fec:	af00      	add	r7, sp, #0
	__asm volatile
 8009fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff2:	f383 8811 	msr	BASEPRI, r3
 8009ff6:	f3bf 8f6f 	isb	sy
 8009ffa:	f3bf 8f4f 	dsb	sy
 8009ffe:	607b      	str	r3, [r7, #4]
}
 800a000:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a002:	f7fe fe77 	bl	8008cf4 <xTaskIncrementTick>
 800a006:	4603      	mov	r3, r0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d003      	beq.n	800a014 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a00c:	4b06      	ldr	r3, [pc, #24]	; (800a028 <SysTick_Handler+0x40>)
 800a00e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a012:	601a      	str	r2, [r3, #0]
 800a014:	2300      	movs	r3, #0
 800a016:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	f383 8811 	msr	BASEPRI, r3
}
 800a01e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a020:	bf00      	nop
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}
 800a028:	e000ed04 	.word	0xe000ed04

0800a02c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a02c:	b480      	push	{r7}
 800a02e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a030:	4b0a      	ldr	r3, [pc, #40]	; (800a05c <vPortSetupTimerInterrupt+0x30>)
 800a032:	2200      	movs	r2, #0
 800a034:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a036:	4b0a      	ldr	r3, [pc, #40]	; (800a060 <vPortSetupTimerInterrupt+0x34>)
 800a038:	2200      	movs	r2, #0
 800a03a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a03c:	4b09      	ldr	r3, [pc, #36]	; (800a064 <vPortSetupTimerInterrupt+0x38>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a09      	ldr	r2, [pc, #36]	; (800a068 <vPortSetupTimerInterrupt+0x3c>)
 800a042:	fba2 2303 	umull	r2, r3, r2, r3
 800a046:	099b      	lsrs	r3, r3, #6
 800a048:	4a08      	ldr	r2, [pc, #32]	; (800a06c <vPortSetupTimerInterrupt+0x40>)
 800a04a:	3b01      	subs	r3, #1
 800a04c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a04e:	4b03      	ldr	r3, [pc, #12]	; (800a05c <vPortSetupTimerInterrupt+0x30>)
 800a050:	2207      	movs	r2, #7
 800a052:	601a      	str	r2, [r3, #0]
}
 800a054:	bf00      	nop
 800a056:	46bd      	mov	sp, r7
 800a058:	bc80      	pop	{r7}
 800a05a:	4770      	bx	lr
 800a05c:	e000e010 	.word	0xe000e010
 800a060:	e000e018 	.word	0xe000e018
 800a064:	2000006c 	.word	0x2000006c
 800a068:	10624dd3 	.word	0x10624dd3
 800a06c:	e000e014 	.word	0xe000e014

0800a070 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a070:	b480      	push	{r7}
 800a072:	b085      	sub	sp, #20
 800a074:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a076:	f3ef 8305 	mrs	r3, IPSR
 800a07a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	2b0f      	cmp	r3, #15
 800a080:	d914      	bls.n	800a0ac <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a082:	4a16      	ldr	r2, [pc, #88]	; (800a0dc <vPortValidateInterruptPriority+0x6c>)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	4413      	add	r3, r2
 800a088:	781b      	ldrb	r3, [r3, #0]
 800a08a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a08c:	4b14      	ldr	r3, [pc, #80]	; (800a0e0 <vPortValidateInterruptPriority+0x70>)
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	7afa      	ldrb	r2, [r7, #11]
 800a092:	429a      	cmp	r2, r3
 800a094:	d20a      	bcs.n	800a0ac <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a09a:	f383 8811 	msr	BASEPRI, r3
 800a09e:	f3bf 8f6f 	isb	sy
 800a0a2:	f3bf 8f4f 	dsb	sy
 800a0a6:	607b      	str	r3, [r7, #4]
}
 800a0a8:	bf00      	nop
 800a0aa:	e7fe      	b.n	800a0aa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a0ac:	4b0d      	ldr	r3, [pc, #52]	; (800a0e4 <vPortValidateInterruptPriority+0x74>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a0b4:	4b0c      	ldr	r3, [pc, #48]	; (800a0e8 <vPortValidateInterruptPriority+0x78>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d90a      	bls.n	800a0d2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a0bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c0:	f383 8811 	msr	BASEPRI, r3
 800a0c4:	f3bf 8f6f 	isb	sy
 800a0c8:	f3bf 8f4f 	dsb	sy
 800a0cc:	603b      	str	r3, [r7, #0]
}
 800a0ce:	bf00      	nop
 800a0d0:	e7fe      	b.n	800a0d0 <vPortValidateInterruptPriority+0x60>
	}
 800a0d2:	bf00      	nop
 800a0d4:	3714      	adds	r7, #20
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bc80      	pop	{r7}
 800a0da:	4770      	bx	lr
 800a0dc:	e000e3f0 	.word	0xe000e3f0
 800a0e0:	200013fc 	.word	0x200013fc
 800a0e4:	e000ed0c 	.word	0xe000ed0c
 800a0e8:	20001400 	.word	0x20001400

0800a0ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b08a      	sub	sp, #40	; 0x28
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a0f8:	f7fe fd42 	bl	8008b80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a0fc:	4b58      	ldr	r3, [pc, #352]	; (800a260 <pvPortMalloc+0x174>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d101      	bne.n	800a108 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a104:	f000 f910 	bl	800a328 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a108:	4b56      	ldr	r3, [pc, #344]	; (800a264 <pvPortMalloc+0x178>)
 800a10a:	681a      	ldr	r2, [r3, #0]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4013      	ands	r3, r2
 800a110:	2b00      	cmp	r3, #0
 800a112:	f040 808e 	bne.w	800a232 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d01d      	beq.n	800a158 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a11c:	2208      	movs	r2, #8
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	4413      	add	r3, r2
 800a122:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f003 0307 	and.w	r3, r3, #7
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d014      	beq.n	800a158 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	f023 0307 	bic.w	r3, r3, #7
 800a134:	3308      	adds	r3, #8
 800a136:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f003 0307 	and.w	r3, r3, #7
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00a      	beq.n	800a158 <pvPortMalloc+0x6c>
	__asm volatile
 800a142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a146:	f383 8811 	msr	BASEPRI, r3
 800a14a:	f3bf 8f6f 	isb	sy
 800a14e:	f3bf 8f4f 	dsb	sy
 800a152:	617b      	str	r3, [r7, #20]
}
 800a154:	bf00      	nop
 800a156:	e7fe      	b.n	800a156 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d069      	beq.n	800a232 <pvPortMalloc+0x146>
 800a15e:	4b42      	ldr	r3, [pc, #264]	; (800a268 <pvPortMalloc+0x17c>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	687a      	ldr	r2, [r7, #4]
 800a164:	429a      	cmp	r2, r3
 800a166:	d864      	bhi.n	800a232 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a168:	4b40      	ldr	r3, [pc, #256]	; (800a26c <pvPortMalloc+0x180>)
 800a16a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a16c:	4b3f      	ldr	r3, [pc, #252]	; (800a26c <pvPortMalloc+0x180>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a172:	e004      	b.n	800a17e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a176:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a180:	685b      	ldr	r3, [r3, #4]
 800a182:	687a      	ldr	r2, [r7, #4]
 800a184:	429a      	cmp	r2, r3
 800a186:	d903      	bls.n	800a190 <pvPortMalloc+0xa4>
 800a188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d1f1      	bne.n	800a174 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a190:	4b33      	ldr	r3, [pc, #204]	; (800a260 <pvPortMalloc+0x174>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a196:	429a      	cmp	r2, r3
 800a198:	d04b      	beq.n	800a232 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a19a:	6a3b      	ldr	r3, [r7, #32]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	2208      	movs	r2, #8
 800a1a0:	4413      	add	r3, r2
 800a1a2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	6a3b      	ldr	r3, [r7, #32]
 800a1aa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ae:	685a      	ldr	r2, [r3, #4]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	1ad2      	subs	r2, r2, r3
 800a1b4:	2308      	movs	r3, #8
 800a1b6:	005b      	lsls	r3, r3, #1
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d91f      	bls.n	800a1fc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a1bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4413      	add	r3, r2
 800a1c2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	f003 0307 	and.w	r3, r3, #7
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d00a      	beq.n	800a1e4 <pvPortMalloc+0xf8>
	__asm volatile
 800a1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d2:	f383 8811 	msr	BASEPRI, r3
 800a1d6:	f3bf 8f6f 	isb	sy
 800a1da:	f3bf 8f4f 	dsb	sy
 800a1de:	613b      	str	r3, [r7, #16]
}
 800a1e0:	bf00      	nop
 800a1e2:	e7fe      	b.n	800a1e2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e6:	685a      	ldr	r2, [r3, #4]
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	1ad2      	subs	r2, r2, r3
 800a1ec:	69bb      	ldr	r3, [r7, #24]
 800a1ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1f2:	687a      	ldr	r2, [r7, #4]
 800a1f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a1f6:	69b8      	ldr	r0, [r7, #24]
 800a1f8:	f000 f8f8 	bl	800a3ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a1fc:	4b1a      	ldr	r3, [pc, #104]	; (800a268 <pvPortMalloc+0x17c>)
 800a1fe:	681a      	ldr	r2, [r3, #0]
 800a200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a202:	685b      	ldr	r3, [r3, #4]
 800a204:	1ad3      	subs	r3, r2, r3
 800a206:	4a18      	ldr	r2, [pc, #96]	; (800a268 <pvPortMalloc+0x17c>)
 800a208:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a20a:	4b17      	ldr	r3, [pc, #92]	; (800a268 <pvPortMalloc+0x17c>)
 800a20c:	681a      	ldr	r2, [r3, #0]
 800a20e:	4b18      	ldr	r3, [pc, #96]	; (800a270 <pvPortMalloc+0x184>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	429a      	cmp	r2, r3
 800a214:	d203      	bcs.n	800a21e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a216:	4b14      	ldr	r3, [pc, #80]	; (800a268 <pvPortMalloc+0x17c>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a15      	ldr	r2, [pc, #84]	; (800a270 <pvPortMalloc+0x184>)
 800a21c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a21e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a220:	685a      	ldr	r2, [r3, #4]
 800a222:	4b10      	ldr	r3, [pc, #64]	; (800a264 <pvPortMalloc+0x178>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	431a      	orrs	r2, r3
 800a228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a22a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a22e:	2200      	movs	r2, #0
 800a230:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a232:	f7fe fcb3 	bl	8008b9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a236:	69fb      	ldr	r3, [r7, #28]
 800a238:	f003 0307 	and.w	r3, r3, #7
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d00a      	beq.n	800a256 <pvPortMalloc+0x16a>
	__asm volatile
 800a240:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a244:	f383 8811 	msr	BASEPRI, r3
 800a248:	f3bf 8f6f 	isb	sy
 800a24c:	f3bf 8f4f 	dsb	sy
 800a250:	60fb      	str	r3, [r7, #12]
}
 800a252:	bf00      	nop
 800a254:	e7fe      	b.n	800a254 <pvPortMalloc+0x168>
	return pvReturn;
 800a256:	69fb      	ldr	r3, [r7, #28]
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3728      	adds	r7, #40	; 0x28
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	2000240c 	.word	0x2000240c
 800a264:	20002418 	.word	0x20002418
 800a268:	20002410 	.word	0x20002410
 800a26c:	20002404 	.word	0x20002404
 800a270:	20002414 	.word	0x20002414

0800a274 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b086      	sub	sp, #24
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d048      	beq.n	800a318 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a286:	2308      	movs	r3, #8
 800a288:	425b      	negs	r3, r3
 800a28a:	697a      	ldr	r2, [r7, #20]
 800a28c:	4413      	add	r3, r2
 800a28e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a290:	697b      	ldr	r3, [r7, #20]
 800a292:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	685a      	ldr	r2, [r3, #4]
 800a298:	4b21      	ldr	r3, [pc, #132]	; (800a320 <vPortFree+0xac>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4013      	ands	r3, r2
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d10a      	bne.n	800a2b8 <vPortFree+0x44>
	__asm volatile
 800a2a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a6:	f383 8811 	msr	BASEPRI, r3
 800a2aa:	f3bf 8f6f 	isb	sy
 800a2ae:	f3bf 8f4f 	dsb	sy
 800a2b2:	60fb      	str	r3, [r7, #12]
}
 800a2b4:	bf00      	nop
 800a2b6:	e7fe      	b.n	800a2b6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d00a      	beq.n	800a2d6 <vPortFree+0x62>
	__asm volatile
 800a2c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c4:	f383 8811 	msr	BASEPRI, r3
 800a2c8:	f3bf 8f6f 	isb	sy
 800a2cc:	f3bf 8f4f 	dsb	sy
 800a2d0:	60bb      	str	r3, [r7, #8]
}
 800a2d2:	bf00      	nop
 800a2d4:	e7fe      	b.n	800a2d4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	685a      	ldr	r2, [r3, #4]
 800a2da:	4b11      	ldr	r3, [pc, #68]	; (800a320 <vPortFree+0xac>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4013      	ands	r3, r2
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d019      	beq.n	800a318 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d115      	bne.n	800a318 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	685a      	ldr	r2, [r3, #4]
 800a2f0:	4b0b      	ldr	r3, [pc, #44]	; (800a320 <vPortFree+0xac>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	43db      	mvns	r3, r3
 800a2f6:	401a      	ands	r2, r3
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a2fc:	f7fe fc40 	bl	8008b80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	685a      	ldr	r2, [r3, #4]
 800a304:	4b07      	ldr	r3, [pc, #28]	; (800a324 <vPortFree+0xb0>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4413      	add	r3, r2
 800a30a:	4a06      	ldr	r2, [pc, #24]	; (800a324 <vPortFree+0xb0>)
 800a30c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a30e:	6938      	ldr	r0, [r7, #16]
 800a310:	f000 f86c 	bl	800a3ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a314:	f7fe fc42 	bl	8008b9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a318:	bf00      	nop
 800a31a:	3718      	adds	r7, #24
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}
 800a320:	20002418 	.word	0x20002418
 800a324:	20002410 	.word	0x20002410

0800a328 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a328:	b480      	push	{r7}
 800a32a:	b085      	sub	sp, #20
 800a32c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a32e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a332:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a334:	4b27      	ldr	r3, [pc, #156]	; (800a3d4 <prvHeapInit+0xac>)
 800a336:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	f003 0307 	and.w	r3, r3, #7
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d00c      	beq.n	800a35c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	3307      	adds	r3, #7
 800a346:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f023 0307 	bic.w	r3, r3, #7
 800a34e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	1ad3      	subs	r3, r2, r3
 800a356:	4a1f      	ldr	r2, [pc, #124]	; (800a3d4 <prvHeapInit+0xac>)
 800a358:	4413      	add	r3, r2
 800a35a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a360:	4a1d      	ldr	r2, [pc, #116]	; (800a3d8 <prvHeapInit+0xb0>)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a366:	4b1c      	ldr	r3, [pc, #112]	; (800a3d8 <prvHeapInit+0xb0>)
 800a368:	2200      	movs	r2, #0
 800a36a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	68ba      	ldr	r2, [r7, #8]
 800a370:	4413      	add	r3, r2
 800a372:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a374:	2208      	movs	r2, #8
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	1a9b      	subs	r3, r3, r2
 800a37a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f023 0307 	bic.w	r3, r3, #7
 800a382:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	4a15      	ldr	r2, [pc, #84]	; (800a3dc <prvHeapInit+0xb4>)
 800a388:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a38a:	4b14      	ldr	r3, [pc, #80]	; (800a3dc <prvHeapInit+0xb4>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	2200      	movs	r2, #0
 800a390:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a392:	4b12      	ldr	r3, [pc, #72]	; (800a3dc <prvHeapInit+0xb4>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	2200      	movs	r2, #0
 800a398:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	68fa      	ldr	r2, [r7, #12]
 800a3a2:	1ad2      	subs	r2, r2, r3
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a3a8:	4b0c      	ldr	r3, [pc, #48]	; (800a3dc <prvHeapInit+0xb4>)
 800a3aa:	681a      	ldr	r2, [r3, #0]
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	685b      	ldr	r3, [r3, #4]
 800a3b4:	4a0a      	ldr	r2, [pc, #40]	; (800a3e0 <prvHeapInit+0xb8>)
 800a3b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	4a09      	ldr	r2, [pc, #36]	; (800a3e4 <prvHeapInit+0xbc>)
 800a3be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a3c0:	4b09      	ldr	r3, [pc, #36]	; (800a3e8 <prvHeapInit+0xc0>)
 800a3c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a3c6:	601a      	str	r2, [r3, #0]
}
 800a3c8:	bf00      	nop
 800a3ca:	3714      	adds	r7, #20
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bc80      	pop	{r7}
 800a3d0:	4770      	bx	lr
 800a3d2:	bf00      	nop
 800a3d4:	20001404 	.word	0x20001404
 800a3d8:	20002404 	.word	0x20002404
 800a3dc:	2000240c 	.word	0x2000240c
 800a3e0:	20002414 	.word	0x20002414
 800a3e4:	20002410 	.word	0x20002410
 800a3e8:	20002418 	.word	0x20002418

0800a3ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b085      	sub	sp, #20
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3f4:	4b27      	ldr	r3, [pc, #156]	; (800a494 <prvInsertBlockIntoFreeList+0xa8>)
 800a3f6:	60fb      	str	r3, [r7, #12]
 800a3f8:	e002      	b.n	800a400 <prvInsertBlockIntoFreeList+0x14>
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	60fb      	str	r3, [r7, #12]
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	429a      	cmp	r2, r3
 800a408:	d8f7      	bhi.n	800a3fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	68ba      	ldr	r2, [r7, #8]
 800a414:	4413      	add	r3, r2
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	429a      	cmp	r2, r3
 800a41a:	d108      	bne.n	800a42e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	685a      	ldr	r2, [r3, #4]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	441a      	add	r2, r3
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	68ba      	ldr	r2, [r7, #8]
 800a438:	441a      	add	r2, r3
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	429a      	cmp	r2, r3
 800a440:	d118      	bne.n	800a474 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681a      	ldr	r2, [r3, #0]
 800a446:	4b14      	ldr	r3, [pc, #80]	; (800a498 <prvInsertBlockIntoFreeList+0xac>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d00d      	beq.n	800a46a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	685a      	ldr	r2, [r3, #4]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	441a      	add	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	681a      	ldr	r2, [r3, #0]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	601a      	str	r2, [r3, #0]
 800a468:	e008      	b.n	800a47c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a46a:	4b0b      	ldr	r3, [pc, #44]	; (800a498 <prvInsertBlockIntoFreeList+0xac>)
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	601a      	str	r2, [r3, #0]
 800a472:	e003      	b.n	800a47c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681a      	ldr	r2, [r3, #0]
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a47c:	68fa      	ldr	r2, [r7, #12]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	429a      	cmp	r2, r3
 800a482:	d002      	beq.n	800a48a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a48a:	bf00      	nop
 800a48c:	3714      	adds	r7, #20
 800a48e:	46bd      	mov	sp, r7
 800a490:	bc80      	pop	{r7}
 800a492:	4770      	bx	lr
 800a494:	20002404 	.word	0x20002404
 800a498:	2000240c 	.word	0x2000240c

0800a49c <atof>:
 800a49c:	2100      	movs	r1, #0
 800a49e:	f000 be17 	b.w	800b0d0 <strtod>

0800a4a2 <sulp>:
 800a4a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4a6:	460f      	mov	r7, r1
 800a4a8:	4690      	mov	r8, r2
 800a4aa:	f003 fa99 	bl	800d9e0 <__ulp>
 800a4ae:	4604      	mov	r4, r0
 800a4b0:	460d      	mov	r5, r1
 800a4b2:	f1b8 0f00 	cmp.w	r8, #0
 800a4b6:	d011      	beq.n	800a4dc <sulp+0x3a>
 800a4b8:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a4bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	dd0b      	ble.n	800a4dc <sulp+0x3a>
 800a4c4:	2400      	movs	r4, #0
 800a4c6:	051b      	lsls	r3, r3, #20
 800a4c8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a4cc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a4d0:	4622      	mov	r2, r4
 800a4d2:	462b      	mov	r3, r5
 800a4d4:	f7f6 f870 	bl	80005b8 <__aeabi_dmul>
 800a4d8:	4604      	mov	r4, r0
 800a4da:	460d      	mov	r5, r1
 800a4dc:	4620      	mov	r0, r4
 800a4de:	4629      	mov	r1, r5
 800a4e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4e4:	0000      	movs	r0, r0
	...

0800a4e8 <_strtod_l>:
 800a4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ec:	b09f      	sub	sp, #124	; 0x7c
 800a4ee:	9217      	str	r2, [sp, #92]	; 0x5c
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	921a      	str	r2, [sp, #104]	; 0x68
 800a4f6:	460d      	mov	r5, r1
 800a4f8:	f04f 0800 	mov.w	r8, #0
 800a4fc:	f04f 0900 	mov.w	r9, #0
 800a500:	460a      	mov	r2, r1
 800a502:	9219      	str	r2, [sp, #100]	; 0x64
 800a504:	7811      	ldrb	r1, [r2, #0]
 800a506:	292b      	cmp	r1, #43	; 0x2b
 800a508:	d04a      	beq.n	800a5a0 <_strtod_l+0xb8>
 800a50a:	d838      	bhi.n	800a57e <_strtod_l+0x96>
 800a50c:	290d      	cmp	r1, #13
 800a50e:	d832      	bhi.n	800a576 <_strtod_l+0x8e>
 800a510:	2908      	cmp	r1, #8
 800a512:	d832      	bhi.n	800a57a <_strtod_l+0x92>
 800a514:	2900      	cmp	r1, #0
 800a516:	d03b      	beq.n	800a590 <_strtod_l+0xa8>
 800a518:	2200      	movs	r2, #0
 800a51a:	920e      	str	r2, [sp, #56]	; 0x38
 800a51c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a51e:	7832      	ldrb	r2, [r6, #0]
 800a520:	2a30      	cmp	r2, #48	; 0x30
 800a522:	f040 80b2 	bne.w	800a68a <_strtod_l+0x1a2>
 800a526:	7872      	ldrb	r2, [r6, #1]
 800a528:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a52c:	2a58      	cmp	r2, #88	; 0x58
 800a52e:	d16e      	bne.n	800a60e <_strtod_l+0x126>
 800a530:	9302      	str	r3, [sp, #8]
 800a532:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a534:	4620      	mov	r0, r4
 800a536:	9301      	str	r3, [sp, #4]
 800a538:	ab1a      	add	r3, sp, #104	; 0x68
 800a53a:	9300      	str	r3, [sp, #0]
 800a53c:	4a8c      	ldr	r2, [pc, #560]	; (800a770 <_strtod_l+0x288>)
 800a53e:	ab1b      	add	r3, sp, #108	; 0x6c
 800a540:	a919      	add	r1, sp, #100	; 0x64
 800a542:	f002 fb29 	bl	800cb98 <__gethex>
 800a546:	f010 070f 	ands.w	r7, r0, #15
 800a54a:	4605      	mov	r5, r0
 800a54c:	d005      	beq.n	800a55a <_strtod_l+0x72>
 800a54e:	2f06      	cmp	r7, #6
 800a550:	d128      	bne.n	800a5a4 <_strtod_l+0xbc>
 800a552:	2300      	movs	r3, #0
 800a554:	3601      	adds	r6, #1
 800a556:	9619      	str	r6, [sp, #100]	; 0x64
 800a558:	930e      	str	r3, [sp, #56]	; 0x38
 800a55a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	f040 85a0 	bne.w	800b0a2 <_strtod_l+0xbba>
 800a562:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a564:	b1cb      	cbz	r3, 800a59a <_strtod_l+0xb2>
 800a566:	4642      	mov	r2, r8
 800a568:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a56c:	4610      	mov	r0, r2
 800a56e:	4619      	mov	r1, r3
 800a570:	b01f      	add	sp, #124	; 0x7c
 800a572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a576:	2920      	cmp	r1, #32
 800a578:	d1ce      	bne.n	800a518 <_strtod_l+0x30>
 800a57a:	3201      	adds	r2, #1
 800a57c:	e7c1      	b.n	800a502 <_strtod_l+0x1a>
 800a57e:	292d      	cmp	r1, #45	; 0x2d
 800a580:	d1ca      	bne.n	800a518 <_strtod_l+0x30>
 800a582:	2101      	movs	r1, #1
 800a584:	910e      	str	r1, [sp, #56]	; 0x38
 800a586:	1c51      	adds	r1, r2, #1
 800a588:	9119      	str	r1, [sp, #100]	; 0x64
 800a58a:	7852      	ldrb	r2, [r2, #1]
 800a58c:	2a00      	cmp	r2, #0
 800a58e:	d1c5      	bne.n	800a51c <_strtod_l+0x34>
 800a590:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a592:	9519      	str	r5, [sp, #100]	; 0x64
 800a594:	2b00      	cmp	r3, #0
 800a596:	f040 8582 	bne.w	800b09e <_strtod_l+0xbb6>
 800a59a:	4642      	mov	r2, r8
 800a59c:	464b      	mov	r3, r9
 800a59e:	e7e5      	b.n	800a56c <_strtod_l+0x84>
 800a5a0:	2100      	movs	r1, #0
 800a5a2:	e7ef      	b.n	800a584 <_strtod_l+0x9c>
 800a5a4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a5a6:	b13a      	cbz	r2, 800a5b8 <_strtod_l+0xd0>
 800a5a8:	2135      	movs	r1, #53	; 0x35
 800a5aa:	a81c      	add	r0, sp, #112	; 0x70
 800a5ac:	f003 fb04 	bl	800dbb8 <__copybits>
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a5b4:	f002 fee8 	bl	800d388 <_Bfree>
 800a5b8:	3f01      	subs	r7, #1
 800a5ba:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a5bc:	2f04      	cmp	r7, #4
 800a5be:	d806      	bhi.n	800a5ce <_strtod_l+0xe6>
 800a5c0:	e8df f007 	tbb	[pc, r7]
 800a5c4:	201d0314 	.word	0x201d0314
 800a5c8:	14          	.byte	0x14
 800a5c9:	00          	.byte	0x00
 800a5ca:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800a5ce:	05e9      	lsls	r1, r5, #23
 800a5d0:	bf48      	it	mi
 800a5d2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a5d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a5da:	0d1b      	lsrs	r3, r3, #20
 800a5dc:	051b      	lsls	r3, r3, #20
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d1bb      	bne.n	800a55a <_strtod_l+0x72>
 800a5e2:	f001 fb69 	bl	800bcb8 <__errno>
 800a5e6:	2322      	movs	r3, #34	; 0x22
 800a5e8:	6003      	str	r3, [r0, #0]
 800a5ea:	e7b6      	b.n	800a55a <_strtod_l+0x72>
 800a5ec:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a5f0:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800a5f4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a5f8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a5fc:	e7e7      	b.n	800a5ce <_strtod_l+0xe6>
 800a5fe:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800a774 <_strtod_l+0x28c>
 800a602:	e7e4      	b.n	800a5ce <_strtod_l+0xe6>
 800a604:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a608:	f04f 38ff 	mov.w	r8, #4294967295
 800a60c:	e7df      	b.n	800a5ce <_strtod_l+0xe6>
 800a60e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a610:	1c5a      	adds	r2, r3, #1
 800a612:	9219      	str	r2, [sp, #100]	; 0x64
 800a614:	785b      	ldrb	r3, [r3, #1]
 800a616:	2b30      	cmp	r3, #48	; 0x30
 800a618:	d0f9      	beq.n	800a60e <_strtod_l+0x126>
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d09d      	beq.n	800a55a <_strtod_l+0x72>
 800a61e:	2301      	movs	r3, #1
 800a620:	f04f 0a00 	mov.w	sl, #0
 800a624:	220a      	movs	r2, #10
 800a626:	46d3      	mov	fp, sl
 800a628:	9305      	str	r3, [sp, #20]
 800a62a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a62c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800a630:	930b      	str	r3, [sp, #44]	; 0x2c
 800a632:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a634:	7806      	ldrb	r6, [r0, #0]
 800a636:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a63a:	b2d9      	uxtb	r1, r3
 800a63c:	2909      	cmp	r1, #9
 800a63e:	d926      	bls.n	800a68e <_strtod_l+0x1a6>
 800a640:	2201      	movs	r2, #1
 800a642:	494d      	ldr	r1, [pc, #308]	; (800a778 <_strtod_l+0x290>)
 800a644:	f001 fadb 	bl	800bbfe <strncmp>
 800a648:	2800      	cmp	r0, #0
 800a64a:	d030      	beq.n	800a6ae <_strtod_l+0x1c6>
 800a64c:	2000      	movs	r0, #0
 800a64e:	4632      	mov	r2, r6
 800a650:	4603      	mov	r3, r0
 800a652:	465e      	mov	r6, fp
 800a654:	9008      	str	r0, [sp, #32]
 800a656:	2a65      	cmp	r2, #101	; 0x65
 800a658:	d001      	beq.n	800a65e <_strtod_l+0x176>
 800a65a:	2a45      	cmp	r2, #69	; 0x45
 800a65c:	d113      	bne.n	800a686 <_strtod_l+0x19e>
 800a65e:	b91e      	cbnz	r6, 800a668 <_strtod_l+0x180>
 800a660:	9a05      	ldr	r2, [sp, #20]
 800a662:	4302      	orrs	r2, r0
 800a664:	d094      	beq.n	800a590 <_strtod_l+0xa8>
 800a666:	2600      	movs	r6, #0
 800a668:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800a66a:	1c6a      	adds	r2, r5, #1
 800a66c:	9219      	str	r2, [sp, #100]	; 0x64
 800a66e:	786a      	ldrb	r2, [r5, #1]
 800a670:	2a2b      	cmp	r2, #43	; 0x2b
 800a672:	d074      	beq.n	800a75e <_strtod_l+0x276>
 800a674:	2a2d      	cmp	r2, #45	; 0x2d
 800a676:	d078      	beq.n	800a76a <_strtod_l+0x282>
 800a678:	f04f 0c00 	mov.w	ip, #0
 800a67c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a680:	2909      	cmp	r1, #9
 800a682:	d97f      	bls.n	800a784 <_strtod_l+0x29c>
 800a684:	9519      	str	r5, [sp, #100]	; 0x64
 800a686:	2700      	movs	r7, #0
 800a688:	e09e      	b.n	800a7c8 <_strtod_l+0x2e0>
 800a68a:	2300      	movs	r3, #0
 800a68c:	e7c8      	b.n	800a620 <_strtod_l+0x138>
 800a68e:	f1bb 0f08 	cmp.w	fp, #8
 800a692:	bfd8      	it	le
 800a694:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800a696:	f100 0001 	add.w	r0, r0, #1
 800a69a:	bfd6      	itet	le
 800a69c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a6a0:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a6a4:	930a      	strle	r3, [sp, #40]	; 0x28
 800a6a6:	f10b 0b01 	add.w	fp, fp, #1
 800a6aa:	9019      	str	r0, [sp, #100]	; 0x64
 800a6ac:	e7c1      	b.n	800a632 <_strtod_l+0x14a>
 800a6ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a6b0:	1c5a      	adds	r2, r3, #1
 800a6b2:	9219      	str	r2, [sp, #100]	; 0x64
 800a6b4:	785a      	ldrb	r2, [r3, #1]
 800a6b6:	f1bb 0f00 	cmp.w	fp, #0
 800a6ba:	d037      	beq.n	800a72c <_strtod_l+0x244>
 800a6bc:	465e      	mov	r6, fp
 800a6be:	9008      	str	r0, [sp, #32]
 800a6c0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a6c4:	2b09      	cmp	r3, #9
 800a6c6:	d912      	bls.n	800a6ee <_strtod_l+0x206>
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	e7c4      	b.n	800a656 <_strtod_l+0x16e>
 800a6cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a6ce:	3001      	adds	r0, #1
 800a6d0:	1c5a      	adds	r2, r3, #1
 800a6d2:	9219      	str	r2, [sp, #100]	; 0x64
 800a6d4:	785a      	ldrb	r2, [r3, #1]
 800a6d6:	2a30      	cmp	r2, #48	; 0x30
 800a6d8:	d0f8      	beq.n	800a6cc <_strtod_l+0x1e4>
 800a6da:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a6de:	2b08      	cmp	r3, #8
 800a6e0:	f200 84e4 	bhi.w	800b0ac <_strtod_l+0xbc4>
 800a6e4:	9008      	str	r0, [sp, #32]
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	4606      	mov	r6, r0
 800a6ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a6ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6ee:	3a30      	subs	r2, #48	; 0x30
 800a6f0:	f100 0301 	add.w	r3, r0, #1
 800a6f4:	d014      	beq.n	800a720 <_strtod_l+0x238>
 800a6f6:	9908      	ldr	r1, [sp, #32]
 800a6f8:	eb00 0c06 	add.w	ip, r0, r6
 800a6fc:	4419      	add	r1, r3
 800a6fe:	9108      	str	r1, [sp, #32]
 800a700:	4633      	mov	r3, r6
 800a702:	210a      	movs	r1, #10
 800a704:	4563      	cmp	r3, ip
 800a706:	d113      	bne.n	800a730 <_strtod_l+0x248>
 800a708:	1833      	adds	r3, r6, r0
 800a70a:	2b08      	cmp	r3, #8
 800a70c:	f106 0601 	add.w	r6, r6, #1
 800a710:	4406      	add	r6, r0
 800a712:	dc1a      	bgt.n	800a74a <_strtod_l+0x262>
 800a714:	230a      	movs	r3, #10
 800a716:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a718:	fb03 2301 	mla	r3, r3, r1, r2
 800a71c:	930a      	str	r3, [sp, #40]	; 0x28
 800a71e:	2300      	movs	r3, #0
 800a720:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a722:	4618      	mov	r0, r3
 800a724:	1c51      	adds	r1, r2, #1
 800a726:	9119      	str	r1, [sp, #100]	; 0x64
 800a728:	7852      	ldrb	r2, [r2, #1]
 800a72a:	e7c9      	b.n	800a6c0 <_strtod_l+0x1d8>
 800a72c:	4658      	mov	r0, fp
 800a72e:	e7d2      	b.n	800a6d6 <_strtod_l+0x1ee>
 800a730:	2b08      	cmp	r3, #8
 800a732:	f103 0301 	add.w	r3, r3, #1
 800a736:	dc03      	bgt.n	800a740 <_strtod_l+0x258>
 800a738:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a73a:	434f      	muls	r7, r1
 800a73c:	970a      	str	r7, [sp, #40]	; 0x28
 800a73e:	e7e1      	b.n	800a704 <_strtod_l+0x21c>
 800a740:	2b10      	cmp	r3, #16
 800a742:	bfd8      	it	le
 800a744:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a748:	e7dc      	b.n	800a704 <_strtod_l+0x21c>
 800a74a:	2e10      	cmp	r6, #16
 800a74c:	bfdc      	itt	le
 800a74e:	230a      	movle	r3, #10
 800a750:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a754:	e7e3      	b.n	800a71e <_strtod_l+0x236>
 800a756:	2300      	movs	r3, #0
 800a758:	9308      	str	r3, [sp, #32]
 800a75a:	2301      	movs	r3, #1
 800a75c:	e780      	b.n	800a660 <_strtod_l+0x178>
 800a75e:	f04f 0c00 	mov.w	ip, #0
 800a762:	1caa      	adds	r2, r5, #2
 800a764:	9219      	str	r2, [sp, #100]	; 0x64
 800a766:	78aa      	ldrb	r2, [r5, #2]
 800a768:	e788      	b.n	800a67c <_strtod_l+0x194>
 800a76a:	f04f 0c01 	mov.w	ip, #1
 800a76e:	e7f8      	b.n	800a762 <_strtod_l+0x27a>
 800a770:	0800e7ac 	.word	0x0800e7ac
 800a774:	7ff00000 	.word	0x7ff00000
 800a778:	0800e7a8 	.word	0x0800e7a8
 800a77c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a77e:	1c51      	adds	r1, r2, #1
 800a780:	9119      	str	r1, [sp, #100]	; 0x64
 800a782:	7852      	ldrb	r2, [r2, #1]
 800a784:	2a30      	cmp	r2, #48	; 0x30
 800a786:	d0f9      	beq.n	800a77c <_strtod_l+0x294>
 800a788:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a78c:	2908      	cmp	r1, #8
 800a78e:	f63f af7a 	bhi.w	800a686 <_strtod_l+0x19e>
 800a792:	3a30      	subs	r2, #48	; 0x30
 800a794:	9209      	str	r2, [sp, #36]	; 0x24
 800a796:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a798:	920c      	str	r2, [sp, #48]	; 0x30
 800a79a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a79c:	1c57      	adds	r7, r2, #1
 800a79e:	9719      	str	r7, [sp, #100]	; 0x64
 800a7a0:	7852      	ldrb	r2, [r2, #1]
 800a7a2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a7a6:	f1be 0f09 	cmp.w	lr, #9
 800a7aa:	d938      	bls.n	800a81e <_strtod_l+0x336>
 800a7ac:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a7ae:	1a7f      	subs	r7, r7, r1
 800a7b0:	2f08      	cmp	r7, #8
 800a7b2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a7b6:	dc03      	bgt.n	800a7c0 <_strtod_l+0x2d8>
 800a7b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7ba:	428f      	cmp	r7, r1
 800a7bc:	bfa8      	it	ge
 800a7be:	460f      	movge	r7, r1
 800a7c0:	f1bc 0f00 	cmp.w	ip, #0
 800a7c4:	d000      	beq.n	800a7c8 <_strtod_l+0x2e0>
 800a7c6:	427f      	negs	r7, r7
 800a7c8:	2e00      	cmp	r6, #0
 800a7ca:	d14f      	bne.n	800a86c <_strtod_l+0x384>
 800a7cc:	9905      	ldr	r1, [sp, #20]
 800a7ce:	4301      	orrs	r1, r0
 800a7d0:	f47f aec3 	bne.w	800a55a <_strtod_l+0x72>
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	f47f aedb 	bne.w	800a590 <_strtod_l+0xa8>
 800a7da:	2a69      	cmp	r2, #105	; 0x69
 800a7dc:	d029      	beq.n	800a832 <_strtod_l+0x34a>
 800a7de:	dc26      	bgt.n	800a82e <_strtod_l+0x346>
 800a7e0:	2a49      	cmp	r2, #73	; 0x49
 800a7e2:	d026      	beq.n	800a832 <_strtod_l+0x34a>
 800a7e4:	2a4e      	cmp	r2, #78	; 0x4e
 800a7e6:	f47f aed3 	bne.w	800a590 <_strtod_l+0xa8>
 800a7ea:	499a      	ldr	r1, [pc, #616]	; (800aa54 <_strtod_l+0x56c>)
 800a7ec:	a819      	add	r0, sp, #100	; 0x64
 800a7ee:	f002 fc15 	bl	800d01c <__match>
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	f43f aecc 	beq.w	800a590 <_strtod_l+0xa8>
 800a7f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7fa:	781b      	ldrb	r3, [r3, #0]
 800a7fc:	2b28      	cmp	r3, #40	; 0x28
 800a7fe:	d12f      	bne.n	800a860 <_strtod_l+0x378>
 800a800:	4995      	ldr	r1, [pc, #596]	; (800aa58 <_strtod_l+0x570>)
 800a802:	aa1c      	add	r2, sp, #112	; 0x70
 800a804:	a819      	add	r0, sp, #100	; 0x64
 800a806:	f002 fc1d 	bl	800d044 <__hexnan>
 800a80a:	2805      	cmp	r0, #5
 800a80c:	d128      	bne.n	800a860 <_strtod_l+0x378>
 800a80e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a810:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a814:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a818:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a81c:	e69d      	b.n	800a55a <_strtod_l+0x72>
 800a81e:	210a      	movs	r1, #10
 800a820:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a822:	fb01 2107 	mla	r1, r1, r7, r2
 800a826:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a82a:	9209      	str	r2, [sp, #36]	; 0x24
 800a82c:	e7b5      	b.n	800a79a <_strtod_l+0x2b2>
 800a82e:	2a6e      	cmp	r2, #110	; 0x6e
 800a830:	e7d9      	b.n	800a7e6 <_strtod_l+0x2fe>
 800a832:	498a      	ldr	r1, [pc, #552]	; (800aa5c <_strtod_l+0x574>)
 800a834:	a819      	add	r0, sp, #100	; 0x64
 800a836:	f002 fbf1 	bl	800d01c <__match>
 800a83a:	2800      	cmp	r0, #0
 800a83c:	f43f aea8 	beq.w	800a590 <_strtod_l+0xa8>
 800a840:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a842:	4987      	ldr	r1, [pc, #540]	; (800aa60 <_strtod_l+0x578>)
 800a844:	3b01      	subs	r3, #1
 800a846:	a819      	add	r0, sp, #100	; 0x64
 800a848:	9319      	str	r3, [sp, #100]	; 0x64
 800a84a:	f002 fbe7 	bl	800d01c <__match>
 800a84e:	b910      	cbnz	r0, 800a856 <_strtod_l+0x36e>
 800a850:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a852:	3301      	adds	r3, #1
 800a854:	9319      	str	r3, [sp, #100]	; 0x64
 800a856:	f04f 0800 	mov.w	r8, #0
 800a85a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800aa64 <_strtod_l+0x57c>
 800a85e:	e67c      	b.n	800a55a <_strtod_l+0x72>
 800a860:	4881      	ldr	r0, [pc, #516]	; (800aa68 <_strtod_l+0x580>)
 800a862:	f001 fa73 	bl	800bd4c <nan>
 800a866:	4680      	mov	r8, r0
 800a868:	4689      	mov	r9, r1
 800a86a:	e676      	b.n	800a55a <_strtod_l+0x72>
 800a86c:	9b08      	ldr	r3, [sp, #32]
 800a86e:	f1bb 0f00 	cmp.w	fp, #0
 800a872:	bf08      	it	eq
 800a874:	46b3      	moveq	fp, r6
 800a876:	1afb      	subs	r3, r7, r3
 800a878:	2e10      	cmp	r6, #16
 800a87a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a87c:	4635      	mov	r5, r6
 800a87e:	9309      	str	r3, [sp, #36]	; 0x24
 800a880:	bfa8      	it	ge
 800a882:	2510      	movge	r5, #16
 800a884:	f7f5 fe1e 	bl	80004c4 <__aeabi_ui2d>
 800a888:	2e09      	cmp	r6, #9
 800a88a:	4680      	mov	r8, r0
 800a88c:	4689      	mov	r9, r1
 800a88e:	dd13      	ble.n	800a8b8 <_strtod_l+0x3d0>
 800a890:	4b76      	ldr	r3, [pc, #472]	; (800aa6c <_strtod_l+0x584>)
 800a892:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a896:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a89a:	f7f5 fe8d 	bl	80005b8 <__aeabi_dmul>
 800a89e:	4680      	mov	r8, r0
 800a8a0:	4650      	mov	r0, sl
 800a8a2:	4689      	mov	r9, r1
 800a8a4:	f7f5 fe0e 	bl	80004c4 <__aeabi_ui2d>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	460b      	mov	r3, r1
 800a8ac:	4640      	mov	r0, r8
 800a8ae:	4649      	mov	r1, r9
 800a8b0:	f7f5 fccc 	bl	800024c <__adddf3>
 800a8b4:	4680      	mov	r8, r0
 800a8b6:	4689      	mov	r9, r1
 800a8b8:	2e0f      	cmp	r6, #15
 800a8ba:	dc36      	bgt.n	800a92a <_strtod_l+0x442>
 800a8bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	f43f ae4b 	beq.w	800a55a <_strtod_l+0x72>
 800a8c4:	dd22      	ble.n	800a90c <_strtod_l+0x424>
 800a8c6:	2b16      	cmp	r3, #22
 800a8c8:	dc09      	bgt.n	800a8de <_strtod_l+0x3f6>
 800a8ca:	4968      	ldr	r1, [pc, #416]	; (800aa6c <_strtod_l+0x584>)
 800a8cc:	4642      	mov	r2, r8
 800a8ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a8d2:	464b      	mov	r3, r9
 800a8d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8d8:	f7f5 fe6e 	bl	80005b8 <__aeabi_dmul>
 800a8dc:	e7c3      	b.n	800a866 <_strtod_l+0x37e>
 800a8de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8e0:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	db20      	blt.n	800a92a <_strtod_l+0x442>
 800a8e8:	4c60      	ldr	r4, [pc, #384]	; (800aa6c <_strtod_l+0x584>)
 800a8ea:	f1c6 060f 	rsb	r6, r6, #15
 800a8ee:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a8f2:	4642      	mov	r2, r8
 800a8f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8f8:	464b      	mov	r3, r9
 800a8fa:	f7f5 fe5d 	bl	80005b8 <__aeabi_dmul>
 800a8fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a900:	1b9e      	subs	r6, r3, r6
 800a902:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a906:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a90a:	e7e5      	b.n	800a8d8 <_strtod_l+0x3f0>
 800a90c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a90e:	3316      	adds	r3, #22
 800a910:	db0b      	blt.n	800a92a <_strtod_l+0x442>
 800a912:	9b08      	ldr	r3, [sp, #32]
 800a914:	4640      	mov	r0, r8
 800a916:	1bdf      	subs	r7, r3, r7
 800a918:	4b54      	ldr	r3, [pc, #336]	; (800aa6c <_strtod_l+0x584>)
 800a91a:	4649      	mov	r1, r9
 800a91c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a920:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a924:	f7f5 ff72 	bl	800080c <__aeabi_ddiv>
 800a928:	e79d      	b.n	800a866 <_strtod_l+0x37e>
 800a92a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a92c:	1b75      	subs	r5, r6, r5
 800a92e:	441d      	add	r5, r3
 800a930:	2d00      	cmp	r5, #0
 800a932:	dd70      	ble.n	800aa16 <_strtod_l+0x52e>
 800a934:	f015 030f 	ands.w	r3, r5, #15
 800a938:	d00a      	beq.n	800a950 <_strtod_l+0x468>
 800a93a:	494c      	ldr	r1, [pc, #304]	; (800aa6c <_strtod_l+0x584>)
 800a93c:	4642      	mov	r2, r8
 800a93e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a942:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a946:	464b      	mov	r3, r9
 800a948:	f7f5 fe36 	bl	80005b8 <__aeabi_dmul>
 800a94c:	4680      	mov	r8, r0
 800a94e:	4689      	mov	r9, r1
 800a950:	f035 050f 	bics.w	r5, r5, #15
 800a954:	d04d      	beq.n	800a9f2 <_strtod_l+0x50a>
 800a956:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a95a:	dd22      	ble.n	800a9a2 <_strtod_l+0x4ba>
 800a95c:	2600      	movs	r6, #0
 800a95e:	46b3      	mov	fp, r6
 800a960:	960b      	str	r6, [sp, #44]	; 0x2c
 800a962:	9608      	str	r6, [sp, #32]
 800a964:	2322      	movs	r3, #34	; 0x22
 800a966:	f04f 0800 	mov.w	r8, #0
 800a96a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800aa64 <_strtod_l+0x57c>
 800a96e:	6023      	str	r3, [r4, #0]
 800a970:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a972:	2b00      	cmp	r3, #0
 800a974:	f43f adf1 	beq.w	800a55a <_strtod_l+0x72>
 800a978:	4620      	mov	r0, r4
 800a97a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a97c:	f002 fd04 	bl	800d388 <_Bfree>
 800a980:	4620      	mov	r0, r4
 800a982:	9908      	ldr	r1, [sp, #32]
 800a984:	f002 fd00 	bl	800d388 <_Bfree>
 800a988:	4659      	mov	r1, fp
 800a98a:	4620      	mov	r0, r4
 800a98c:	f002 fcfc 	bl	800d388 <_Bfree>
 800a990:	4620      	mov	r0, r4
 800a992:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a994:	f002 fcf8 	bl	800d388 <_Bfree>
 800a998:	4631      	mov	r1, r6
 800a99a:	4620      	mov	r0, r4
 800a99c:	f002 fcf4 	bl	800d388 <_Bfree>
 800a9a0:	e5db      	b.n	800a55a <_strtod_l+0x72>
 800a9a2:	4b33      	ldr	r3, [pc, #204]	; (800aa70 <_strtod_l+0x588>)
 800a9a4:	4640      	mov	r0, r8
 800a9a6:	9305      	str	r3, [sp, #20]
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	4649      	mov	r1, r9
 800a9ac:	469a      	mov	sl, r3
 800a9ae:	112d      	asrs	r5, r5, #4
 800a9b0:	2d01      	cmp	r5, #1
 800a9b2:	dc21      	bgt.n	800a9f8 <_strtod_l+0x510>
 800a9b4:	b10b      	cbz	r3, 800a9ba <_strtod_l+0x4d2>
 800a9b6:	4680      	mov	r8, r0
 800a9b8:	4689      	mov	r9, r1
 800a9ba:	492d      	ldr	r1, [pc, #180]	; (800aa70 <_strtod_l+0x588>)
 800a9bc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a9c0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a9c4:	4642      	mov	r2, r8
 800a9c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9ca:	464b      	mov	r3, r9
 800a9cc:	f7f5 fdf4 	bl	80005b8 <__aeabi_dmul>
 800a9d0:	4b24      	ldr	r3, [pc, #144]	; (800aa64 <_strtod_l+0x57c>)
 800a9d2:	460a      	mov	r2, r1
 800a9d4:	400b      	ands	r3, r1
 800a9d6:	4927      	ldr	r1, [pc, #156]	; (800aa74 <_strtod_l+0x58c>)
 800a9d8:	4680      	mov	r8, r0
 800a9da:	428b      	cmp	r3, r1
 800a9dc:	d8be      	bhi.n	800a95c <_strtod_l+0x474>
 800a9de:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a9e2:	428b      	cmp	r3, r1
 800a9e4:	bf86      	itte	hi
 800a9e6:	f04f 38ff 	movhi.w	r8, #4294967295
 800a9ea:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800aa78 <_strtod_l+0x590>
 800a9ee:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	9305      	str	r3, [sp, #20]
 800a9f6:	e07b      	b.n	800aaf0 <_strtod_l+0x608>
 800a9f8:	07ea      	lsls	r2, r5, #31
 800a9fa:	d505      	bpl.n	800aa08 <_strtod_l+0x520>
 800a9fc:	9b05      	ldr	r3, [sp, #20]
 800a9fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa02:	f7f5 fdd9 	bl	80005b8 <__aeabi_dmul>
 800aa06:	2301      	movs	r3, #1
 800aa08:	9a05      	ldr	r2, [sp, #20]
 800aa0a:	f10a 0a01 	add.w	sl, sl, #1
 800aa0e:	3208      	adds	r2, #8
 800aa10:	106d      	asrs	r5, r5, #1
 800aa12:	9205      	str	r2, [sp, #20]
 800aa14:	e7cc      	b.n	800a9b0 <_strtod_l+0x4c8>
 800aa16:	d0ec      	beq.n	800a9f2 <_strtod_l+0x50a>
 800aa18:	426d      	negs	r5, r5
 800aa1a:	f015 020f 	ands.w	r2, r5, #15
 800aa1e:	d00a      	beq.n	800aa36 <_strtod_l+0x54e>
 800aa20:	4b12      	ldr	r3, [pc, #72]	; (800aa6c <_strtod_l+0x584>)
 800aa22:	4640      	mov	r0, r8
 800aa24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa28:	4649      	mov	r1, r9
 800aa2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa2e:	f7f5 feed 	bl	800080c <__aeabi_ddiv>
 800aa32:	4680      	mov	r8, r0
 800aa34:	4689      	mov	r9, r1
 800aa36:	112d      	asrs	r5, r5, #4
 800aa38:	d0db      	beq.n	800a9f2 <_strtod_l+0x50a>
 800aa3a:	2d1f      	cmp	r5, #31
 800aa3c:	dd1e      	ble.n	800aa7c <_strtod_l+0x594>
 800aa3e:	2600      	movs	r6, #0
 800aa40:	46b3      	mov	fp, r6
 800aa42:	960b      	str	r6, [sp, #44]	; 0x2c
 800aa44:	9608      	str	r6, [sp, #32]
 800aa46:	2322      	movs	r3, #34	; 0x22
 800aa48:	f04f 0800 	mov.w	r8, #0
 800aa4c:	f04f 0900 	mov.w	r9, #0
 800aa50:	6023      	str	r3, [r4, #0]
 800aa52:	e78d      	b.n	800a970 <_strtod_l+0x488>
 800aa54:	0800e80d 	.word	0x0800e80d
 800aa58:	0800e7c0 	.word	0x0800e7c0
 800aa5c:	0800e805 	.word	0x0800e805
 800aa60:	0800e83f 	.word	0x0800e83f
 800aa64:	7ff00000 	.word	0x7ff00000
 800aa68:	0800ebd1 	.word	0x0800ebd1
 800aa6c:	0800e9b0 	.word	0x0800e9b0
 800aa70:	0800e988 	.word	0x0800e988
 800aa74:	7ca00000 	.word	0x7ca00000
 800aa78:	7fefffff 	.word	0x7fefffff
 800aa7c:	f015 0310 	ands.w	r3, r5, #16
 800aa80:	bf18      	it	ne
 800aa82:	236a      	movne	r3, #106	; 0x6a
 800aa84:	4640      	mov	r0, r8
 800aa86:	9305      	str	r3, [sp, #20]
 800aa88:	4649      	mov	r1, r9
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 800ad58 <_strtod_l+0x870>
 800aa90:	07ea      	lsls	r2, r5, #31
 800aa92:	d504      	bpl.n	800aa9e <_strtod_l+0x5b6>
 800aa94:	e9da 2300 	ldrd	r2, r3, [sl]
 800aa98:	f7f5 fd8e 	bl	80005b8 <__aeabi_dmul>
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	106d      	asrs	r5, r5, #1
 800aaa0:	f10a 0a08 	add.w	sl, sl, #8
 800aaa4:	d1f4      	bne.n	800aa90 <_strtod_l+0x5a8>
 800aaa6:	b10b      	cbz	r3, 800aaac <_strtod_l+0x5c4>
 800aaa8:	4680      	mov	r8, r0
 800aaaa:	4689      	mov	r9, r1
 800aaac:	9b05      	ldr	r3, [sp, #20]
 800aaae:	b1bb      	cbz	r3, 800aae0 <_strtod_l+0x5f8>
 800aab0:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800aab4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	4649      	mov	r1, r9
 800aabc:	dd10      	ble.n	800aae0 <_strtod_l+0x5f8>
 800aabe:	2b1f      	cmp	r3, #31
 800aac0:	f340 8128 	ble.w	800ad14 <_strtod_l+0x82c>
 800aac4:	2b34      	cmp	r3, #52	; 0x34
 800aac6:	bfd8      	it	le
 800aac8:	f04f 33ff 	movle.w	r3, #4294967295
 800aacc:	f04f 0800 	mov.w	r8, #0
 800aad0:	bfcf      	iteee	gt
 800aad2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800aad6:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800aada:	4093      	lslle	r3, r2
 800aadc:	ea03 0901 	andle.w	r9, r3, r1
 800aae0:	2200      	movs	r2, #0
 800aae2:	2300      	movs	r3, #0
 800aae4:	4640      	mov	r0, r8
 800aae6:	4649      	mov	r1, r9
 800aae8:	f7f5 ffce 	bl	8000a88 <__aeabi_dcmpeq>
 800aaec:	2800      	cmp	r0, #0
 800aaee:	d1a6      	bne.n	800aa3e <_strtod_l+0x556>
 800aaf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaf2:	465a      	mov	r2, fp
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	4633      	mov	r3, r6
 800aafa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aafc:	f002 fcac 	bl	800d458 <__s2b>
 800ab00:	900b      	str	r0, [sp, #44]	; 0x2c
 800ab02:	2800      	cmp	r0, #0
 800ab04:	f43f af2a 	beq.w	800a95c <_strtod_l+0x474>
 800ab08:	2600      	movs	r6, #0
 800ab0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab0c:	9b08      	ldr	r3, [sp, #32]
 800ab0e:	2a00      	cmp	r2, #0
 800ab10:	eba3 0307 	sub.w	r3, r3, r7
 800ab14:	bfa8      	it	ge
 800ab16:	2300      	movge	r3, #0
 800ab18:	46b3      	mov	fp, r6
 800ab1a:	9312      	str	r3, [sp, #72]	; 0x48
 800ab1c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ab20:	9316      	str	r3, [sp, #88]	; 0x58
 800ab22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab24:	4620      	mov	r0, r4
 800ab26:	6859      	ldr	r1, [r3, #4]
 800ab28:	f002 fbee 	bl	800d308 <_Balloc>
 800ab2c:	9008      	str	r0, [sp, #32]
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	f43f af18 	beq.w	800a964 <_strtod_l+0x47c>
 800ab34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab36:	300c      	adds	r0, #12
 800ab38:	691a      	ldr	r2, [r3, #16]
 800ab3a:	f103 010c 	add.w	r1, r3, #12
 800ab3e:	3202      	adds	r2, #2
 800ab40:	0092      	lsls	r2, r2, #2
 800ab42:	f001 f8f4 	bl	800bd2e <memcpy>
 800ab46:	ab1c      	add	r3, sp, #112	; 0x70
 800ab48:	9301      	str	r3, [sp, #4]
 800ab4a:	ab1b      	add	r3, sp, #108	; 0x6c
 800ab4c:	9300      	str	r3, [sp, #0]
 800ab4e:	4642      	mov	r2, r8
 800ab50:	464b      	mov	r3, r9
 800ab52:	4620      	mov	r0, r4
 800ab54:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800ab58:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800ab5c:	f002 ffa8 	bl	800dab0 <__d2b>
 800ab60:	901a      	str	r0, [sp, #104]	; 0x68
 800ab62:	2800      	cmp	r0, #0
 800ab64:	f43f aefe 	beq.w	800a964 <_strtod_l+0x47c>
 800ab68:	2101      	movs	r1, #1
 800ab6a:	4620      	mov	r0, r4
 800ab6c:	f002 fd0c 	bl	800d588 <__i2b>
 800ab70:	4683      	mov	fp, r0
 800ab72:	2800      	cmp	r0, #0
 800ab74:	f43f aef6 	beq.w	800a964 <_strtod_l+0x47c>
 800ab78:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800ab7a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ab7c:	2f00      	cmp	r7, #0
 800ab7e:	bfab      	itete	ge
 800ab80:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800ab82:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800ab84:	eb07 0a03 	addge.w	sl, r7, r3
 800ab88:	1bdd      	sublt	r5, r3, r7
 800ab8a:	9b05      	ldr	r3, [sp, #20]
 800ab8c:	bfa8      	it	ge
 800ab8e:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800ab90:	eba7 0703 	sub.w	r7, r7, r3
 800ab94:	4417      	add	r7, r2
 800ab96:	4b71      	ldr	r3, [pc, #452]	; (800ad5c <_strtod_l+0x874>)
 800ab98:	f107 37ff 	add.w	r7, r7, #4294967295
 800ab9c:	bfb8      	it	lt
 800ab9e:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800aba2:	429f      	cmp	r7, r3
 800aba4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aba8:	f280 80c7 	bge.w	800ad3a <_strtod_l+0x852>
 800abac:	1bdb      	subs	r3, r3, r7
 800abae:	2b1f      	cmp	r3, #31
 800abb0:	f04f 0101 	mov.w	r1, #1
 800abb4:	eba2 0203 	sub.w	r2, r2, r3
 800abb8:	f300 80b3 	bgt.w	800ad22 <_strtod_l+0x83a>
 800abbc:	fa01 f303 	lsl.w	r3, r1, r3
 800abc0:	9313      	str	r3, [sp, #76]	; 0x4c
 800abc2:	2300      	movs	r3, #0
 800abc4:	9310      	str	r3, [sp, #64]	; 0x40
 800abc6:	eb0a 0702 	add.w	r7, sl, r2
 800abca:	9b05      	ldr	r3, [sp, #20]
 800abcc:	45ba      	cmp	sl, r7
 800abce:	4415      	add	r5, r2
 800abd0:	441d      	add	r5, r3
 800abd2:	4653      	mov	r3, sl
 800abd4:	bfa8      	it	ge
 800abd6:	463b      	movge	r3, r7
 800abd8:	42ab      	cmp	r3, r5
 800abda:	bfa8      	it	ge
 800abdc:	462b      	movge	r3, r5
 800abde:	2b00      	cmp	r3, #0
 800abe0:	bfc2      	ittt	gt
 800abe2:	1aff      	subgt	r7, r7, r3
 800abe4:	1aed      	subgt	r5, r5, r3
 800abe6:	ebaa 0a03 	subgt.w	sl, sl, r3
 800abea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800abec:	2b00      	cmp	r3, #0
 800abee:	dd17      	ble.n	800ac20 <_strtod_l+0x738>
 800abf0:	4659      	mov	r1, fp
 800abf2:	461a      	mov	r2, r3
 800abf4:	4620      	mov	r0, r4
 800abf6:	f002 fd85 	bl	800d704 <__pow5mult>
 800abfa:	4683      	mov	fp, r0
 800abfc:	2800      	cmp	r0, #0
 800abfe:	f43f aeb1 	beq.w	800a964 <_strtod_l+0x47c>
 800ac02:	4601      	mov	r1, r0
 800ac04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ac06:	4620      	mov	r0, r4
 800ac08:	f002 fcd4 	bl	800d5b4 <__multiply>
 800ac0c:	900a      	str	r0, [sp, #40]	; 0x28
 800ac0e:	2800      	cmp	r0, #0
 800ac10:	f43f aea8 	beq.w	800a964 <_strtod_l+0x47c>
 800ac14:	4620      	mov	r0, r4
 800ac16:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ac18:	f002 fbb6 	bl	800d388 <_Bfree>
 800ac1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac1e:	931a      	str	r3, [sp, #104]	; 0x68
 800ac20:	2f00      	cmp	r7, #0
 800ac22:	f300 808f 	bgt.w	800ad44 <_strtod_l+0x85c>
 800ac26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	dd08      	ble.n	800ac3e <_strtod_l+0x756>
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ac30:	9908      	ldr	r1, [sp, #32]
 800ac32:	f002 fd67 	bl	800d704 <__pow5mult>
 800ac36:	9008      	str	r0, [sp, #32]
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	f43f ae93 	beq.w	800a964 <_strtod_l+0x47c>
 800ac3e:	2d00      	cmp	r5, #0
 800ac40:	dd08      	ble.n	800ac54 <_strtod_l+0x76c>
 800ac42:	462a      	mov	r2, r5
 800ac44:	4620      	mov	r0, r4
 800ac46:	9908      	ldr	r1, [sp, #32]
 800ac48:	f002 fdb6 	bl	800d7b8 <__lshift>
 800ac4c:	9008      	str	r0, [sp, #32]
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	f43f ae88 	beq.w	800a964 <_strtod_l+0x47c>
 800ac54:	f1ba 0f00 	cmp.w	sl, #0
 800ac58:	dd08      	ble.n	800ac6c <_strtod_l+0x784>
 800ac5a:	4659      	mov	r1, fp
 800ac5c:	4652      	mov	r2, sl
 800ac5e:	4620      	mov	r0, r4
 800ac60:	f002 fdaa 	bl	800d7b8 <__lshift>
 800ac64:	4683      	mov	fp, r0
 800ac66:	2800      	cmp	r0, #0
 800ac68:	f43f ae7c 	beq.w	800a964 <_strtod_l+0x47c>
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	9a08      	ldr	r2, [sp, #32]
 800ac70:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ac72:	f002 fe29 	bl	800d8c8 <__mdiff>
 800ac76:	4606      	mov	r6, r0
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	f43f ae73 	beq.w	800a964 <_strtod_l+0x47c>
 800ac7e:	2500      	movs	r5, #0
 800ac80:	68c3      	ldr	r3, [r0, #12]
 800ac82:	4659      	mov	r1, fp
 800ac84:	60c5      	str	r5, [r0, #12]
 800ac86:	930a      	str	r3, [sp, #40]	; 0x28
 800ac88:	f002 fe02 	bl	800d890 <__mcmp>
 800ac8c:	42a8      	cmp	r0, r5
 800ac8e:	da6b      	bge.n	800ad68 <_strtod_l+0x880>
 800ac90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac92:	ea53 0308 	orrs.w	r3, r3, r8
 800ac96:	f040 808f 	bne.w	800adb8 <_strtod_l+0x8d0>
 800ac9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	f040 808a 	bne.w	800adb8 <_strtod_l+0x8d0>
 800aca4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aca8:	0d1b      	lsrs	r3, r3, #20
 800acaa:	051b      	lsls	r3, r3, #20
 800acac:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800acb0:	f240 8082 	bls.w	800adb8 <_strtod_l+0x8d0>
 800acb4:	6973      	ldr	r3, [r6, #20]
 800acb6:	b913      	cbnz	r3, 800acbe <_strtod_l+0x7d6>
 800acb8:	6933      	ldr	r3, [r6, #16]
 800acba:	2b01      	cmp	r3, #1
 800acbc:	dd7c      	ble.n	800adb8 <_strtod_l+0x8d0>
 800acbe:	4631      	mov	r1, r6
 800acc0:	2201      	movs	r2, #1
 800acc2:	4620      	mov	r0, r4
 800acc4:	f002 fd78 	bl	800d7b8 <__lshift>
 800acc8:	4659      	mov	r1, fp
 800acca:	4606      	mov	r6, r0
 800accc:	f002 fde0 	bl	800d890 <__mcmp>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	dd71      	ble.n	800adb8 <_strtod_l+0x8d0>
 800acd4:	9905      	ldr	r1, [sp, #20]
 800acd6:	464b      	mov	r3, r9
 800acd8:	4a21      	ldr	r2, [pc, #132]	; (800ad60 <_strtod_l+0x878>)
 800acda:	2900      	cmp	r1, #0
 800acdc:	f000 808d 	beq.w	800adfa <_strtod_l+0x912>
 800ace0:	ea02 0109 	and.w	r1, r2, r9
 800ace4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ace8:	f300 8087 	bgt.w	800adfa <_strtod_l+0x912>
 800acec:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800acf0:	f77f aea9 	ble.w	800aa46 <_strtod_l+0x55e>
 800acf4:	4640      	mov	r0, r8
 800acf6:	4649      	mov	r1, r9
 800acf8:	4b1a      	ldr	r3, [pc, #104]	; (800ad64 <_strtod_l+0x87c>)
 800acfa:	2200      	movs	r2, #0
 800acfc:	f7f5 fc5c 	bl	80005b8 <__aeabi_dmul>
 800ad00:	4b17      	ldr	r3, [pc, #92]	; (800ad60 <_strtod_l+0x878>)
 800ad02:	4680      	mov	r8, r0
 800ad04:	400b      	ands	r3, r1
 800ad06:	4689      	mov	r9, r1
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	f47f ae35 	bne.w	800a978 <_strtod_l+0x490>
 800ad0e:	2322      	movs	r3, #34	; 0x22
 800ad10:	6023      	str	r3, [r4, #0]
 800ad12:	e631      	b.n	800a978 <_strtod_l+0x490>
 800ad14:	f04f 32ff 	mov.w	r2, #4294967295
 800ad18:	fa02 f303 	lsl.w	r3, r2, r3
 800ad1c:	ea03 0808 	and.w	r8, r3, r8
 800ad20:	e6de      	b.n	800aae0 <_strtod_l+0x5f8>
 800ad22:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800ad26:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 800ad2a:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 800ad2e:	37e2      	adds	r7, #226	; 0xe2
 800ad30:	fa01 f307 	lsl.w	r3, r1, r7
 800ad34:	9310      	str	r3, [sp, #64]	; 0x40
 800ad36:	9113      	str	r1, [sp, #76]	; 0x4c
 800ad38:	e745      	b.n	800abc6 <_strtod_l+0x6de>
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	9310      	str	r3, [sp, #64]	; 0x40
 800ad3e:	2301      	movs	r3, #1
 800ad40:	9313      	str	r3, [sp, #76]	; 0x4c
 800ad42:	e740      	b.n	800abc6 <_strtod_l+0x6de>
 800ad44:	463a      	mov	r2, r7
 800ad46:	4620      	mov	r0, r4
 800ad48:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ad4a:	f002 fd35 	bl	800d7b8 <__lshift>
 800ad4e:	901a      	str	r0, [sp, #104]	; 0x68
 800ad50:	2800      	cmp	r0, #0
 800ad52:	f47f af68 	bne.w	800ac26 <_strtod_l+0x73e>
 800ad56:	e605      	b.n	800a964 <_strtod_l+0x47c>
 800ad58:	0800e7d8 	.word	0x0800e7d8
 800ad5c:	fffffc02 	.word	0xfffffc02
 800ad60:	7ff00000 	.word	0x7ff00000
 800ad64:	39500000 	.word	0x39500000
 800ad68:	46ca      	mov	sl, r9
 800ad6a:	d165      	bne.n	800ae38 <_strtod_l+0x950>
 800ad6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad6e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ad72:	b352      	cbz	r2, 800adca <_strtod_l+0x8e2>
 800ad74:	4a9e      	ldr	r2, [pc, #632]	; (800aff0 <_strtod_l+0xb08>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d12a      	bne.n	800add0 <_strtod_l+0x8e8>
 800ad7a:	9b05      	ldr	r3, [sp, #20]
 800ad7c:	4641      	mov	r1, r8
 800ad7e:	b1fb      	cbz	r3, 800adc0 <_strtod_l+0x8d8>
 800ad80:	4b9c      	ldr	r3, [pc, #624]	; (800aff4 <_strtod_l+0xb0c>)
 800ad82:	f04f 32ff 	mov.w	r2, #4294967295
 800ad86:	ea09 0303 	and.w	r3, r9, r3
 800ad8a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ad8e:	d81a      	bhi.n	800adc6 <_strtod_l+0x8de>
 800ad90:	0d1b      	lsrs	r3, r3, #20
 800ad92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ad96:	fa02 f303 	lsl.w	r3, r2, r3
 800ad9a:	4299      	cmp	r1, r3
 800ad9c:	d118      	bne.n	800add0 <_strtod_l+0x8e8>
 800ad9e:	4b96      	ldr	r3, [pc, #600]	; (800aff8 <_strtod_l+0xb10>)
 800ada0:	459a      	cmp	sl, r3
 800ada2:	d102      	bne.n	800adaa <_strtod_l+0x8c2>
 800ada4:	3101      	adds	r1, #1
 800ada6:	f43f addd 	beq.w	800a964 <_strtod_l+0x47c>
 800adaa:	f04f 0800 	mov.w	r8, #0
 800adae:	4b91      	ldr	r3, [pc, #580]	; (800aff4 <_strtod_l+0xb0c>)
 800adb0:	ea0a 0303 	and.w	r3, sl, r3
 800adb4:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800adb8:	9b05      	ldr	r3, [sp, #20]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d19a      	bne.n	800acf4 <_strtod_l+0x80c>
 800adbe:	e5db      	b.n	800a978 <_strtod_l+0x490>
 800adc0:	f04f 33ff 	mov.w	r3, #4294967295
 800adc4:	e7e9      	b.n	800ad9a <_strtod_l+0x8b2>
 800adc6:	4613      	mov	r3, r2
 800adc8:	e7e7      	b.n	800ad9a <_strtod_l+0x8b2>
 800adca:	ea53 0308 	orrs.w	r3, r3, r8
 800adce:	d081      	beq.n	800acd4 <_strtod_l+0x7ec>
 800add0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800add2:	b1e3      	cbz	r3, 800ae0e <_strtod_l+0x926>
 800add4:	ea13 0f0a 	tst.w	r3, sl
 800add8:	d0ee      	beq.n	800adb8 <_strtod_l+0x8d0>
 800adda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800addc:	4640      	mov	r0, r8
 800adde:	4649      	mov	r1, r9
 800ade0:	9a05      	ldr	r2, [sp, #20]
 800ade2:	b1c3      	cbz	r3, 800ae16 <_strtod_l+0x92e>
 800ade4:	f7ff fb5d 	bl	800a4a2 <sulp>
 800ade8:	4602      	mov	r2, r0
 800adea:	460b      	mov	r3, r1
 800adec:	980c      	ldr	r0, [sp, #48]	; 0x30
 800adee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800adf0:	f7f5 fa2c 	bl	800024c <__adddf3>
 800adf4:	4680      	mov	r8, r0
 800adf6:	4689      	mov	r9, r1
 800adf8:	e7de      	b.n	800adb8 <_strtod_l+0x8d0>
 800adfa:	4013      	ands	r3, r2
 800adfc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ae00:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800ae04:	f04f 38ff 	mov.w	r8, #4294967295
 800ae08:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800ae0c:	e7d4      	b.n	800adb8 <_strtod_l+0x8d0>
 800ae0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ae10:	ea13 0f08 	tst.w	r3, r8
 800ae14:	e7e0      	b.n	800add8 <_strtod_l+0x8f0>
 800ae16:	f7ff fb44 	bl	800a4a2 <sulp>
 800ae1a:	4602      	mov	r2, r0
 800ae1c:	460b      	mov	r3, r1
 800ae1e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ae20:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ae22:	f7f5 fa11 	bl	8000248 <__aeabi_dsub>
 800ae26:	2200      	movs	r2, #0
 800ae28:	2300      	movs	r3, #0
 800ae2a:	4680      	mov	r8, r0
 800ae2c:	4689      	mov	r9, r1
 800ae2e:	f7f5 fe2b 	bl	8000a88 <__aeabi_dcmpeq>
 800ae32:	2800      	cmp	r0, #0
 800ae34:	d0c0      	beq.n	800adb8 <_strtod_l+0x8d0>
 800ae36:	e606      	b.n	800aa46 <_strtod_l+0x55e>
 800ae38:	4659      	mov	r1, fp
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	f002 fe8e 	bl	800db5c <__ratio>
 800ae40:	4602      	mov	r2, r0
 800ae42:	460b      	mov	r3, r1
 800ae44:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ae48:	2200      	movs	r2, #0
 800ae4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ae4e:	f7f5 fe2f 	bl	8000ab0 <__aeabi_dcmple>
 800ae52:	2800      	cmp	r0, #0
 800ae54:	d06f      	beq.n	800af36 <_strtod_l+0xa4e>
 800ae56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d17c      	bne.n	800af56 <_strtod_l+0xa6e>
 800ae5c:	f1b8 0f00 	cmp.w	r8, #0
 800ae60:	d159      	bne.n	800af16 <_strtod_l+0xa2e>
 800ae62:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d17b      	bne.n	800af62 <_strtod_l+0xa7a>
 800ae6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ae6e:	2200      	movs	r2, #0
 800ae70:	4b62      	ldr	r3, [pc, #392]	; (800affc <_strtod_l+0xb14>)
 800ae72:	f7f5 fe13 	bl	8000a9c <__aeabi_dcmplt>
 800ae76:	2800      	cmp	r0, #0
 800ae78:	d15a      	bne.n	800af30 <_strtod_l+0xa48>
 800ae7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ae7e:	2200      	movs	r2, #0
 800ae80:	4b5f      	ldr	r3, [pc, #380]	; (800b000 <_strtod_l+0xb18>)
 800ae82:	f7f5 fb99 	bl	80005b8 <__aeabi_dmul>
 800ae86:	4605      	mov	r5, r0
 800ae88:	460f      	mov	r7, r1
 800ae8a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800ae8e:	9506      	str	r5, [sp, #24]
 800ae90:	9307      	str	r3, [sp, #28]
 800ae92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae96:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ae9a:	4b56      	ldr	r3, [pc, #344]	; (800aff4 <_strtod_l+0xb0c>)
 800ae9c:	4a55      	ldr	r2, [pc, #340]	; (800aff4 <_strtod_l+0xb0c>)
 800ae9e:	ea0a 0303 	and.w	r3, sl, r3
 800aea2:	9313      	str	r3, [sp, #76]	; 0x4c
 800aea4:	4b57      	ldr	r3, [pc, #348]	; (800b004 <_strtod_l+0xb1c>)
 800aea6:	ea0a 0202 	and.w	r2, sl, r2
 800aeaa:	429a      	cmp	r2, r3
 800aeac:	f040 80b0 	bne.w	800b010 <_strtod_l+0xb28>
 800aeb0:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800aeb4:	4640      	mov	r0, r8
 800aeb6:	4649      	mov	r1, r9
 800aeb8:	f002 fd92 	bl	800d9e0 <__ulp>
 800aebc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aec0:	f7f5 fb7a 	bl	80005b8 <__aeabi_dmul>
 800aec4:	4642      	mov	r2, r8
 800aec6:	464b      	mov	r3, r9
 800aec8:	f7f5 f9c0 	bl	800024c <__adddf3>
 800aecc:	f8df a124 	ldr.w	sl, [pc, #292]	; 800aff4 <_strtod_l+0xb0c>
 800aed0:	4a4d      	ldr	r2, [pc, #308]	; (800b008 <_strtod_l+0xb20>)
 800aed2:	ea01 0a0a 	and.w	sl, r1, sl
 800aed6:	4592      	cmp	sl, r2
 800aed8:	4680      	mov	r8, r0
 800aeda:	d948      	bls.n	800af6e <_strtod_l+0xa86>
 800aedc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aede:	4b46      	ldr	r3, [pc, #280]	; (800aff8 <_strtod_l+0xb10>)
 800aee0:	429a      	cmp	r2, r3
 800aee2:	d103      	bne.n	800aeec <_strtod_l+0xa04>
 800aee4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aee6:	3301      	adds	r3, #1
 800aee8:	f43f ad3c 	beq.w	800a964 <_strtod_l+0x47c>
 800aeec:	f04f 38ff 	mov.w	r8, #4294967295
 800aef0:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800aff8 <_strtod_l+0xb10>
 800aef4:	4620      	mov	r0, r4
 800aef6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800aef8:	f002 fa46 	bl	800d388 <_Bfree>
 800aefc:	4620      	mov	r0, r4
 800aefe:	9908      	ldr	r1, [sp, #32]
 800af00:	f002 fa42 	bl	800d388 <_Bfree>
 800af04:	4659      	mov	r1, fp
 800af06:	4620      	mov	r0, r4
 800af08:	f002 fa3e 	bl	800d388 <_Bfree>
 800af0c:	4631      	mov	r1, r6
 800af0e:	4620      	mov	r0, r4
 800af10:	f002 fa3a 	bl	800d388 <_Bfree>
 800af14:	e605      	b.n	800ab22 <_strtod_l+0x63a>
 800af16:	f1b8 0f01 	cmp.w	r8, #1
 800af1a:	d103      	bne.n	800af24 <_strtod_l+0xa3c>
 800af1c:	f1b9 0f00 	cmp.w	r9, #0
 800af20:	f43f ad91 	beq.w	800aa46 <_strtod_l+0x55e>
 800af24:	2200      	movs	r2, #0
 800af26:	4b39      	ldr	r3, [pc, #228]	; (800b00c <_strtod_l+0xb24>)
 800af28:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800af2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af2e:	e016      	b.n	800af5e <_strtod_l+0xa76>
 800af30:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800af32:	4f33      	ldr	r7, [pc, #204]	; (800b000 <_strtod_l+0xb18>)
 800af34:	e7a9      	b.n	800ae8a <_strtod_l+0x9a2>
 800af36:	4b32      	ldr	r3, [pc, #200]	; (800b000 <_strtod_l+0xb18>)
 800af38:	2200      	movs	r2, #0
 800af3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800af3e:	f7f5 fb3b 	bl	80005b8 <__aeabi_dmul>
 800af42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af44:	4605      	mov	r5, r0
 800af46:	460f      	mov	r7, r1
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d09e      	beq.n	800ae8a <_strtod_l+0x9a2>
 800af4c:	4602      	mov	r2, r0
 800af4e:	460b      	mov	r3, r1
 800af50:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af54:	e79d      	b.n	800ae92 <_strtod_l+0x9aa>
 800af56:	2200      	movs	r2, #0
 800af58:	4b28      	ldr	r3, [pc, #160]	; (800affc <_strtod_l+0xb14>)
 800af5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af5e:	4f27      	ldr	r7, [pc, #156]	; (800affc <_strtod_l+0xb14>)
 800af60:	e797      	b.n	800ae92 <_strtod_l+0x9aa>
 800af62:	2200      	movs	r2, #0
 800af64:	4b29      	ldr	r3, [pc, #164]	; (800b00c <_strtod_l+0xb24>)
 800af66:	4645      	mov	r5, r8
 800af68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af6c:	e7f7      	b.n	800af5e <_strtod_l+0xa76>
 800af6e:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800af72:	9b05      	ldr	r3, [sp, #20]
 800af74:	46ca      	mov	sl, r9
 800af76:	2b00      	cmp	r3, #0
 800af78:	d1bc      	bne.n	800aef4 <_strtod_l+0xa0c>
 800af7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800af7e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800af80:	0d1b      	lsrs	r3, r3, #20
 800af82:	051b      	lsls	r3, r3, #20
 800af84:	429a      	cmp	r2, r3
 800af86:	d1b5      	bne.n	800aef4 <_strtod_l+0xa0c>
 800af88:	4628      	mov	r0, r5
 800af8a:	4639      	mov	r1, r7
 800af8c:	f7f6 f96e 	bl	800126c <__aeabi_d2lz>
 800af90:	f7f5 fae4 	bl	800055c <__aeabi_l2d>
 800af94:	4602      	mov	r2, r0
 800af96:	460b      	mov	r3, r1
 800af98:	4628      	mov	r0, r5
 800af9a:	4639      	mov	r1, r7
 800af9c:	f7f5 f954 	bl	8000248 <__aeabi_dsub>
 800afa0:	460b      	mov	r3, r1
 800afa2:	4602      	mov	r2, r0
 800afa4:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 800afa8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800afac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afae:	ea4a 0a08 	orr.w	sl, sl, r8
 800afb2:	ea5a 0a03 	orrs.w	sl, sl, r3
 800afb6:	d06c      	beq.n	800b092 <_strtod_l+0xbaa>
 800afb8:	a309      	add	r3, pc, #36	; (adr r3, 800afe0 <_strtod_l+0xaf8>)
 800afba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afbe:	f7f5 fd6d 	bl	8000a9c <__aeabi_dcmplt>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	f47f acd8 	bne.w	800a978 <_strtod_l+0x490>
 800afc8:	a307      	add	r3, pc, #28	; (adr r3, 800afe8 <_strtod_l+0xb00>)
 800afca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afd2:	f7f5 fd81 	bl	8000ad8 <__aeabi_dcmpgt>
 800afd6:	2800      	cmp	r0, #0
 800afd8:	d08c      	beq.n	800aef4 <_strtod_l+0xa0c>
 800afda:	e4cd      	b.n	800a978 <_strtod_l+0x490>
 800afdc:	f3af 8000 	nop.w
 800afe0:	94a03595 	.word	0x94a03595
 800afe4:	3fdfffff 	.word	0x3fdfffff
 800afe8:	35afe535 	.word	0x35afe535
 800afec:	3fe00000 	.word	0x3fe00000
 800aff0:	000fffff 	.word	0x000fffff
 800aff4:	7ff00000 	.word	0x7ff00000
 800aff8:	7fefffff 	.word	0x7fefffff
 800affc:	3ff00000 	.word	0x3ff00000
 800b000:	3fe00000 	.word	0x3fe00000
 800b004:	7fe00000 	.word	0x7fe00000
 800b008:	7c9fffff 	.word	0x7c9fffff
 800b00c:	bff00000 	.word	0xbff00000
 800b010:	9b05      	ldr	r3, [sp, #20]
 800b012:	b333      	cbz	r3, 800b062 <_strtod_l+0xb7a>
 800b014:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b016:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b01a:	d822      	bhi.n	800b062 <_strtod_l+0xb7a>
 800b01c:	a328      	add	r3, pc, #160	; (adr r3, 800b0c0 <_strtod_l+0xbd8>)
 800b01e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b022:	4628      	mov	r0, r5
 800b024:	4639      	mov	r1, r7
 800b026:	f7f5 fd43 	bl	8000ab0 <__aeabi_dcmple>
 800b02a:	b1a0      	cbz	r0, 800b056 <_strtod_l+0xb6e>
 800b02c:	4639      	mov	r1, r7
 800b02e:	4628      	mov	r0, r5
 800b030:	f7f5 fd9a 	bl	8000b68 <__aeabi_d2uiz>
 800b034:	2801      	cmp	r0, #1
 800b036:	bf38      	it	cc
 800b038:	2001      	movcc	r0, #1
 800b03a:	f7f5 fa43 	bl	80004c4 <__aeabi_ui2d>
 800b03e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b040:	4605      	mov	r5, r0
 800b042:	460f      	mov	r7, r1
 800b044:	bb03      	cbnz	r3, 800b088 <_strtod_l+0xba0>
 800b046:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b04a:	9014      	str	r0, [sp, #80]	; 0x50
 800b04c:	9315      	str	r3, [sp, #84]	; 0x54
 800b04e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b052:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b056:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b058:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b05a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b05e:	1a9b      	subs	r3, r3, r2
 800b060:	9311      	str	r3, [sp, #68]	; 0x44
 800b062:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b064:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b066:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800b06a:	f002 fcb9 	bl	800d9e0 <__ulp>
 800b06e:	4602      	mov	r2, r0
 800b070:	460b      	mov	r3, r1
 800b072:	4640      	mov	r0, r8
 800b074:	4649      	mov	r1, r9
 800b076:	f7f5 fa9f 	bl	80005b8 <__aeabi_dmul>
 800b07a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b07c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b07e:	f7f5 f8e5 	bl	800024c <__adddf3>
 800b082:	4680      	mov	r8, r0
 800b084:	4689      	mov	r9, r1
 800b086:	e774      	b.n	800af72 <_strtod_l+0xa8a>
 800b088:	4602      	mov	r2, r0
 800b08a:	460b      	mov	r3, r1
 800b08c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800b090:	e7dd      	b.n	800b04e <_strtod_l+0xb66>
 800b092:	a30d      	add	r3, pc, #52	; (adr r3, 800b0c8 <_strtod_l+0xbe0>)
 800b094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b098:	f7f5 fd00 	bl	8000a9c <__aeabi_dcmplt>
 800b09c:	e79b      	b.n	800afd6 <_strtod_l+0xaee>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	930e      	str	r3, [sp, #56]	; 0x38
 800b0a2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b0a6:	6013      	str	r3, [r2, #0]
 800b0a8:	f7ff ba5b 	b.w	800a562 <_strtod_l+0x7a>
 800b0ac:	2a65      	cmp	r2, #101	; 0x65
 800b0ae:	f43f ab52 	beq.w	800a756 <_strtod_l+0x26e>
 800b0b2:	2a45      	cmp	r2, #69	; 0x45
 800b0b4:	f43f ab4f 	beq.w	800a756 <_strtod_l+0x26e>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	f7ff bb87 	b.w	800a7cc <_strtod_l+0x2e4>
 800b0be:	bf00      	nop
 800b0c0:	ffc00000 	.word	0xffc00000
 800b0c4:	41dfffff 	.word	0x41dfffff
 800b0c8:	94a03595 	.word	0x94a03595
 800b0cc:	3fcfffff 	.word	0x3fcfffff

0800b0d0 <strtod>:
 800b0d0:	460a      	mov	r2, r1
 800b0d2:	4601      	mov	r1, r0
 800b0d4:	4802      	ldr	r0, [pc, #8]	; (800b0e0 <strtod+0x10>)
 800b0d6:	4b03      	ldr	r3, [pc, #12]	; (800b0e4 <strtod+0x14>)
 800b0d8:	6800      	ldr	r0, [r0, #0]
 800b0da:	f7ff ba05 	b.w	800a4e8 <_strtod_l>
 800b0de:	bf00      	nop
 800b0e0:	2000027c 	.word	0x2000027c
 800b0e4:	200000c4 	.word	0x200000c4

0800b0e8 <__cvt>:
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ee:	461f      	mov	r7, r3
 800b0f0:	bfbb      	ittet	lt
 800b0f2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800b0f6:	461f      	movlt	r7, r3
 800b0f8:	2300      	movge	r3, #0
 800b0fa:	232d      	movlt	r3, #45	; 0x2d
 800b0fc:	b088      	sub	sp, #32
 800b0fe:	4614      	mov	r4, r2
 800b100:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b102:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b104:	7013      	strb	r3, [r2, #0]
 800b106:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b108:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800b10c:	f023 0820 	bic.w	r8, r3, #32
 800b110:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b114:	d005      	beq.n	800b122 <__cvt+0x3a>
 800b116:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b11a:	d100      	bne.n	800b11e <__cvt+0x36>
 800b11c:	3501      	adds	r5, #1
 800b11e:	2302      	movs	r3, #2
 800b120:	e000      	b.n	800b124 <__cvt+0x3c>
 800b122:	2303      	movs	r3, #3
 800b124:	aa07      	add	r2, sp, #28
 800b126:	9204      	str	r2, [sp, #16]
 800b128:	aa06      	add	r2, sp, #24
 800b12a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b12e:	e9cd 3500 	strd	r3, r5, [sp]
 800b132:	4622      	mov	r2, r4
 800b134:	463b      	mov	r3, r7
 800b136:	f000 fe9b 	bl	800be70 <_dtoa_r>
 800b13a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b13e:	4606      	mov	r6, r0
 800b140:	d102      	bne.n	800b148 <__cvt+0x60>
 800b142:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b144:	07db      	lsls	r3, r3, #31
 800b146:	d522      	bpl.n	800b18e <__cvt+0xa6>
 800b148:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b14c:	eb06 0905 	add.w	r9, r6, r5
 800b150:	d110      	bne.n	800b174 <__cvt+0x8c>
 800b152:	7833      	ldrb	r3, [r6, #0]
 800b154:	2b30      	cmp	r3, #48	; 0x30
 800b156:	d10a      	bne.n	800b16e <__cvt+0x86>
 800b158:	2200      	movs	r2, #0
 800b15a:	2300      	movs	r3, #0
 800b15c:	4620      	mov	r0, r4
 800b15e:	4639      	mov	r1, r7
 800b160:	f7f5 fc92 	bl	8000a88 <__aeabi_dcmpeq>
 800b164:	b918      	cbnz	r0, 800b16e <__cvt+0x86>
 800b166:	f1c5 0501 	rsb	r5, r5, #1
 800b16a:	f8ca 5000 	str.w	r5, [sl]
 800b16e:	f8da 3000 	ldr.w	r3, [sl]
 800b172:	4499      	add	r9, r3
 800b174:	2200      	movs	r2, #0
 800b176:	2300      	movs	r3, #0
 800b178:	4620      	mov	r0, r4
 800b17a:	4639      	mov	r1, r7
 800b17c:	f7f5 fc84 	bl	8000a88 <__aeabi_dcmpeq>
 800b180:	b108      	cbz	r0, 800b186 <__cvt+0x9e>
 800b182:	f8cd 901c 	str.w	r9, [sp, #28]
 800b186:	2230      	movs	r2, #48	; 0x30
 800b188:	9b07      	ldr	r3, [sp, #28]
 800b18a:	454b      	cmp	r3, r9
 800b18c:	d307      	bcc.n	800b19e <__cvt+0xb6>
 800b18e:	4630      	mov	r0, r6
 800b190:	9b07      	ldr	r3, [sp, #28]
 800b192:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b194:	1b9b      	subs	r3, r3, r6
 800b196:	6013      	str	r3, [r2, #0]
 800b198:	b008      	add	sp, #32
 800b19a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b19e:	1c59      	adds	r1, r3, #1
 800b1a0:	9107      	str	r1, [sp, #28]
 800b1a2:	701a      	strb	r2, [r3, #0]
 800b1a4:	e7f0      	b.n	800b188 <__cvt+0xa0>

0800b1a6 <__exponent>:
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1aa:	2900      	cmp	r1, #0
 800b1ac:	f803 2b02 	strb.w	r2, [r3], #2
 800b1b0:	bfb6      	itet	lt
 800b1b2:	222d      	movlt	r2, #45	; 0x2d
 800b1b4:	222b      	movge	r2, #43	; 0x2b
 800b1b6:	4249      	neglt	r1, r1
 800b1b8:	2909      	cmp	r1, #9
 800b1ba:	7042      	strb	r2, [r0, #1]
 800b1bc:	dd2a      	ble.n	800b214 <__exponent+0x6e>
 800b1be:	f10d 0207 	add.w	r2, sp, #7
 800b1c2:	4617      	mov	r7, r2
 800b1c4:	260a      	movs	r6, #10
 800b1c6:	fb91 f5f6 	sdiv	r5, r1, r6
 800b1ca:	4694      	mov	ip, r2
 800b1cc:	fb06 1415 	mls	r4, r6, r5, r1
 800b1d0:	3430      	adds	r4, #48	; 0x30
 800b1d2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b1d6:	460c      	mov	r4, r1
 800b1d8:	2c63      	cmp	r4, #99	; 0x63
 800b1da:	4629      	mov	r1, r5
 800b1dc:	f102 32ff 	add.w	r2, r2, #4294967295
 800b1e0:	dcf1      	bgt.n	800b1c6 <__exponent+0x20>
 800b1e2:	3130      	adds	r1, #48	; 0x30
 800b1e4:	f1ac 0402 	sub.w	r4, ip, #2
 800b1e8:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b1ec:	4622      	mov	r2, r4
 800b1ee:	1c41      	adds	r1, r0, #1
 800b1f0:	42ba      	cmp	r2, r7
 800b1f2:	d30a      	bcc.n	800b20a <__exponent+0x64>
 800b1f4:	f10d 0209 	add.w	r2, sp, #9
 800b1f8:	eba2 020c 	sub.w	r2, r2, ip
 800b1fc:	42bc      	cmp	r4, r7
 800b1fe:	bf88      	it	hi
 800b200:	2200      	movhi	r2, #0
 800b202:	4413      	add	r3, r2
 800b204:	1a18      	subs	r0, r3, r0
 800b206:	b003      	add	sp, #12
 800b208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b20a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b20e:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b212:	e7ed      	b.n	800b1f0 <__exponent+0x4a>
 800b214:	2330      	movs	r3, #48	; 0x30
 800b216:	3130      	adds	r1, #48	; 0x30
 800b218:	7083      	strb	r3, [r0, #2]
 800b21a:	70c1      	strb	r1, [r0, #3]
 800b21c:	1d03      	adds	r3, r0, #4
 800b21e:	e7f1      	b.n	800b204 <__exponent+0x5e>

0800b220 <_printf_float>:
 800b220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b224:	b091      	sub	sp, #68	; 0x44
 800b226:	460c      	mov	r4, r1
 800b228:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800b22c:	4616      	mov	r6, r2
 800b22e:	461f      	mov	r7, r3
 800b230:	4605      	mov	r5, r0
 800b232:	f000 fcf7 	bl	800bc24 <_localeconv_r>
 800b236:	6803      	ldr	r3, [r0, #0]
 800b238:	4618      	mov	r0, r3
 800b23a:	9309      	str	r3, [sp, #36]	; 0x24
 800b23c:	f7f4 fff8 	bl	8000230 <strlen>
 800b240:	2300      	movs	r3, #0
 800b242:	930e      	str	r3, [sp, #56]	; 0x38
 800b244:	f8d8 3000 	ldr.w	r3, [r8]
 800b248:	900a      	str	r0, [sp, #40]	; 0x28
 800b24a:	3307      	adds	r3, #7
 800b24c:	f023 0307 	bic.w	r3, r3, #7
 800b250:	f103 0208 	add.w	r2, r3, #8
 800b254:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b258:	f8d4 b000 	ldr.w	fp, [r4]
 800b25c:	f8c8 2000 	str.w	r2, [r8]
 800b260:	e9d3 a800 	ldrd	sl, r8, [r3]
 800b264:	4652      	mov	r2, sl
 800b266:	4643      	mov	r3, r8
 800b268:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b26c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800b270:	930b      	str	r3, [sp, #44]	; 0x2c
 800b272:	f04f 32ff 	mov.w	r2, #4294967295
 800b276:	4650      	mov	r0, sl
 800b278:	4b9c      	ldr	r3, [pc, #624]	; (800b4ec <_printf_float+0x2cc>)
 800b27a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b27c:	f7f5 fc36 	bl	8000aec <__aeabi_dcmpun>
 800b280:	bb70      	cbnz	r0, 800b2e0 <_printf_float+0xc0>
 800b282:	f04f 32ff 	mov.w	r2, #4294967295
 800b286:	4650      	mov	r0, sl
 800b288:	4b98      	ldr	r3, [pc, #608]	; (800b4ec <_printf_float+0x2cc>)
 800b28a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b28c:	f7f5 fc10 	bl	8000ab0 <__aeabi_dcmple>
 800b290:	bb30      	cbnz	r0, 800b2e0 <_printf_float+0xc0>
 800b292:	2200      	movs	r2, #0
 800b294:	2300      	movs	r3, #0
 800b296:	4650      	mov	r0, sl
 800b298:	4641      	mov	r1, r8
 800b29a:	f7f5 fbff 	bl	8000a9c <__aeabi_dcmplt>
 800b29e:	b110      	cbz	r0, 800b2a6 <_printf_float+0x86>
 800b2a0:	232d      	movs	r3, #45	; 0x2d
 800b2a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2a6:	4a92      	ldr	r2, [pc, #584]	; (800b4f0 <_printf_float+0x2d0>)
 800b2a8:	4b92      	ldr	r3, [pc, #584]	; (800b4f4 <_printf_float+0x2d4>)
 800b2aa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800b2ae:	bf94      	ite	ls
 800b2b0:	4690      	movls	r8, r2
 800b2b2:	4698      	movhi	r8, r3
 800b2b4:	2303      	movs	r3, #3
 800b2b6:	f04f 0a00 	mov.w	sl, #0
 800b2ba:	6123      	str	r3, [r4, #16]
 800b2bc:	f02b 0304 	bic.w	r3, fp, #4
 800b2c0:	6023      	str	r3, [r4, #0]
 800b2c2:	4633      	mov	r3, r6
 800b2c4:	4621      	mov	r1, r4
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	9700      	str	r7, [sp, #0]
 800b2ca:	aa0f      	add	r2, sp, #60	; 0x3c
 800b2cc:	f000 f9d6 	bl	800b67c <_printf_common>
 800b2d0:	3001      	adds	r0, #1
 800b2d2:	f040 8090 	bne.w	800b3f6 <_printf_float+0x1d6>
 800b2d6:	f04f 30ff 	mov.w	r0, #4294967295
 800b2da:	b011      	add	sp, #68	; 0x44
 800b2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2e0:	4652      	mov	r2, sl
 800b2e2:	4643      	mov	r3, r8
 800b2e4:	4650      	mov	r0, sl
 800b2e6:	4641      	mov	r1, r8
 800b2e8:	f7f5 fc00 	bl	8000aec <__aeabi_dcmpun>
 800b2ec:	b148      	cbz	r0, 800b302 <_printf_float+0xe2>
 800b2ee:	f1b8 0f00 	cmp.w	r8, #0
 800b2f2:	bfb8      	it	lt
 800b2f4:	232d      	movlt	r3, #45	; 0x2d
 800b2f6:	4a80      	ldr	r2, [pc, #512]	; (800b4f8 <_printf_float+0x2d8>)
 800b2f8:	bfb8      	it	lt
 800b2fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b2fe:	4b7f      	ldr	r3, [pc, #508]	; (800b4fc <_printf_float+0x2dc>)
 800b300:	e7d3      	b.n	800b2aa <_printf_float+0x8a>
 800b302:	6863      	ldr	r3, [r4, #4]
 800b304:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800b308:	1c5a      	adds	r2, r3, #1
 800b30a:	d142      	bne.n	800b392 <_printf_float+0x172>
 800b30c:	2306      	movs	r3, #6
 800b30e:	6063      	str	r3, [r4, #4]
 800b310:	2200      	movs	r2, #0
 800b312:	9206      	str	r2, [sp, #24]
 800b314:	aa0e      	add	r2, sp, #56	; 0x38
 800b316:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800b31a:	aa0d      	add	r2, sp, #52	; 0x34
 800b31c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800b320:	9203      	str	r2, [sp, #12]
 800b322:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b326:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b32a:	6023      	str	r3, [r4, #0]
 800b32c:	6863      	ldr	r3, [r4, #4]
 800b32e:	4652      	mov	r2, sl
 800b330:	9300      	str	r3, [sp, #0]
 800b332:	4628      	mov	r0, r5
 800b334:	4643      	mov	r3, r8
 800b336:	910b      	str	r1, [sp, #44]	; 0x2c
 800b338:	f7ff fed6 	bl	800b0e8 <__cvt>
 800b33c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b33e:	4680      	mov	r8, r0
 800b340:	2947      	cmp	r1, #71	; 0x47
 800b342:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b344:	d108      	bne.n	800b358 <_printf_float+0x138>
 800b346:	1cc8      	adds	r0, r1, #3
 800b348:	db02      	blt.n	800b350 <_printf_float+0x130>
 800b34a:	6863      	ldr	r3, [r4, #4]
 800b34c:	4299      	cmp	r1, r3
 800b34e:	dd40      	ble.n	800b3d2 <_printf_float+0x1b2>
 800b350:	f1a9 0902 	sub.w	r9, r9, #2
 800b354:	fa5f f989 	uxtb.w	r9, r9
 800b358:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b35c:	d81f      	bhi.n	800b39e <_printf_float+0x17e>
 800b35e:	464a      	mov	r2, r9
 800b360:	3901      	subs	r1, #1
 800b362:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b366:	910d      	str	r1, [sp, #52]	; 0x34
 800b368:	f7ff ff1d 	bl	800b1a6 <__exponent>
 800b36c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b36e:	4682      	mov	sl, r0
 800b370:	1813      	adds	r3, r2, r0
 800b372:	2a01      	cmp	r2, #1
 800b374:	6123      	str	r3, [r4, #16]
 800b376:	dc02      	bgt.n	800b37e <_printf_float+0x15e>
 800b378:	6822      	ldr	r2, [r4, #0]
 800b37a:	07d2      	lsls	r2, r2, #31
 800b37c:	d501      	bpl.n	800b382 <_printf_float+0x162>
 800b37e:	3301      	adds	r3, #1
 800b380:	6123      	str	r3, [r4, #16]
 800b382:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b386:	2b00      	cmp	r3, #0
 800b388:	d09b      	beq.n	800b2c2 <_printf_float+0xa2>
 800b38a:	232d      	movs	r3, #45	; 0x2d
 800b38c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b390:	e797      	b.n	800b2c2 <_printf_float+0xa2>
 800b392:	2947      	cmp	r1, #71	; 0x47
 800b394:	d1bc      	bne.n	800b310 <_printf_float+0xf0>
 800b396:	2b00      	cmp	r3, #0
 800b398:	d1ba      	bne.n	800b310 <_printf_float+0xf0>
 800b39a:	2301      	movs	r3, #1
 800b39c:	e7b7      	b.n	800b30e <_printf_float+0xee>
 800b39e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800b3a2:	d118      	bne.n	800b3d6 <_printf_float+0x1b6>
 800b3a4:	2900      	cmp	r1, #0
 800b3a6:	6863      	ldr	r3, [r4, #4]
 800b3a8:	dd0b      	ble.n	800b3c2 <_printf_float+0x1a2>
 800b3aa:	6121      	str	r1, [r4, #16]
 800b3ac:	b913      	cbnz	r3, 800b3b4 <_printf_float+0x194>
 800b3ae:	6822      	ldr	r2, [r4, #0]
 800b3b0:	07d0      	lsls	r0, r2, #31
 800b3b2:	d502      	bpl.n	800b3ba <_printf_float+0x19a>
 800b3b4:	3301      	adds	r3, #1
 800b3b6:	440b      	add	r3, r1
 800b3b8:	6123      	str	r3, [r4, #16]
 800b3ba:	f04f 0a00 	mov.w	sl, #0
 800b3be:	65a1      	str	r1, [r4, #88]	; 0x58
 800b3c0:	e7df      	b.n	800b382 <_printf_float+0x162>
 800b3c2:	b913      	cbnz	r3, 800b3ca <_printf_float+0x1aa>
 800b3c4:	6822      	ldr	r2, [r4, #0]
 800b3c6:	07d2      	lsls	r2, r2, #31
 800b3c8:	d501      	bpl.n	800b3ce <_printf_float+0x1ae>
 800b3ca:	3302      	adds	r3, #2
 800b3cc:	e7f4      	b.n	800b3b8 <_printf_float+0x198>
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	e7f2      	b.n	800b3b8 <_printf_float+0x198>
 800b3d2:	f04f 0967 	mov.w	r9, #103	; 0x67
 800b3d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3d8:	4299      	cmp	r1, r3
 800b3da:	db05      	blt.n	800b3e8 <_printf_float+0x1c8>
 800b3dc:	6823      	ldr	r3, [r4, #0]
 800b3de:	6121      	str	r1, [r4, #16]
 800b3e0:	07d8      	lsls	r0, r3, #31
 800b3e2:	d5ea      	bpl.n	800b3ba <_printf_float+0x19a>
 800b3e4:	1c4b      	adds	r3, r1, #1
 800b3e6:	e7e7      	b.n	800b3b8 <_printf_float+0x198>
 800b3e8:	2900      	cmp	r1, #0
 800b3ea:	bfcc      	ite	gt
 800b3ec:	2201      	movgt	r2, #1
 800b3ee:	f1c1 0202 	rsble	r2, r1, #2
 800b3f2:	4413      	add	r3, r2
 800b3f4:	e7e0      	b.n	800b3b8 <_printf_float+0x198>
 800b3f6:	6823      	ldr	r3, [r4, #0]
 800b3f8:	055a      	lsls	r2, r3, #21
 800b3fa:	d407      	bmi.n	800b40c <_printf_float+0x1ec>
 800b3fc:	6923      	ldr	r3, [r4, #16]
 800b3fe:	4642      	mov	r2, r8
 800b400:	4631      	mov	r1, r6
 800b402:	4628      	mov	r0, r5
 800b404:	47b8      	blx	r7
 800b406:	3001      	adds	r0, #1
 800b408:	d12b      	bne.n	800b462 <_printf_float+0x242>
 800b40a:	e764      	b.n	800b2d6 <_printf_float+0xb6>
 800b40c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b410:	f240 80dd 	bls.w	800b5ce <_printf_float+0x3ae>
 800b414:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b418:	2200      	movs	r2, #0
 800b41a:	2300      	movs	r3, #0
 800b41c:	f7f5 fb34 	bl	8000a88 <__aeabi_dcmpeq>
 800b420:	2800      	cmp	r0, #0
 800b422:	d033      	beq.n	800b48c <_printf_float+0x26c>
 800b424:	2301      	movs	r3, #1
 800b426:	4631      	mov	r1, r6
 800b428:	4628      	mov	r0, r5
 800b42a:	4a35      	ldr	r2, [pc, #212]	; (800b500 <_printf_float+0x2e0>)
 800b42c:	47b8      	blx	r7
 800b42e:	3001      	adds	r0, #1
 800b430:	f43f af51 	beq.w	800b2d6 <_printf_float+0xb6>
 800b434:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b438:	429a      	cmp	r2, r3
 800b43a:	db02      	blt.n	800b442 <_printf_float+0x222>
 800b43c:	6823      	ldr	r3, [r4, #0]
 800b43e:	07d8      	lsls	r0, r3, #31
 800b440:	d50f      	bpl.n	800b462 <_printf_float+0x242>
 800b442:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b446:	4631      	mov	r1, r6
 800b448:	4628      	mov	r0, r5
 800b44a:	47b8      	blx	r7
 800b44c:	3001      	adds	r0, #1
 800b44e:	f43f af42 	beq.w	800b2d6 <_printf_float+0xb6>
 800b452:	f04f 0800 	mov.w	r8, #0
 800b456:	f104 091a 	add.w	r9, r4, #26
 800b45a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b45c:	3b01      	subs	r3, #1
 800b45e:	4543      	cmp	r3, r8
 800b460:	dc09      	bgt.n	800b476 <_printf_float+0x256>
 800b462:	6823      	ldr	r3, [r4, #0]
 800b464:	079b      	lsls	r3, r3, #30
 800b466:	f100 8104 	bmi.w	800b672 <_printf_float+0x452>
 800b46a:	68e0      	ldr	r0, [r4, #12]
 800b46c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b46e:	4298      	cmp	r0, r3
 800b470:	bfb8      	it	lt
 800b472:	4618      	movlt	r0, r3
 800b474:	e731      	b.n	800b2da <_printf_float+0xba>
 800b476:	2301      	movs	r3, #1
 800b478:	464a      	mov	r2, r9
 800b47a:	4631      	mov	r1, r6
 800b47c:	4628      	mov	r0, r5
 800b47e:	47b8      	blx	r7
 800b480:	3001      	adds	r0, #1
 800b482:	f43f af28 	beq.w	800b2d6 <_printf_float+0xb6>
 800b486:	f108 0801 	add.w	r8, r8, #1
 800b48a:	e7e6      	b.n	800b45a <_printf_float+0x23a>
 800b48c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b48e:	2b00      	cmp	r3, #0
 800b490:	dc38      	bgt.n	800b504 <_printf_float+0x2e4>
 800b492:	2301      	movs	r3, #1
 800b494:	4631      	mov	r1, r6
 800b496:	4628      	mov	r0, r5
 800b498:	4a19      	ldr	r2, [pc, #100]	; (800b500 <_printf_float+0x2e0>)
 800b49a:	47b8      	blx	r7
 800b49c:	3001      	adds	r0, #1
 800b49e:	f43f af1a 	beq.w	800b2d6 <_printf_float+0xb6>
 800b4a2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	d102      	bne.n	800b4b0 <_printf_float+0x290>
 800b4aa:	6823      	ldr	r3, [r4, #0]
 800b4ac:	07d9      	lsls	r1, r3, #31
 800b4ae:	d5d8      	bpl.n	800b462 <_printf_float+0x242>
 800b4b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4b4:	4631      	mov	r1, r6
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	47b8      	blx	r7
 800b4ba:	3001      	adds	r0, #1
 800b4bc:	f43f af0b 	beq.w	800b2d6 <_printf_float+0xb6>
 800b4c0:	f04f 0900 	mov.w	r9, #0
 800b4c4:	f104 0a1a 	add.w	sl, r4, #26
 800b4c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4ca:	425b      	negs	r3, r3
 800b4cc:	454b      	cmp	r3, r9
 800b4ce:	dc01      	bgt.n	800b4d4 <_printf_float+0x2b4>
 800b4d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4d2:	e794      	b.n	800b3fe <_printf_float+0x1de>
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	4652      	mov	r2, sl
 800b4d8:	4631      	mov	r1, r6
 800b4da:	4628      	mov	r0, r5
 800b4dc:	47b8      	blx	r7
 800b4de:	3001      	adds	r0, #1
 800b4e0:	f43f aef9 	beq.w	800b2d6 <_printf_float+0xb6>
 800b4e4:	f109 0901 	add.w	r9, r9, #1
 800b4e8:	e7ee      	b.n	800b4c8 <_printf_float+0x2a8>
 800b4ea:	bf00      	nop
 800b4ec:	7fefffff 	.word	0x7fefffff
 800b4f0:	0800e800 	.word	0x0800e800
 800b4f4:	0800e804 	.word	0x0800e804
 800b4f8:	0800e808 	.word	0x0800e808
 800b4fc:	0800e80c 	.word	0x0800e80c
 800b500:	0800e810 	.word	0x0800e810
 800b504:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b506:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b508:	429a      	cmp	r2, r3
 800b50a:	bfa8      	it	ge
 800b50c:	461a      	movge	r2, r3
 800b50e:	2a00      	cmp	r2, #0
 800b510:	4691      	mov	r9, r2
 800b512:	dc37      	bgt.n	800b584 <_printf_float+0x364>
 800b514:	f04f 0b00 	mov.w	fp, #0
 800b518:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b51c:	f104 021a 	add.w	r2, r4, #26
 800b520:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b524:	ebaa 0309 	sub.w	r3, sl, r9
 800b528:	455b      	cmp	r3, fp
 800b52a:	dc33      	bgt.n	800b594 <_printf_float+0x374>
 800b52c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b530:	429a      	cmp	r2, r3
 800b532:	db3b      	blt.n	800b5ac <_printf_float+0x38c>
 800b534:	6823      	ldr	r3, [r4, #0]
 800b536:	07da      	lsls	r2, r3, #31
 800b538:	d438      	bmi.n	800b5ac <_printf_float+0x38c>
 800b53a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800b53e:	eba2 0903 	sub.w	r9, r2, r3
 800b542:	eba2 020a 	sub.w	r2, r2, sl
 800b546:	4591      	cmp	r9, r2
 800b548:	bfa8      	it	ge
 800b54a:	4691      	movge	r9, r2
 800b54c:	f1b9 0f00 	cmp.w	r9, #0
 800b550:	dc34      	bgt.n	800b5bc <_printf_float+0x39c>
 800b552:	f04f 0800 	mov.w	r8, #0
 800b556:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b55a:	f104 0a1a 	add.w	sl, r4, #26
 800b55e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b562:	1a9b      	subs	r3, r3, r2
 800b564:	eba3 0309 	sub.w	r3, r3, r9
 800b568:	4543      	cmp	r3, r8
 800b56a:	f77f af7a 	ble.w	800b462 <_printf_float+0x242>
 800b56e:	2301      	movs	r3, #1
 800b570:	4652      	mov	r2, sl
 800b572:	4631      	mov	r1, r6
 800b574:	4628      	mov	r0, r5
 800b576:	47b8      	blx	r7
 800b578:	3001      	adds	r0, #1
 800b57a:	f43f aeac 	beq.w	800b2d6 <_printf_float+0xb6>
 800b57e:	f108 0801 	add.w	r8, r8, #1
 800b582:	e7ec      	b.n	800b55e <_printf_float+0x33e>
 800b584:	4613      	mov	r3, r2
 800b586:	4631      	mov	r1, r6
 800b588:	4642      	mov	r2, r8
 800b58a:	4628      	mov	r0, r5
 800b58c:	47b8      	blx	r7
 800b58e:	3001      	adds	r0, #1
 800b590:	d1c0      	bne.n	800b514 <_printf_float+0x2f4>
 800b592:	e6a0      	b.n	800b2d6 <_printf_float+0xb6>
 800b594:	2301      	movs	r3, #1
 800b596:	4631      	mov	r1, r6
 800b598:	4628      	mov	r0, r5
 800b59a:	920b      	str	r2, [sp, #44]	; 0x2c
 800b59c:	47b8      	blx	r7
 800b59e:	3001      	adds	r0, #1
 800b5a0:	f43f ae99 	beq.w	800b2d6 <_printf_float+0xb6>
 800b5a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b5a6:	f10b 0b01 	add.w	fp, fp, #1
 800b5aa:	e7b9      	b.n	800b520 <_printf_float+0x300>
 800b5ac:	4631      	mov	r1, r6
 800b5ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5b2:	4628      	mov	r0, r5
 800b5b4:	47b8      	blx	r7
 800b5b6:	3001      	adds	r0, #1
 800b5b8:	d1bf      	bne.n	800b53a <_printf_float+0x31a>
 800b5ba:	e68c      	b.n	800b2d6 <_printf_float+0xb6>
 800b5bc:	464b      	mov	r3, r9
 800b5be:	4631      	mov	r1, r6
 800b5c0:	4628      	mov	r0, r5
 800b5c2:	eb08 020a 	add.w	r2, r8, sl
 800b5c6:	47b8      	blx	r7
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	d1c2      	bne.n	800b552 <_printf_float+0x332>
 800b5cc:	e683      	b.n	800b2d6 <_printf_float+0xb6>
 800b5ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5d0:	2a01      	cmp	r2, #1
 800b5d2:	dc01      	bgt.n	800b5d8 <_printf_float+0x3b8>
 800b5d4:	07db      	lsls	r3, r3, #31
 800b5d6:	d539      	bpl.n	800b64c <_printf_float+0x42c>
 800b5d8:	2301      	movs	r3, #1
 800b5da:	4642      	mov	r2, r8
 800b5dc:	4631      	mov	r1, r6
 800b5de:	4628      	mov	r0, r5
 800b5e0:	47b8      	blx	r7
 800b5e2:	3001      	adds	r0, #1
 800b5e4:	f43f ae77 	beq.w	800b2d6 <_printf_float+0xb6>
 800b5e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5ec:	4631      	mov	r1, r6
 800b5ee:	4628      	mov	r0, r5
 800b5f0:	47b8      	blx	r7
 800b5f2:	3001      	adds	r0, #1
 800b5f4:	f43f ae6f 	beq.w	800b2d6 <_printf_float+0xb6>
 800b5f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	2300      	movs	r3, #0
 800b600:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800b604:	f7f5 fa40 	bl	8000a88 <__aeabi_dcmpeq>
 800b608:	b9d8      	cbnz	r0, 800b642 <_printf_float+0x422>
 800b60a:	f109 33ff 	add.w	r3, r9, #4294967295
 800b60e:	f108 0201 	add.w	r2, r8, #1
 800b612:	4631      	mov	r1, r6
 800b614:	4628      	mov	r0, r5
 800b616:	47b8      	blx	r7
 800b618:	3001      	adds	r0, #1
 800b61a:	d10e      	bne.n	800b63a <_printf_float+0x41a>
 800b61c:	e65b      	b.n	800b2d6 <_printf_float+0xb6>
 800b61e:	2301      	movs	r3, #1
 800b620:	464a      	mov	r2, r9
 800b622:	4631      	mov	r1, r6
 800b624:	4628      	mov	r0, r5
 800b626:	47b8      	blx	r7
 800b628:	3001      	adds	r0, #1
 800b62a:	f43f ae54 	beq.w	800b2d6 <_printf_float+0xb6>
 800b62e:	f108 0801 	add.w	r8, r8, #1
 800b632:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b634:	3b01      	subs	r3, #1
 800b636:	4543      	cmp	r3, r8
 800b638:	dcf1      	bgt.n	800b61e <_printf_float+0x3fe>
 800b63a:	4653      	mov	r3, sl
 800b63c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b640:	e6de      	b.n	800b400 <_printf_float+0x1e0>
 800b642:	f04f 0800 	mov.w	r8, #0
 800b646:	f104 091a 	add.w	r9, r4, #26
 800b64a:	e7f2      	b.n	800b632 <_printf_float+0x412>
 800b64c:	2301      	movs	r3, #1
 800b64e:	4642      	mov	r2, r8
 800b650:	e7df      	b.n	800b612 <_printf_float+0x3f2>
 800b652:	2301      	movs	r3, #1
 800b654:	464a      	mov	r2, r9
 800b656:	4631      	mov	r1, r6
 800b658:	4628      	mov	r0, r5
 800b65a:	47b8      	blx	r7
 800b65c:	3001      	adds	r0, #1
 800b65e:	f43f ae3a 	beq.w	800b2d6 <_printf_float+0xb6>
 800b662:	f108 0801 	add.w	r8, r8, #1
 800b666:	68e3      	ldr	r3, [r4, #12]
 800b668:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b66a:	1a5b      	subs	r3, r3, r1
 800b66c:	4543      	cmp	r3, r8
 800b66e:	dcf0      	bgt.n	800b652 <_printf_float+0x432>
 800b670:	e6fb      	b.n	800b46a <_printf_float+0x24a>
 800b672:	f04f 0800 	mov.w	r8, #0
 800b676:	f104 0919 	add.w	r9, r4, #25
 800b67a:	e7f4      	b.n	800b666 <_printf_float+0x446>

0800b67c <_printf_common>:
 800b67c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b680:	4616      	mov	r6, r2
 800b682:	4699      	mov	r9, r3
 800b684:	688a      	ldr	r2, [r1, #8]
 800b686:	690b      	ldr	r3, [r1, #16]
 800b688:	4607      	mov	r7, r0
 800b68a:	4293      	cmp	r3, r2
 800b68c:	bfb8      	it	lt
 800b68e:	4613      	movlt	r3, r2
 800b690:	6033      	str	r3, [r6, #0]
 800b692:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b696:	460c      	mov	r4, r1
 800b698:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b69c:	b10a      	cbz	r2, 800b6a2 <_printf_common+0x26>
 800b69e:	3301      	adds	r3, #1
 800b6a0:	6033      	str	r3, [r6, #0]
 800b6a2:	6823      	ldr	r3, [r4, #0]
 800b6a4:	0699      	lsls	r1, r3, #26
 800b6a6:	bf42      	ittt	mi
 800b6a8:	6833      	ldrmi	r3, [r6, #0]
 800b6aa:	3302      	addmi	r3, #2
 800b6ac:	6033      	strmi	r3, [r6, #0]
 800b6ae:	6825      	ldr	r5, [r4, #0]
 800b6b0:	f015 0506 	ands.w	r5, r5, #6
 800b6b4:	d106      	bne.n	800b6c4 <_printf_common+0x48>
 800b6b6:	f104 0a19 	add.w	sl, r4, #25
 800b6ba:	68e3      	ldr	r3, [r4, #12]
 800b6bc:	6832      	ldr	r2, [r6, #0]
 800b6be:	1a9b      	subs	r3, r3, r2
 800b6c0:	42ab      	cmp	r3, r5
 800b6c2:	dc2b      	bgt.n	800b71c <_printf_common+0xa0>
 800b6c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b6c8:	1e13      	subs	r3, r2, #0
 800b6ca:	6822      	ldr	r2, [r4, #0]
 800b6cc:	bf18      	it	ne
 800b6ce:	2301      	movne	r3, #1
 800b6d0:	0692      	lsls	r2, r2, #26
 800b6d2:	d430      	bmi.n	800b736 <_printf_common+0xba>
 800b6d4:	4649      	mov	r1, r9
 800b6d6:	4638      	mov	r0, r7
 800b6d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b6dc:	47c0      	blx	r8
 800b6de:	3001      	adds	r0, #1
 800b6e0:	d023      	beq.n	800b72a <_printf_common+0xae>
 800b6e2:	6823      	ldr	r3, [r4, #0]
 800b6e4:	6922      	ldr	r2, [r4, #16]
 800b6e6:	f003 0306 	and.w	r3, r3, #6
 800b6ea:	2b04      	cmp	r3, #4
 800b6ec:	bf14      	ite	ne
 800b6ee:	2500      	movne	r5, #0
 800b6f0:	6833      	ldreq	r3, [r6, #0]
 800b6f2:	f04f 0600 	mov.w	r6, #0
 800b6f6:	bf08      	it	eq
 800b6f8:	68e5      	ldreq	r5, [r4, #12]
 800b6fa:	f104 041a 	add.w	r4, r4, #26
 800b6fe:	bf08      	it	eq
 800b700:	1aed      	subeq	r5, r5, r3
 800b702:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b706:	bf08      	it	eq
 800b708:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b70c:	4293      	cmp	r3, r2
 800b70e:	bfc4      	itt	gt
 800b710:	1a9b      	subgt	r3, r3, r2
 800b712:	18ed      	addgt	r5, r5, r3
 800b714:	42b5      	cmp	r5, r6
 800b716:	d11a      	bne.n	800b74e <_printf_common+0xd2>
 800b718:	2000      	movs	r0, #0
 800b71a:	e008      	b.n	800b72e <_printf_common+0xb2>
 800b71c:	2301      	movs	r3, #1
 800b71e:	4652      	mov	r2, sl
 800b720:	4649      	mov	r1, r9
 800b722:	4638      	mov	r0, r7
 800b724:	47c0      	blx	r8
 800b726:	3001      	adds	r0, #1
 800b728:	d103      	bne.n	800b732 <_printf_common+0xb6>
 800b72a:	f04f 30ff 	mov.w	r0, #4294967295
 800b72e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b732:	3501      	adds	r5, #1
 800b734:	e7c1      	b.n	800b6ba <_printf_common+0x3e>
 800b736:	2030      	movs	r0, #48	; 0x30
 800b738:	18e1      	adds	r1, r4, r3
 800b73a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b73e:	1c5a      	adds	r2, r3, #1
 800b740:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b744:	4422      	add	r2, r4
 800b746:	3302      	adds	r3, #2
 800b748:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b74c:	e7c2      	b.n	800b6d4 <_printf_common+0x58>
 800b74e:	2301      	movs	r3, #1
 800b750:	4622      	mov	r2, r4
 800b752:	4649      	mov	r1, r9
 800b754:	4638      	mov	r0, r7
 800b756:	47c0      	blx	r8
 800b758:	3001      	adds	r0, #1
 800b75a:	d0e6      	beq.n	800b72a <_printf_common+0xae>
 800b75c:	3601      	adds	r6, #1
 800b75e:	e7d9      	b.n	800b714 <_printf_common+0x98>

0800b760 <_printf_i>:
 800b760:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b764:	7e0f      	ldrb	r7, [r1, #24]
 800b766:	4691      	mov	r9, r2
 800b768:	2f78      	cmp	r7, #120	; 0x78
 800b76a:	4680      	mov	r8, r0
 800b76c:	460c      	mov	r4, r1
 800b76e:	469a      	mov	sl, r3
 800b770:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b772:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b776:	d807      	bhi.n	800b788 <_printf_i+0x28>
 800b778:	2f62      	cmp	r7, #98	; 0x62
 800b77a:	d80a      	bhi.n	800b792 <_printf_i+0x32>
 800b77c:	2f00      	cmp	r7, #0
 800b77e:	f000 80d5 	beq.w	800b92c <_printf_i+0x1cc>
 800b782:	2f58      	cmp	r7, #88	; 0x58
 800b784:	f000 80c1 	beq.w	800b90a <_printf_i+0x1aa>
 800b788:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b78c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b790:	e03a      	b.n	800b808 <_printf_i+0xa8>
 800b792:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b796:	2b15      	cmp	r3, #21
 800b798:	d8f6      	bhi.n	800b788 <_printf_i+0x28>
 800b79a:	a101      	add	r1, pc, #4	; (adr r1, 800b7a0 <_printf_i+0x40>)
 800b79c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b7a0:	0800b7f9 	.word	0x0800b7f9
 800b7a4:	0800b80d 	.word	0x0800b80d
 800b7a8:	0800b789 	.word	0x0800b789
 800b7ac:	0800b789 	.word	0x0800b789
 800b7b0:	0800b789 	.word	0x0800b789
 800b7b4:	0800b789 	.word	0x0800b789
 800b7b8:	0800b80d 	.word	0x0800b80d
 800b7bc:	0800b789 	.word	0x0800b789
 800b7c0:	0800b789 	.word	0x0800b789
 800b7c4:	0800b789 	.word	0x0800b789
 800b7c8:	0800b789 	.word	0x0800b789
 800b7cc:	0800b913 	.word	0x0800b913
 800b7d0:	0800b839 	.word	0x0800b839
 800b7d4:	0800b8cd 	.word	0x0800b8cd
 800b7d8:	0800b789 	.word	0x0800b789
 800b7dc:	0800b789 	.word	0x0800b789
 800b7e0:	0800b935 	.word	0x0800b935
 800b7e4:	0800b789 	.word	0x0800b789
 800b7e8:	0800b839 	.word	0x0800b839
 800b7ec:	0800b789 	.word	0x0800b789
 800b7f0:	0800b789 	.word	0x0800b789
 800b7f4:	0800b8d5 	.word	0x0800b8d5
 800b7f8:	682b      	ldr	r3, [r5, #0]
 800b7fa:	1d1a      	adds	r2, r3, #4
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	602a      	str	r2, [r5, #0]
 800b800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b804:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b808:	2301      	movs	r3, #1
 800b80a:	e0a0      	b.n	800b94e <_printf_i+0x1ee>
 800b80c:	6820      	ldr	r0, [r4, #0]
 800b80e:	682b      	ldr	r3, [r5, #0]
 800b810:	0607      	lsls	r7, r0, #24
 800b812:	f103 0104 	add.w	r1, r3, #4
 800b816:	6029      	str	r1, [r5, #0]
 800b818:	d501      	bpl.n	800b81e <_printf_i+0xbe>
 800b81a:	681e      	ldr	r6, [r3, #0]
 800b81c:	e003      	b.n	800b826 <_printf_i+0xc6>
 800b81e:	0646      	lsls	r6, r0, #25
 800b820:	d5fb      	bpl.n	800b81a <_printf_i+0xba>
 800b822:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b826:	2e00      	cmp	r6, #0
 800b828:	da03      	bge.n	800b832 <_printf_i+0xd2>
 800b82a:	232d      	movs	r3, #45	; 0x2d
 800b82c:	4276      	negs	r6, r6
 800b82e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b832:	230a      	movs	r3, #10
 800b834:	4859      	ldr	r0, [pc, #356]	; (800b99c <_printf_i+0x23c>)
 800b836:	e012      	b.n	800b85e <_printf_i+0xfe>
 800b838:	682b      	ldr	r3, [r5, #0]
 800b83a:	6820      	ldr	r0, [r4, #0]
 800b83c:	1d19      	adds	r1, r3, #4
 800b83e:	6029      	str	r1, [r5, #0]
 800b840:	0605      	lsls	r5, r0, #24
 800b842:	d501      	bpl.n	800b848 <_printf_i+0xe8>
 800b844:	681e      	ldr	r6, [r3, #0]
 800b846:	e002      	b.n	800b84e <_printf_i+0xee>
 800b848:	0641      	lsls	r1, r0, #25
 800b84a:	d5fb      	bpl.n	800b844 <_printf_i+0xe4>
 800b84c:	881e      	ldrh	r6, [r3, #0]
 800b84e:	2f6f      	cmp	r7, #111	; 0x6f
 800b850:	bf0c      	ite	eq
 800b852:	2308      	moveq	r3, #8
 800b854:	230a      	movne	r3, #10
 800b856:	4851      	ldr	r0, [pc, #324]	; (800b99c <_printf_i+0x23c>)
 800b858:	2100      	movs	r1, #0
 800b85a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b85e:	6865      	ldr	r5, [r4, #4]
 800b860:	2d00      	cmp	r5, #0
 800b862:	bfa8      	it	ge
 800b864:	6821      	ldrge	r1, [r4, #0]
 800b866:	60a5      	str	r5, [r4, #8]
 800b868:	bfa4      	itt	ge
 800b86a:	f021 0104 	bicge.w	r1, r1, #4
 800b86e:	6021      	strge	r1, [r4, #0]
 800b870:	b90e      	cbnz	r6, 800b876 <_printf_i+0x116>
 800b872:	2d00      	cmp	r5, #0
 800b874:	d04b      	beq.n	800b90e <_printf_i+0x1ae>
 800b876:	4615      	mov	r5, r2
 800b878:	fbb6 f1f3 	udiv	r1, r6, r3
 800b87c:	fb03 6711 	mls	r7, r3, r1, r6
 800b880:	5dc7      	ldrb	r7, [r0, r7]
 800b882:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b886:	4637      	mov	r7, r6
 800b888:	42bb      	cmp	r3, r7
 800b88a:	460e      	mov	r6, r1
 800b88c:	d9f4      	bls.n	800b878 <_printf_i+0x118>
 800b88e:	2b08      	cmp	r3, #8
 800b890:	d10b      	bne.n	800b8aa <_printf_i+0x14a>
 800b892:	6823      	ldr	r3, [r4, #0]
 800b894:	07de      	lsls	r6, r3, #31
 800b896:	d508      	bpl.n	800b8aa <_printf_i+0x14a>
 800b898:	6923      	ldr	r3, [r4, #16]
 800b89a:	6861      	ldr	r1, [r4, #4]
 800b89c:	4299      	cmp	r1, r3
 800b89e:	bfde      	ittt	le
 800b8a0:	2330      	movle	r3, #48	; 0x30
 800b8a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b8a6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b8aa:	1b52      	subs	r2, r2, r5
 800b8ac:	6122      	str	r2, [r4, #16]
 800b8ae:	464b      	mov	r3, r9
 800b8b0:	4621      	mov	r1, r4
 800b8b2:	4640      	mov	r0, r8
 800b8b4:	f8cd a000 	str.w	sl, [sp]
 800b8b8:	aa03      	add	r2, sp, #12
 800b8ba:	f7ff fedf 	bl	800b67c <_printf_common>
 800b8be:	3001      	adds	r0, #1
 800b8c0:	d14a      	bne.n	800b958 <_printf_i+0x1f8>
 800b8c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c6:	b004      	add	sp, #16
 800b8c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8cc:	6823      	ldr	r3, [r4, #0]
 800b8ce:	f043 0320 	orr.w	r3, r3, #32
 800b8d2:	6023      	str	r3, [r4, #0]
 800b8d4:	2778      	movs	r7, #120	; 0x78
 800b8d6:	4832      	ldr	r0, [pc, #200]	; (800b9a0 <_printf_i+0x240>)
 800b8d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b8dc:	6823      	ldr	r3, [r4, #0]
 800b8de:	6829      	ldr	r1, [r5, #0]
 800b8e0:	061f      	lsls	r7, r3, #24
 800b8e2:	f851 6b04 	ldr.w	r6, [r1], #4
 800b8e6:	d402      	bmi.n	800b8ee <_printf_i+0x18e>
 800b8e8:	065f      	lsls	r7, r3, #25
 800b8ea:	bf48      	it	mi
 800b8ec:	b2b6      	uxthmi	r6, r6
 800b8ee:	07df      	lsls	r7, r3, #31
 800b8f0:	bf48      	it	mi
 800b8f2:	f043 0320 	orrmi.w	r3, r3, #32
 800b8f6:	6029      	str	r1, [r5, #0]
 800b8f8:	bf48      	it	mi
 800b8fa:	6023      	strmi	r3, [r4, #0]
 800b8fc:	b91e      	cbnz	r6, 800b906 <_printf_i+0x1a6>
 800b8fe:	6823      	ldr	r3, [r4, #0]
 800b900:	f023 0320 	bic.w	r3, r3, #32
 800b904:	6023      	str	r3, [r4, #0]
 800b906:	2310      	movs	r3, #16
 800b908:	e7a6      	b.n	800b858 <_printf_i+0xf8>
 800b90a:	4824      	ldr	r0, [pc, #144]	; (800b99c <_printf_i+0x23c>)
 800b90c:	e7e4      	b.n	800b8d8 <_printf_i+0x178>
 800b90e:	4615      	mov	r5, r2
 800b910:	e7bd      	b.n	800b88e <_printf_i+0x12e>
 800b912:	682b      	ldr	r3, [r5, #0]
 800b914:	6826      	ldr	r6, [r4, #0]
 800b916:	1d18      	adds	r0, r3, #4
 800b918:	6961      	ldr	r1, [r4, #20]
 800b91a:	6028      	str	r0, [r5, #0]
 800b91c:	0635      	lsls	r5, r6, #24
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	d501      	bpl.n	800b926 <_printf_i+0x1c6>
 800b922:	6019      	str	r1, [r3, #0]
 800b924:	e002      	b.n	800b92c <_printf_i+0x1cc>
 800b926:	0670      	lsls	r0, r6, #25
 800b928:	d5fb      	bpl.n	800b922 <_printf_i+0x1c2>
 800b92a:	8019      	strh	r1, [r3, #0]
 800b92c:	2300      	movs	r3, #0
 800b92e:	4615      	mov	r5, r2
 800b930:	6123      	str	r3, [r4, #16]
 800b932:	e7bc      	b.n	800b8ae <_printf_i+0x14e>
 800b934:	682b      	ldr	r3, [r5, #0]
 800b936:	2100      	movs	r1, #0
 800b938:	1d1a      	adds	r2, r3, #4
 800b93a:	602a      	str	r2, [r5, #0]
 800b93c:	681d      	ldr	r5, [r3, #0]
 800b93e:	6862      	ldr	r2, [r4, #4]
 800b940:	4628      	mov	r0, r5
 800b942:	f000 f9e6 	bl	800bd12 <memchr>
 800b946:	b108      	cbz	r0, 800b94c <_printf_i+0x1ec>
 800b948:	1b40      	subs	r0, r0, r5
 800b94a:	6060      	str	r0, [r4, #4]
 800b94c:	6863      	ldr	r3, [r4, #4]
 800b94e:	6123      	str	r3, [r4, #16]
 800b950:	2300      	movs	r3, #0
 800b952:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b956:	e7aa      	b.n	800b8ae <_printf_i+0x14e>
 800b958:	462a      	mov	r2, r5
 800b95a:	4649      	mov	r1, r9
 800b95c:	4640      	mov	r0, r8
 800b95e:	6923      	ldr	r3, [r4, #16]
 800b960:	47d0      	blx	sl
 800b962:	3001      	adds	r0, #1
 800b964:	d0ad      	beq.n	800b8c2 <_printf_i+0x162>
 800b966:	6823      	ldr	r3, [r4, #0]
 800b968:	079b      	lsls	r3, r3, #30
 800b96a:	d413      	bmi.n	800b994 <_printf_i+0x234>
 800b96c:	68e0      	ldr	r0, [r4, #12]
 800b96e:	9b03      	ldr	r3, [sp, #12]
 800b970:	4298      	cmp	r0, r3
 800b972:	bfb8      	it	lt
 800b974:	4618      	movlt	r0, r3
 800b976:	e7a6      	b.n	800b8c6 <_printf_i+0x166>
 800b978:	2301      	movs	r3, #1
 800b97a:	4632      	mov	r2, r6
 800b97c:	4649      	mov	r1, r9
 800b97e:	4640      	mov	r0, r8
 800b980:	47d0      	blx	sl
 800b982:	3001      	adds	r0, #1
 800b984:	d09d      	beq.n	800b8c2 <_printf_i+0x162>
 800b986:	3501      	adds	r5, #1
 800b988:	68e3      	ldr	r3, [r4, #12]
 800b98a:	9903      	ldr	r1, [sp, #12]
 800b98c:	1a5b      	subs	r3, r3, r1
 800b98e:	42ab      	cmp	r3, r5
 800b990:	dcf2      	bgt.n	800b978 <_printf_i+0x218>
 800b992:	e7eb      	b.n	800b96c <_printf_i+0x20c>
 800b994:	2500      	movs	r5, #0
 800b996:	f104 0619 	add.w	r6, r4, #25
 800b99a:	e7f5      	b.n	800b988 <_printf_i+0x228>
 800b99c:	0800e812 	.word	0x0800e812
 800b9a0:	0800e823 	.word	0x0800e823

0800b9a4 <std>:
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	b510      	push	{r4, lr}
 800b9a8:	4604      	mov	r4, r0
 800b9aa:	e9c0 3300 	strd	r3, r3, [r0]
 800b9ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9b2:	6083      	str	r3, [r0, #8]
 800b9b4:	8181      	strh	r1, [r0, #12]
 800b9b6:	6643      	str	r3, [r0, #100]	; 0x64
 800b9b8:	81c2      	strh	r2, [r0, #14]
 800b9ba:	6183      	str	r3, [r0, #24]
 800b9bc:	4619      	mov	r1, r3
 800b9be:	2208      	movs	r2, #8
 800b9c0:	305c      	adds	r0, #92	; 0x5c
 800b9c2:	f000 f914 	bl	800bbee <memset>
 800b9c6:	4b0d      	ldr	r3, [pc, #52]	; (800b9fc <std+0x58>)
 800b9c8:	6224      	str	r4, [r4, #32]
 800b9ca:	6263      	str	r3, [r4, #36]	; 0x24
 800b9cc:	4b0c      	ldr	r3, [pc, #48]	; (800ba00 <std+0x5c>)
 800b9ce:	62a3      	str	r3, [r4, #40]	; 0x28
 800b9d0:	4b0c      	ldr	r3, [pc, #48]	; (800ba04 <std+0x60>)
 800b9d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b9d4:	4b0c      	ldr	r3, [pc, #48]	; (800ba08 <std+0x64>)
 800b9d6:	6323      	str	r3, [r4, #48]	; 0x30
 800b9d8:	4b0c      	ldr	r3, [pc, #48]	; (800ba0c <std+0x68>)
 800b9da:	429c      	cmp	r4, r3
 800b9dc:	d006      	beq.n	800b9ec <std+0x48>
 800b9de:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b9e2:	4294      	cmp	r4, r2
 800b9e4:	d002      	beq.n	800b9ec <std+0x48>
 800b9e6:	33d0      	adds	r3, #208	; 0xd0
 800b9e8:	429c      	cmp	r4, r3
 800b9ea:	d105      	bne.n	800b9f8 <std+0x54>
 800b9ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b9f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9f4:	f000 b98a 	b.w	800bd0c <__retarget_lock_init_recursive>
 800b9f8:	bd10      	pop	{r4, pc}
 800b9fa:	bf00      	nop
 800b9fc:	0800bb69 	.word	0x0800bb69
 800ba00:	0800bb8b 	.word	0x0800bb8b
 800ba04:	0800bbc3 	.word	0x0800bbc3
 800ba08:	0800bbe7 	.word	0x0800bbe7
 800ba0c:	2000241c 	.word	0x2000241c

0800ba10 <stdio_exit_handler>:
 800ba10:	4a02      	ldr	r2, [pc, #8]	; (800ba1c <stdio_exit_handler+0xc>)
 800ba12:	4903      	ldr	r1, [pc, #12]	; (800ba20 <stdio_exit_handler+0x10>)
 800ba14:	4803      	ldr	r0, [pc, #12]	; (800ba24 <stdio_exit_handler+0x14>)
 800ba16:	f000 b869 	b.w	800baec <_fwalk_sglue>
 800ba1a:	bf00      	nop
 800ba1c:	200000b8 	.word	0x200000b8
 800ba20:	0800e011 	.word	0x0800e011
 800ba24:	20000230 	.word	0x20000230

0800ba28 <cleanup_stdio>:
 800ba28:	6841      	ldr	r1, [r0, #4]
 800ba2a:	4b0c      	ldr	r3, [pc, #48]	; (800ba5c <cleanup_stdio+0x34>)
 800ba2c:	b510      	push	{r4, lr}
 800ba2e:	4299      	cmp	r1, r3
 800ba30:	4604      	mov	r4, r0
 800ba32:	d001      	beq.n	800ba38 <cleanup_stdio+0x10>
 800ba34:	f002 faec 	bl	800e010 <_fflush_r>
 800ba38:	68a1      	ldr	r1, [r4, #8]
 800ba3a:	4b09      	ldr	r3, [pc, #36]	; (800ba60 <cleanup_stdio+0x38>)
 800ba3c:	4299      	cmp	r1, r3
 800ba3e:	d002      	beq.n	800ba46 <cleanup_stdio+0x1e>
 800ba40:	4620      	mov	r0, r4
 800ba42:	f002 fae5 	bl	800e010 <_fflush_r>
 800ba46:	68e1      	ldr	r1, [r4, #12]
 800ba48:	4b06      	ldr	r3, [pc, #24]	; (800ba64 <cleanup_stdio+0x3c>)
 800ba4a:	4299      	cmp	r1, r3
 800ba4c:	d004      	beq.n	800ba58 <cleanup_stdio+0x30>
 800ba4e:	4620      	mov	r0, r4
 800ba50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba54:	f002 badc 	b.w	800e010 <_fflush_r>
 800ba58:	bd10      	pop	{r4, pc}
 800ba5a:	bf00      	nop
 800ba5c:	2000241c 	.word	0x2000241c
 800ba60:	20002484 	.word	0x20002484
 800ba64:	200024ec 	.word	0x200024ec

0800ba68 <global_stdio_init.part.0>:
 800ba68:	b510      	push	{r4, lr}
 800ba6a:	4b0b      	ldr	r3, [pc, #44]	; (800ba98 <global_stdio_init.part.0+0x30>)
 800ba6c:	4c0b      	ldr	r4, [pc, #44]	; (800ba9c <global_stdio_init.part.0+0x34>)
 800ba6e:	4a0c      	ldr	r2, [pc, #48]	; (800baa0 <global_stdio_init.part.0+0x38>)
 800ba70:	4620      	mov	r0, r4
 800ba72:	601a      	str	r2, [r3, #0]
 800ba74:	2104      	movs	r1, #4
 800ba76:	2200      	movs	r2, #0
 800ba78:	f7ff ff94 	bl	800b9a4 <std>
 800ba7c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ba80:	2201      	movs	r2, #1
 800ba82:	2109      	movs	r1, #9
 800ba84:	f7ff ff8e 	bl	800b9a4 <std>
 800ba88:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ba8c:	2202      	movs	r2, #2
 800ba8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba92:	2112      	movs	r1, #18
 800ba94:	f7ff bf86 	b.w	800b9a4 <std>
 800ba98:	20002554 	.word	0x20002554
 800ba9c:	2000241c 	.word	0x2000241c
 800baa0:	0800ba11 	.word	0x0800ba11

0800baa4 <__sfp_lock_acquire>:
 800baa4:	4801      	ldr	r0, [pc, #4]	; (800baac <__sfp_lock_acquire+0x8>)
 800baa6:	f000 b932 	b.w	800bd0e <__retarget_lock_acquire_recursive>
 800baaa:	bf00      	nop
 800baac:	2000255d 	.word	0x2000255d

0800bab0 <__sfp_lock_release>:
 800bab0:	4801      	ldr	r0, [pc, #4]	; (800bab8 <__sfp_lock_release+0x8>)
 800bab2:	f000 b92d 	b.w	800bd10 <__retarget_lock_release_recursive>
 800bab6:	bf00      	nop
 800bab8:	2000255d 	.word	0x2000255d

0800babc <__sinit>:
 800babc:	b510      	push	{r4, lr}
 800babe:	4604      	mov	r4, r0
 800bac0:	f7ff fff0 	bl	800baa4 <__sfp_lock_acquire>
 800bac4:	6a23      	ldr	r3, [r4, #32]
 800bac6:	b11b      	cbz	r3, 800bad0 <__sinit+0x14>
 800bac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bacc:	f7ff bff0 	b.w	800bab0 <__sfp_lock_release>
 800bad0:	4b04      	ldr	r3, [pc, #16]	; (800bae4 <__sinit+0x28>)
 800bad2:	6223      	str	r3, [r4, #32]
 800bad4:	4b04      	ldr	r3, [pc, #16]	; (800bae8 <__sinit+0x2c>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d1f5      	bne.n	800bac8 <__sinit+0xc>
 800badc:	f7ff ffc4 	bl	800ba68 <global_stdio_init.part.0>
 800bae0:	e7f2      	b.n	800bac8 <__sinit+0xc>
 800bae2:	bf00      	nop
 800bae4:	0800ba29 	.word	0x0800ba29
 800bae8:	20002554 	.word	0x20002554

0800baec <_fwalk_sglue>:
 800baec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baf0:	4607      	mov	r7, r0
 800baf2:	4688      	mov	r8, r1
 800baf4:	4614      	mov	r4, r2
 800baf6:	2600      	movs	r6, #0
 800baf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bafc:	f1b9 0901 	subs.w	r9, r9, #1
 800bb00:	d505      	bpl.n	800bb0e <_fwalk_sglue+0x22>
 800bb02:	6824      	ldr	r4, [r4, #0]
 800bb04:	2c00      	cmp	r4, #0
 800bb06:	d1f7      	bne.n	800baf8 <_fwalk_sglue+0xc>
 800bb08:	4630      	mov	r0, r6
 800bb0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb0e:	89ab      	ldrh	r3, [r5, #12]
 800bb10:	2b01      	cmp	r3, #1
 800bb12:	d907      	bls.n	800bb24 <_fwalk_sglue+0x38>
 800bb14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb18:	3301      	adds	r3, #1
 800bb1a:	d003      	beq.n	800bb24 <_fwalk_sglue+0x38>
 800bb1c:	4629      	mov	r1, r5
 800bb1e:	4638      	mov	r0, r7
 800bb20:	47c0      	blx	r8
 800bb22:	4306      	orrs	r6, r0
 800bb24:	3568      	adds	r5, #104	; 0x68
 800bb26:	e7e9      	b.n	800bafc <_fwalk_sglue+0x10>

0800bb28 <siprintf>:
 800bb28:	b40e      	push	{r1, r2, r3}
 800bb2a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bb2e:	b500      	push	{lr}
 800bb30:	b09c      	sub	sp, #112	; 0x70
 800bb32:	ab1d      	add	r3, sp, #116	; 0x74
 800bb34:	9002      	str	r0, [sp, #8]
 800bb36:	9006      	str	r0, [sp, #24]
 800bb38:	9107      	str	r1, [sp, #28]
 800bb3a:	9104      	str	r1, [sp, #16]
 800bb3c:	4808      	ldr	r0, [pc, #32]	; (800bb60 <siprintf+0x38>)
 800bb3e:	4909      	ldr	r1, [pc, #36]	; (800bb64 <siprintf+0x3c>)
 800bb40:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb44:	9105      	str	r1, [sp, #20]
 800bb46:	6800      	ldr	r0, [r0, #0]
 800bb48:	a902      	add	r1, sp, #8
 800bb4a:	9301      	str	r3, [sp, #4]
 800bb4c:	f002 f8e0 	bl	800dd10 <_svfiprintf_r>
 800bb50:	2200      	movs	r2, #0
 800bb52:	9b02      	ldr	r3, [sp, #8]
 800bb54:	701a      	strb	r2, [r3, #0]
 800bb56:	b01c      	add	sp, #112	; 0x70
 800bb58:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb5c:	b003      	add	sp, #12
 800bb5e:	4770      	bx	lr
 800bb60:	2000027c 	.word	0x2000027c
 800bb64:	ffff0208 	.word	0xffff0208

0800bb68 <__sread>:
 800bb68:	b510      	push	{r4, lr}
 800bb6a:	460c      	mov	r4, r1
 800bb6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb70:	f000 f87e 	bl	800bc70 <_read_r>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	bfab      	itete	ge
 800bb78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bb7a:	89a3      	ldrhlt	r3, [r4, #12]
 800bb7c:	181b      	addge	r3, r3, r0
 800bb7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bb82:	bfac      	ite	ge
 800bb84:	6563      	strge	r3, [r4, #84]	; 0x54
 800bb86:	81a3      	strhlt	r3, [r4, #12]
 800bb88:	bd10      	pop	{r4, pc}

0800bb8a <__swrite>:
 800bb8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb8e:	461f      	mov	r7, r3
 800bb90:	898b      	ldrh	r3, [r1, #12]
 800bb92:	4605      	mov	r5, r0
 800bb94:	05db      	lsls	r3, r3, #23
 800bb96:	460c      	mov	r4, r1
 800bb98:	4616      	mov	r6, r2
 800bb9a:	d505      	bpl.n	800bba8 <__swrite+0x1e>
 800bb9c:	2302      	movs	r3, #2
 800bb9e:	2200      	movs	r2, #0
 800bba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bba4:	f000 f852 	bl	800bc4c <_lseek_r>
 800bba8:	89a3      	ldrh	r3, [r4, #12]
 800bbaa:	4632      	mov	r2, r6
 800bbac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bbb0:	81a3      	strh	r3, [r4, #12]
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	463b      	mov	r3, r7
 800bbb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbbe:	f000 b869 	b.w	800bc94 <_write_r>

0800bbc2 <__sseek>:
 800bbc2:	b510      	push	{r4, lr}
 800bbc4:	460c      	mov	r4, r1
 800bbc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbca:	f000 f83f 	bl	800bc4c <_lseek_r>
 800bbce:	1c43      	adds	r3, r0, #1
 800bbd0:	89a3      	ldrh	r3, [r4, #12]
 800bbd2:	bf15      	itete	ne
 800bbd4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bbd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bbda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bbde:	81a3      	strheq	r3, [r4, #12]
 800bbe0:	bf18      	it	ne
 800bbe2:	81a3      	strhne	r3, [r4, #12]
 800bbe4:	bd10      	pop	{r4, pc}

0800bbe6 <__sclose>:
 800bbe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbea:	f000 b81f 	b.w	800bc2c <_close_r>

0800bbee <memset>:
 800bbee:	4603      	mov	r3, r0
 800bbf0:	4402      	add	r2, r0
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d100      	bne.n	800bbf8 <memset+0xa>
 800bbf6:	4770      	bx	lr
 800bbf8:	f803 1b01 	strb.w	r1, [r3], #1
 800bbfc:	e7f9      	b.n	800bbf2 <memset+0x4>

0800bbfe <strncmp>:
 800bbfe:	b510      	push	{r4, lr}
 800bc00:	b16a      	cbz	r2, 800bc1e <strncmp+0x20>
 800bc02:	3901      	subs	r1, #1
 800bc04:	1884      	adds	r4, r0, r2
 800bc06:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc0a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d103      	bne.n	800bc1a <strncmp+0x1c>
 800bc12:	42a0      	cmp	r0, r4
 800bc14:	d001      	beq.n	800bc1a <strncmp+0x1c>
 800bc16:	2a00      	cmp	r2, #0
 800bc18:	d1f5      	bne.n	800bc06 <strncmp+0x8>
 800bc1a:	1ad0      	subs	r0, r2, r3
 800bc1c:	bd10      	pop	{r4, pc}
 800bc1e:	4610      	mov	r0, r2
 800bc20:	e7fc      	b.n	800bc1c <strncmp+0x1e>
	...

0800bc24 <_localeconv_r>:
 800bc24:	4800      	ldr	r0, [pc, #0]	; (800bc28 <_localeconv_r+0x4>)
 800bc26:	4770      	bx	lr
 800bc28:	200001b4 	.word	0x200001b4

0800bc2c <_close_r>:
 800bc2c:	b538      	push	{r3, r4, r5, lr}
 800bc2e:	2300      	movs	r3, #0
 800bc30:	4d05      	ldr	r5, [pc, #20]	; (800bc48 <_close_r+0x1c>)
 800bc32:	4604      	mov	r4, r0
 800bc34:	4608      	mov	r0, r1
 800bc36:	602b      	str	r3, [r5, #0]
 800bc38:	f7f7 ffa8 	bl	8003b8c <_close>
 800bc3c:	1c43      	adds	r3, r0, #1
 800bc3e:	d102      	bne.n	800bc46 <_close_r+0x1a>
 800bc40:	682b      	ldr	r3, [r5, #0]
 800bc42:	b103      	cbz	r3, 800bc46 <_close_r+0x1a>
 800bc44:	6023      	str	r3, [r4, #0]
 800bc46:	bd38      	pop	{r3, r4, r5, pc}
 800bc48:	20002558 	.word	0x20002558

0800bc4c <_lseek_r>:
 800bc4c:	b538      	push	{r3, r4, r5, lr}
 800bc4e:	4604      	mov	r4, r0
 800bc50:	4608      	mov	r0, r1
 800bc52:	4611      	mov	r1, r2
 800bc54:	2200      	movs	r2, #0
 800bc56:	4d05      	ldr	r5, [pc, #20]	; (800bc6c <_lseek_r+0x20>)
 800bc58:	602a      	str	r2, [r5, #0]
 800bc5a:	461a      	mov	r2, r3
 800bc5c:	f7f7 ffba 	bl	8003bd4 <_lseek>
 800bc60:	1c43      	adds	r3, r0, #1
 800bc62:	d102      	bne.n	800bc6a <_lseek_r+0x1e>
 800bc64:	682b      	ldr	r3, [r5, #0]
 800bc66:	b103      	cbz	r3, 800bc6a <_lseek_r+0x1e>
 800bc68:	6023      	str	r3, [r4, #0]
 800bc6a:	bd38      	pop	{r3, r4, r5, pc}
 800bc6c:	20002558 	.word	0x20002558

0800bc70 <_read_r>:
 800bc70:	b538      	push	{r3, r4, r5, lr}
 800bc72:	4604      	mov	r4, r0
 800bc74:	4608      	mov	r0, r1
 800bc76:	4611      	mov	r1, r2
 800bc78:	2200      	movs	r2, #0
 800bc7a:	4d05      	ldr	r5, [pc, #20]	; (800bc90 <_read_r+0x20>)
 800bc7c:	602a      	str	r2, [r5, #0]
 800bc7e:	461a      	mov	r2, r3
 800bc80:	f7f7 ff4b 	bl	8003b1a <_read>
 800bc84:	1c43      	adds	r3, r0, #1
 800bc86:	d102      	bne.n	800bc8e <_read_r+0x1e>
 800bc88:	682b      	ldr	r3, [r5, #0]
 800bc8a:	b103      	cbz	r3, 800bc8e <_read_r+0x1e>
 800bc8c:	6023      	str	r3, [r4, #0]
 800bc8e:	bd38      	pop	{r3, r4, r5, pc}
 800bc90:	20002558 	.word	0x20002558

0800bc94 <_write_r>:
 800bc94:	b538      	push	{r3, r4, r5, lr}
 800bc96:	4604      	mov	r4, r0
 800bc98:	4608      	mov	r0, r1
 800bc9a:	4611      	mov	r1, r2
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	4d05      	ldr	r5, [pc, #20]	; (800bcb4 <_write_r+0x20>)
 800bca0:	602a      	str	r2, [r5, #0]
 800bca2:	461a      	mov	r2, r3
 800bca4:	f7f7 ff56 	bl	8003b54 <_write>
 800bca8:	1c43      	adds	r3, r0, #1
 800bcaa:	d102      	bne.n	800bcb2 <_write_r+0x1e>
 800bcac:	682b      	ldr	r3, [r5, #0]
 800bcae:	b103      	cbz	r3, 800bcb2 <_write_r+0x1e>
 800bcb0:	6023      	str	r3, [r4, #0]
 800bcb2:	bd38      	pop	{r3, r4, r5, pc}
 800bcb4:	20002558 	.word	0x20002558

0800bcb8 <__errno>:
 800bcb8:	4b01      	ldr	r3, [pc, #4]	; (800bcc0 <__errno+0x8>)
 800bcba:	6818      	ldr	r0, [r3, #0]
 800bcbc:	4770      	bx	lr
 800bcbe:	bf00      	nop
 800bcc0:	2000027c 	.word	0x2000027c

0800bcc4 <__libc_init_array>:
 800bcc4:	b570      	push	{r4, r5, r6, lr}
 800bcc6:	2600      	movs	r6, #0
 800bcc8:	4d0c      	ldr	r5, [pc, #48]	; (800bcfc <__libc_init_array+0x38>)
 800bcca:	4c0d      	ldr	r4, [pc, #52]	; (800bd00 <__libc_init_array+0x3c>)
 800bccc:	1b64      	subs	r4, r4, r5
 800bcce:	10a4      	asrs	r4, r4, #2
 800bcd0:	42a6      	cmp	r6, r4
 800bcd2:	d109      	bne.n	800bce8 <__libc_init_array+0x24>
 800bcd4:	f002 fd10 	bl	800e6f8 <_init>
 800bcd8:	2600      	movs	r6, #0
 800bcda:	4d0a      	ldr	r5, [pc, #40]	; (800bd04 <__libc_init_array+0x40>)
 800bcdc:	4c0a      	ldr	r4, [pc, #40]	; (800bd08 <__libc_init_array+0x44>)
 800bcde:	1b64      	subs	r4, r4, r5
 800bce0:	10a4      	asrs	r4, r4, #2
 800bce2:	42a6      	cmp	r6, r4
 800bce4:	d105      	bne.n	800bcf2 <__libc_init_array+0x2e>
 800bce6:	bd70      	pop	{r4, r5, r6, pc}
 800bce8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcec:	4798      	blx	r3
 800bcee:	3601      	adds	r6, #1
 800bcf0:	e7ee      	b.n	800bcd0 <__libc_init_array+0xc>
 800bcf2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcf6:	4798      	blx	r3
 800bcf8:	3601      	adds	r6, #1
 800bcfa:	e7f2      	b.n	800bce2 <__libc_init_array+0x1e>
 800bcfc:	0800ebdc 	.word	0x0800ebdc
 800bd00:	0800ebdc 	.word	0x0800ebdc
 800bd04:	0800ebdc 	.word	0x0800ebdc
 800bd08:	0800ebe0 	.word	0x0800ebe0

0800bd0c <__retarget_lock_init_recursive>:
 800bd0c:	4770      	bx	lr

0800bd0e <__retarget_lock_acquire_recursive>:
 800bd0e:	4770      	bx	lr

0800bd10 <__retarget_lock_release_recursive>:
 800bd10:	4770      	bx	lr

0800bd12 <memchr>:
 800bd12:	4603      	mov	r3, r0
 800bd14:	b510      	push	{r4, lr}
 800bd16:	b2c9      	uxtb	r1, r1
 800bd18:	4402      	add	r2, r0
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	d101      	bne.n	800bd24 <memchr+0x12>
 800bd20:	2000      	movs	r0, #0
 800bd22:	e003      	b.n	800bd2c <memchr+0x1a>
 800bd24:	7804      	ldrb	r4, [r0, #0]
 800bd26:	3301      	adds	r3, #1
 800bd28:	428c      	cmp	r4, r1
 800bd2a:	d1f6      	bne.n	800bd1a <memchr+0x8>
 800bd2c:	bd10      	pop	{r4, pc}

0800bd2e <memcpy>:
 800bd2e:	440a      	add	r2, r1
 800bd30:	4291      	cmp	r1, r2
 800bd32:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd36:	d100      	bne.n	800bd3a <memcpy+0xc>
 800bd38:	4770      	bx	lr
 800bd3a:	b510      	push	{r4, lr}
 800bd3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd40:	4291      	cmp	r1, r2
 800bd42:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd46:	d1f9      	bne.n	800bd3c <memcpy+0xe>
 800bd48:	bd10      	pop	{r4, pc}
	...

0800bd4c <nan>:
 800bd4c:	2000      	movs	r0, #0
 800bd4e:	4901      	ldr	r1, [pc, #4]	; (800bd54 <nan+0x8>)
 800bd50:	4770      	bx	lr
 800bd52:	bf00      	nop
 800bd54:	7ff80000 	.word	0x7ff80000

0800bd58 <quorem>:
 800bd58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd5c:	6903      	ldr	r3, [r0, #16]
 800bd5e:	690c      	ldr	r4, [r1, #16]
 800bd60:	4607      	mov	r7, r0
 800bd62:	42a3      	cmp	r3, r4
 800bd64:	db7f      	blt.n	800be66 <quorem+0x10e>
 800bd66:	3c01      	subs	r4, #1
 800bd68:	f100 0514 	add.w	r5, r0, #20
 800bd6c:	f101 0814 	add.w	r8, r1, #20
 800bd70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bd74:	9301      	str	r3, [sp, #4]
 800bd76:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bd7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd7e:	3301      	adds	r3, #1
 800bd80:	429a      	cmp	r2, r3
 800bd82:	fbb2 f6f3 	udiv	r6, r2, r3
 800bd86:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bd8a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bd8e:	d331      	bcc.n	800bdf4 <quorem+0x9c>
 800bd90:	f04f 0e00 	mov.w	lr, #0
 800bd94:	4640      	mov	r0, r8
 800bd96:	46ac      	mov	ip, r5
 800bd98:	46f2      	mov	sl, lr
 800bd9a:	f850 2b04 	ldr.w	r2, [r0], #4
 800bd9e:	b293      	uxth	r3, r2
 800bda0:	fb06 e303 	mla	r3, r6, r3, lr
 800bda4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bda8:	0c1a      	lsrs	r2, r3, #16
 800bdaa:	b29b      	uxth	r3, r3
 800bdac:	fb06 220e 	mla	r2, r6, lr, r2
 800bdb0:	ebaa 0303 	sub.w	r3, sl, r3
 800bdb4:	f8dc a000 	ldr.w	sl, [ip]
 800bdb8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bdbc:	fa1f fa8a 	uxth.w	sl, sl
 800bdc0:	4453      	add	r3, sl
 800bdc2:	f8dc a000 	ldr.w	sl, [ip]
 800bdc6:	b292      	uxth	r2, r2
 800bdc8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bdcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bdd6:	4581      	cmp	r9, r0
 800bdd8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bddc:	f84c 3b04 	str.w	r3, [ip], #4
 800bde0:	d2db      	bcs.n	800bd9a <quorem+0x42>
 800bde2:	f855 300b 	ldr.w	r3, [r5, fp]
 800bde6:	b92b      	cbnz	r3, 800bdf4 <quorem+0x9c>
 800bde8:	9b01      	ldr	r3, [sp, #4]
 800bdea:	3b04      	subs	r3, #4
 800bdec:	429d      	cmp	r5, r3
 800bdee:	461a      	mov	r2, r3
 800bdf0:	d32d      	bcc.n	800be4e <quorem+0xf6>
 800bdf2:	613c      	str	r4, [r7, #16]
 800bdf4:	4638      	mov	r0, r7
 800bdf6:	f001 fd4b 	bl	800d890 <__mcmp>
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	db23      	blt.n	800be46 <quorem+0xee>
 800bdfe:	4629      	mov	r1, r5
 800be00:	2000      	movs	r0, #0
 800be02:	3601      	adds	r6, #1
 800be04:	f858 2b04 	ldr.w	r2, [r8], #4
 800be08:	f8d1 c000 	ldr.w	ip, [r1]
 800be0c:	b293      	uxth	r3, r2
 800be0e:	1ac3      	subs	r3, r0, r3
 800be10:	0c12      	lsrs	r2, r2, #16
 800be12:	fa1f f08c 	uxth.w	r0, ip
 800be16:	4403      	add	r3, r0
 800be18:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800be1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800be20:	b29b      	uxth	r3, r3
 800be22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be26:	45c1      	cmp	r9, r8
 800be28:	ea4f 4022 	mov.w	r0, r2, asr #16
 800be2c:	f841 3b04 	str.w	r3, [r1], #4
 800be30:	d2e8      	bcs.n	800be04 <quorem+0xac>
 800be32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be3a:	b922      	cbnz	r2, 800be46 <quorem+0xee>
 800be3c:	3b04      	subs	r3, #4
 800be3e:	429d      	cmp	r5, r3
 800be40:	461a      	mov	r2, r3
 800be42:	d30a      	bcc.n	800be5a <quorem+0x102>
 800be44:	613c      	str	r4, [r7, #16]
 800be46:	4630      	mov	r0, r6
 800be48:	b003      	add	sp, #12
 800be4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be4e:	6812      	ldr	r2, [r2, #0]
 800be50:	3b04      	subs	r3, #4
 800be52:	2a00      	cmp	r2, #0
 800be54:	d1cd      	bne.n	800bdf2 <quorem+0x9a>
 800be56:	3c01      	subs	r4, #1
 800be58:	e7c8      	b.n	800bdec <quorem+0x94>
 800be5a:	6812      	ldr	r2, [r2, #0]
 800be5c:	3b04      	subs	r3, #4
 800be5e:	2a00      	cmp	r2, #0
 800be60:	d1f0      	bne.n	800be44 <quorem+0xec>
 800be62:	3c01      	subs	r4, #1
 800be64:	e7eb      	b.n	800be3e <quorem+0xe6>
 800be66:	2000      	movs	r0, #0
 800be68:	e7ee      	b.n	800be48 <quorem+0xf0>
 800be6a:	0000      	movs	r0, r0
 800be6c:	0000      	movs	r0, r0
	...

0800be70 <_dtoa_r>:
 800be70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be74:	4616      	mov	r6, r2
 800be76:	461f      	mov	r7, r3
 800be78:	69c4      	ldr	r4, [r0, #28]
 800be7a:	b099      	sub	sp, #100	; 0x64
 800be7c:	4605      	mov	r5, r0
 800be7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800be82:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800be86:	b974      	cbnz	r4, 800bea6 <_dtoa_r+0x36>
 800be88:	2010      	movs	r0, #16
 800be8a:	f001 f977 	bl	800d17c <malloc>
 800be8e:	4602      	mov	r2, r0
 800be90:	61e8      	str	r0, [r5, #28]
 800be92:	b920      	cbnz	r0, 800be9e <_dtoa_r+0x2e>
 800be94:	21ef      	movs	r1, #239	; 0xef
 800be96:	4bac      	ldr	r3, [pc, #688]	; (800c148 <_dtoa_r+0x2d8>)
 800be98:	48ac      	ldr	r0, [pc, #688]	; (800c14c <_dtoa_r+0x2dc>)
 800be9a:	f002 f90b 	bl	800e0b4 <__assert_func>
 800be9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bea2:	6004      	str	r4, [r0, #0]
 800bea4:	60c4      	str	r4, [r0, #12]
 800bea6:	69eb      	ldr	r3, [r5, #28]
 800bea8:	6819      	ldr	r1, [r3, #0]
 800beaa:	b151      	cbz	r1, 800bec2 <_dtoa_r+0x52>
 800beac:	685a      	ldr	r2, [r3, #4]
 800beae:	2301      	movs	r3, #1
 800beb0:	4093      	lsls	r3, r2
 800beb2:	604a      	str	r2, [r1, #4]
 800beb4:	608b      	str	r3, [r1, #8]
 800beb6:	4628      	mov	r0, r5
 800beb8:	f001 fa66 	bl	800d388 <_Bfree>
 800bebc:	2200      	movs	r2, #0
 800bebe:	69eb      	ldr	r3, [r5, #28]
 800bec0:	601a      	str	r2, [r3, #0]
 800bec2:	1e3b      	subs	r3, r7, #0
 800bec4:	bfaf      	iteee	ge
 800bec6:	2300      	movge	r3, #0
 800bec8:	2201      	movlt	r2, #1
 800beca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bece:	9305      	strlt	r3, [sp, #20]
 800bed0:	bfa8      	it	ge
 800bed2:	f8c8 3000 	strge.w	r3, [r8]
 800bed6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800beda:	4b9d      	ldr	r3, [pc, #628]	; (800c150 <_dtoa_r+0x2e0>)
 800bedc:	bfb8      	it	lt
 800bede:	f8c8 2000 	strlt.w	r2, [r8]
 800bee2:	ea33 0309 	bics.w	r3, r3, r9
 800bee6:	d119      	bne.n	800bf1c <_dtoa_r+0xac>
 800bee8:	f242 730f 	movw	r3, #9999	; 0x270f
 800beec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800beee:	6013      	str	r3, [r2, #0]
 800bef0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bef4:	4333      	orrs	r3, r6
 800bef6:	f000 8589 	beq.w	800ca0c <_dtoa_r+0xb9c>
 800befa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800befc:	b953      	cbnz	r3, 800bf14 <_dtoa_r+0xa4>
 800befe:	4b95      	ldr	r3, [pc, #596]	; (800c154 <_dtoa_r+0x2e4>)
 800bf00:	e023      	b.n	800bf4a <_dtoa_r+0xda>
 800bf02:	4b95      	ldr	r3, [pc, #596]	; (800c158 <_dtoa_r+0x2e8>)
 800bf04:	9303      	str	r3, [sp, #12]
 800bf06:	3308      	adds	r3, #8
 800bf08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bf0a:	6013      	str	r3, [r2, #0]
 800bf0c:	9803      	ldr	r0, [sp, #12]
 800bf0e:	b019      	add	sp, #100	; 0x64
 800bf10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf14:	4b8f      	ldr	r3, [pc, #572]	; (800c154 <_dtoa_r+0x2e4>)
 800bf16:	9303      	str	r3, [sp, #12]
 800bf18:	3303      	adds	r3, #3
 800bf1a:	e7f5      	b.n	800bf08 <_dtoa_r+0x98>
 800bf1c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800bf20:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800bf24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bf28:	2200      	movs	r2, #0
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	f7f4 fdac 	bl	8000a88 <__aeabi_dcmpeq>
 800bf30:	4680      	mov	r8, r0
 800bf32:	b160      	cbz	r0, 800bf4e <_dtoa_r+0xde>
 800bf34:	2301      	movs	r3, #1
 800bf36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bf38:	6013      	str	r3, [r2, #0]
 800bf3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	f000 8562 	beq.w	800ca06 <_dtoa_r+0xb96>
 800bf42:	4b86      	ldr	r3, [pc, #536]	; (800c15c <_dtoa_r+0x2ec>)
 800bf44:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bf46:	6013      	str	r3, [r2, #0]
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	9303      	str	r3, [sp, #12]
 800bf4c:	e7de      	b.n	800bf0c <_dtoa_r+0x9c>
 800bf4e:	ab16      	add	r3, sp, #88	; 0x58
 800bf50:	9301      	str	r3, [sp, #4]
 800bf52:	ab17      	add	r3, sp, #92	; 0x5c
 800bf54:	9300      	str	r3, [sp, #0]
 800bf56:	4628      	mov	r0, r5
 800bf58:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bf5c:	f001 fda8 	bl	800dab0 <__d2b>
 800bf60:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bf64:	4682      	mov	sl, r0
 800bf66:	2c00      	cmp	r4, #0
 800bf68:	d07e      	beq.n	800c068 <_dtoa_r+0x1f8>
 800bf6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bf6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf70:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800bf74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf78:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800bf7c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bf80:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bf84:	4619      	mov	r1, r3
 800bf86:	2200      	movs	r2, #0
 800bf88:	4b75      	ldr	r3, [pc, #468]	; (800c160 <_dtoa_r+0x2f0>)
 800bf8a:	f7f4 f95d 	bl	8000248 <__aeabi_dsub>
 800bf8e:	a368      	add	r3, pc, #416	; (adr r3, 800c130 <_dtoa_r+0x2c0>)
 800bf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf94:	f7f4 fb10 	bl	80005b8 <__aeabi_dmul>
 800bf98:	a367      	add	r3, pc, #412	; (adr r3, 800c138 <_dtoa_r+0x2c8>)
 800bf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9e:	f7f4 f955 	bl	800024c <__adddf3>
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	4620      	mov	r0, r4
 800bfa6:	460f      	mov	r7, r1
 800bfa8:	f7f4 fa9c 	bl	80004e4 <__aeabi_i2d>
 800bfac:	a364      	add	r3, pc, #400	; (adr r3, 800c140 <_dtoa_r+0x2d0>)
 800bfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb2:	f7f4 fb01 	bl	80005b8 <__aeabi_dmul>
 800bfb6:	4602      	mov	r2, r0
 800bfb8:	460b      	mov	r3, r1
 800bfba:	4630      	mov	r0, r6
 800bfbc:	4639      	mov	r1, r7
 800bfbe:	f7f4 f945 	bl	800024c <__adddf3>
 800bfc2:	4606      	mov	r6, r0
 800bfc4:	460f      	mov	r7, r1
 800bfc6:	f7f4 fda7 	bl	8000b18 <__aeabi_d2iz>
 800bfca:	2200      	movs	r2, #0
 800bfcc:	4683      	mov	fp, r0
 800bfce:	2300      	movs	r3, #0
 800bfd0:	4630      	mov	r0, r6
 800bfd2:	4639      	mov	r1, r7
 800bfd4:	f7f4 fd62 	bl	8000a9c <__aeabi_dcmplt>
 800bfd8:	b148      	cbz	r0, 800bfee <_dtoa_r+0x17e>
 800bfda:	4658      	mov	r0, fp
 800bfdc:	f7f4 fa82 	bl	80004e4 <__aeabi_i2d>
 800bfe0:	4632      	mov	r2, r6
 800bfe2:	463b      	mov	r3, r7
 800bfe4:	f7f4 fd50 	bl	8000a88 <__aeabi_dcmpeq>
 800bfe8:	b908      	cbnz	r0, 800bfee <_dtoa_r+0x17e>
 800bfea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bfee:	f1bb 0f16 	cmp.w	fp, #22
 800bff2:	d857      	bhi.n	800c0a4 <_dtoa_r+0x234>
 800bff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bff8:	4b5a      	ldr	r3, [pc, #360]	; (800c164 <_dtoa_r+0x2f4>)
 800bffa:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c002:	f7f4 fd4b 	bl	8000a9c <__aeabi_dcmplt>
 800c006:	2800      	cmp	r0, #0
 800c008:	d04e      	beq.n	800c0a8 <_dtoa_r+0x238>
 800c00a:	2300      	movs	r3, #0
 800c00c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c010:	930f      	str	r3, [sp, #60]	; 0x3c
 800c012:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c014:	1b1b      	subs	r3, r3, r4
 800c016:	1e5a      	subs	r2, r3, #1
 800c018:	bf46      	itte	mi
 800c01a:	f1c3 0901 	rsbmi	r9, r3, #1
 800c01e:	2300      	movmi	r3, #0
 800c020:	f04f 0900 	movpl.w	r9, #0
 800c024:	9209      	str	r2, [sp, #36]	; 0x24
 800c026:	bf48      	it	mi
 800c028:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c02a:	f1bb 0f00 	cmp.w	fp, #0
 800c02e:	db3d      	blt.n	800c0ac <_dtoa_r+0x23c>
 800c030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c032:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800c036:	445b      	add	r3, fp
 800c038:	9309      	str	r3, [sp, #36]	; 0x24
 800c03a:	2300      	movs	r3, #0
 800c03c:	930a      	str	r3, [sp, #40]	; 0x28
 800c03e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c040:	2b09      	cmp	r3, #9
 800c042:	d867      	bhi.n	800c114 <_dtoa_r+0x2a4>
 800c044:	2b05      	cmp	r3, #5
 800c046:	bfc4      	itt	gt
 800c048:	3b04      	subgt	r3, #4
 800c04a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800c04c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c04e:	bfc8      	it	gt
 800c050:	2400      	movgt	r4, #0
 800c052:	f1a3 0302 	sub.w	r3, r3, #2
 800c056:	bfd8      	it	le
 800c058:	2401      	movle	r4, #1
 800c05a:	2b03      	cmp	r3, #3
 800c05c:	f200 8086 	bhi.w	800c16c <_dtoa_r+0x2fc>
 800c060:	e8df f003 	tbb	[pc, r3]
 800c064:	5637392c 	.word	0x5637392c
 800c068:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800c06c:	441c      	add	r4, r3
 800c06e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800c072:	2b20      	cmp	r3, #32
 800c074:	bfc1      	itttt	gt
 800c076:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c07a:	fa09 f903 	lslgt.w	r9, r9, r3
 800c07e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800c082:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c086:	bfd6      	itet	le
 800c088:	f1c3 0320 	rsble	r3, r3, #32
 800c08c:	ea49 0003 	orrgt.w	r0, r9, r3
 800c090:	fa06 f003 	lslle.w	r0, r6, r3
 800c094:	f7f4 fa16 	bl	80004c4 <__aeabi_ui2d>
 800c098:	2201      	movs	r2, #1
 800c09a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c09e:	3c01      	subs	r4, #1
 800c0a0:	9213      	str	r2, [sp, #76]	; 0x4c
 800c0a2:	e76f      	b.n	800bf84 <_dtoa_r+0x114>
 800c0a4:	2301      	movs	r3, #1
 800c0a6:	e7b3      	b.n	800c010 <_dtoa_r+0x1a0>
 800c0a8:	900f      	str	r0, [sp, #60]	; 0x3c
 800c0aa:	e7b2      	b.n	800c012 <_dtoa_r+0x1a2>
 800c0ac:	f1cb 0300 	rsb	r3, fp, #0
 800c0b0:	930a      	str	r3, [sp, #40]	; 0x28
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	eba9 090b 	sub.w	r9, r9, fp
 800c0b8:	930e      	str	r3, [sp, #56]	; 0x38
 800c0ba:	e7c0      	b.n	800c03e <_dtoa_r+0x1ce>
 800c0bc:	2300      	movs	r3, #0
 800c0be:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	dc55      	bgt.n	800c172 <_dtoa_r+0x302>
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	461a      	mov	r2, r3
 800c0ca:	9306      	str	r3, [sp, #24]
 800c0cc:	9308      	str	r3, [sp, #32]
 800c0ce:	9223      	str	r2, [sp, #140]	; 0x8c
 800c0d0:	e00b      	b.n	800c0ea <_dtoa_r+0x27a>
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	e7f3      	b.n	800c0be <_dtoa_r+0x24e>
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c0dc:	445b      	add	r3, fp
 800c0de:	9306      	str	r3, [sp, #24]
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	2b01      	cmp	r3, #1
 800c0e4:	9308      	str	r3, [sp, #32]
 800c0e6:	bfb8      	it	lt
 800c0e8:	2301      	movlt	r3, #1
 800c0ea:	2100      	movs	r1, #0
 800c0ec:	2204      	movs	r2, #4
 800c0ee:	69e8      	ldr	r0, [r5, #28]
 800c0f0:	f102 0614 	add.w	r6, r2, #20
 800c0f4:	429e      	cmp	r6, r3
 800c0f6:	d940      	bls.n	800c17a <_dtoa_r+0x30a>
 800c0f8:	6041      	str	r1, [r0, #4]
 800c0fa:	4628      	mov	r0, r5
 800c0fc:	f001 f904 	bl	800d308 <_Balloc>
 800c100:	9003      	str	r0, [sp, #12]
 800c102:	2800      	cmp	r0, #0
 800c104:	d13c      	bne.n	800c180 <_dtoa_r+0x310>
 800c106:	4602      	mov	r2, r0
 800c108:	f240 11af 	movw	r1, #431	; 0x1af
 800c10c:	4b16      	ldr	r3, [pc, #88]	; (800c168 <_dtoa_r+0x2f8>)
 800c10e:	e6c3      	b.n	800be98 <_dtoa_r+0x28>
 800c110:	2301      	movs	r3, #1
 800c112:	e7e1      	b.n	800c0d8 <_dtoa_r+0x268>
 800c114:	2401      	movs	r4, #1
 800c116:	2300      	movs	r3, #0
 800c118:	940b      	str	r4, [sp, #44]	; 0x2c
 800c11a:	9322      	str	r3, [sp, #136]	; 0x88
 800c11c:	f04f 33ff 	mov.w	r3, #4294967295
 800c120:	2200      	movs	r2, #0
 800c122:	9306      	str	r3, [sp, #24]
 800c124:	9308      	str	r3, [sp, #32]
 800c126:	2312      	movs	r3, #18
 800c128:	e7d1      	b.n	800c0ce <_dtoa_r+0x25e>
 800c12a:	bf00      	nop
 800c12c:	f3af 8000 	nop.w
 800c130:	636f4361 	.word	0x636f4361
 800c134:	3fd287a7 	.word	0x3fd287a7
 800c138:	8b60c8b3 	.word	0x8b60c8b3
 800c13c:	3fc68a28 	.word	0x3fc68a28
 800c140:	509f79fb 	.word	0x509f79fb
 800c144:	3fd34413 	.word	0x3fd34413
 800c148:	0800e849 	.word	0x0800e849
 800c14c:	0800e860 	.word	0x0800e860
 800c150:	7ff00000 	.word	0x7ff00000
 800c154:	0800e845 	.word	0x0800e845
 800c158:	0800e83c 	.word	0x0800e83c
 800c15c:	0800e811 	.word	0x0800e811
 800c160:	3ff80000 	.word	0x3ff80000
 800c164:	0800e9b0 	.word	0x0800e9b0
 800c168:	0800e8b8 	.word	0x0800e8b8
 800c16c:	2301      	movs	r3, #1
 800c16e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c170:	e7d4      	b.n	800c11c <_dtoa_r+0x2ac>
 800c172:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c174:	9306      	str	r3, [sp, #24]
 800c176:	9308      	str	r3, [sp, #32]
 800c178:	e7b7      	b.n	800c0ea <_dtoa_r+0x27a>
 800c17a:	3101      	adds	r1, #1
 800c17c:	0052      	lsls	r2, r2, #1
 800c17e:	e7b7      	b.n	800c0f0 <_dtoa_r+0x280>
 800c180:	69eb      	ldr	r3, [r5, #28]
 800c182:	9a03      	ldr	r2, [sp, #12]
 800c184:	601a      	str	r2, [r3, #0]
 800c186:	9b08      	ldr	r3, [sp, #32]
 800c188:	2b0e      	cmp	r3, #14
 800c18a:	f200 80a8 	bhi.w	800c2de <_dtoa_r+0x46e>
 800c18e:	2c00      	cmp	r4, #0
 800c190:	f000 80a5 	beq.w	800c2de <_dtoa_r+0x46e>
 800c194:	f1bb 0f00 	cmp.w	fp, #0
 800c198:	dd34      	ble.n	800c204 <_dtoa_r+0x394>
 800c19a:	4b9a      	ldr	r3, [pc, #616]	; (800c404 <_dtoa_r+0x594>)
 800c19c:	f00b 020f 	and.w	r2, fp, #15
 800c1a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c1a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c1ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c1b0:	ea4f 142b 	mov.w	r4, fp, asr #4
 800c1b4:	d016      	beq.n	800c1e4 <_dtoa_r+0x374>
 800c1b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c1ba:	4b93      	ldr	r3, [pc, #588]	; (800c408 <_dtoa_r+0x598>)
 800c1bc:	2703      	movs	r7, #3
 800c1be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c1c2:	f7f4 fb23 	bl	800080c <__aeabi_ddiv>
 800c1c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1ca:	f004 040f 	and.w	r4, r4, #15
 800c1ce:	4e8e      	ldr	r6, [pc, #568]	; (800c408 <_dtoa_r+0x598>)
 800c1d0:	b954      	cbnz	r4, 800c1e8 <_dtoa_r+0x378>
 800c1d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c1d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1da:	f7f4 fb17 	bl	800080c <__aeabi_ddiv>
 800c1de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1e2:	e029      	b.n	800c238 <_dtoa_r+0x3c8>
 800c1e4:	2702      	movs	r7, #2
 800c1e6:	e7f2      	b.n	800c1ce <_dtoa_r+0x35e>
 800c1e8:	07e1      	lsls	r1, r4, #31
 800c1ea:	d508      	bpl.n	800c1fe <_dtoa_r+0x38e>
 800c1ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c1f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c1f4:	f7f4 f9e0 	bl	80005b8 <__aeabi_dmul>
 800c1f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c1fc:	3701      	adds	r7, #1
 800c1fe:	1064      	asrs	r4, r4, #1
 800c200:	3608      	adds	r6, #8
 800c202:	e7e5      	b.n	800c1d0 <_dtoa_r+0x360>
 800c204:	f000 80a5 	beq.w	800c352 <_dtoa_r+0x4e2>
 800c208:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c20c:	f1cb 0400 	rsb	r4, fp, #0
 800c210:	4b7c      	ldr	r3, [pc, #496]	; (800c404 <_dtoa_r+0x594>)
 800c212:	f004 020f 	and.w	r2, r4, #15
 800c216:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21e:	f7f4 f9cb 	bl	80005b8 <__aeabi_dmul>
 800c222:	2702      	movs	r7, #2
 800c224:	2300      	movs	r3, #0
 800c226:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c22a:	4e77      	ldr	r6, [pc, #476]	; (800c408 <_dtoa_r+0x598>)
 800c22c:	1124      	asrs	r4, r4, #4
 800c22e:	2c00      	cmp	r4, #0
 800c230:	f040 8084 	bne.w	800c33c <_dtoa_r+0x4cc>
 800c234:	2b00      	cmp	r3, #0
 800c236:	d1d2      	bne.n	800c1de <_dtoa_r+0x36e>
 800c238:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c23c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c240:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c242:	2b00      	cmp	r3, #0
 800c244:	f000 8087 	beq.w	800c356 <_dtoa_r+0x4e6>
 800c248:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c24c:	2200      	movs	r2, #0
 800c24e:	4b6f      	ldr	r3, [pc, #444]	; (800c40c <_dtoa_r+0x59c>)
 800c250:	f7f4 fc24 	bl	8000a9c <__aeabi_dcmplt>
 800c254:	2800      	cmp	r0, #0
 800c256:	d07e      	beq.n	800c356 <_dtoa_r+0x4e6>
 800c258:	9b08      	ldr	r3, [sp, #32]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d07b      	beq.n	800c356 <_dtoa_r+0x4e6>
 800c25e:	9b06      	ldr	r3, [sp, #24]
 800c260:	2b00      	cmp	r3, #0
 800c262:	dd38      	ble.n	800c2d6 <_dtoa_r+0x466>
 800c264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c268:	2200      	movs	r2, #0
 800c26a:	4b69      	ldr	r3, [pc, #420]	; (800c410 <_dtoa_r+0x5a0>)
 800c26c:	f7f4 f9a4 	bl	80005b8 <__aeabi_dmul>
 800c270:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c274:	9c06      	ldr	r4, [sp, #24]
 800c276:	f10b 38ff 	add.w	r8, fp, #4294967295
 800c27a:	3701      	adds	r7, #1
 800c27c:	4638      	mov	r0, r7
 800c27e:	f7f4 f931 	bl	80004e4 <__aeabi_i2d>
 800c282:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c286:	f7f4 f997 	bl	80005b8 <__aeabi_dmul>
 800c28a:	2200      	movs	r2, #0
 800c28c:	4b61      	ldr	r3, [pc, #388]	; (800c414 <_dtoa_r+0x5a4>)
 800c28e:	f7f3 ffdd 	bl	800024c <__adddf3>
 800c292:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c296:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c29a:	9611      	str	r6, [sp, #68]	; 0x44
 800c29c:	2c00      	cmp	r4, #0
 800c29e:	d15d      	bne.n	800c35c <_dtoa_r+0x4ec>
 800c2a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	4b5c      	ldr	r3, [pc, #368]	; (800c418 <_dtoa_r+0x5a8>)
 800c2a8:	f7f3 ffce 	bl	8000248 <__aeabi_dsub>
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	460b      	mov	r3, r1
 800c2b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c2b4:	4633      	mov	r3, r6
 800c2b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c2b8:	f7f4 fc0e 	bl	8000ad8 <__aeabi_dcmpgt>
 800c2bc:	2800      	cmp	r0, #0
 800c2be:	f040 8295 	bne.w	800c7ec <_dtoa_r+0x97c>
 800c2c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c2c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c2cc:	f7f4 fbe6 	bl	8000a9c <__aeabi_dcmplt>
 800c2d0:	2800      	cmp	r0, #0
 800c2d2:	f040 8289 	bne.w	800c7e8 <_dtoa_r+0x978>
 800c2d6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800c2da:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c2de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	f2c0 8151 	blt.w	800c588 <_dtoa_r+0x718>
 800c2e6:	f1bb 0f0e 	cmp.w	fp, #14
 800c2ea:	f300 814d 	bgt.w	800c588 <_dtoa_r+0x718>
 800c2ee:	4b45      	ldr	r3, [pc, #276]	; (800c404 <_dtoa_r+0x594>)
 800c2f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c2f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c2f8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800c2fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	f280 80da 	bge.w	800c4b8 <_dtoa_r+0x648>
 800c304:	9b08      	ldr	r3, [sp, #32]
 800c306:	2b00      	cmp	r3, #0
 800c308:	f300 80d6 	bgt.w	800c4b8 <_dtoa_r+0x648>
 800c30c:	f040 826b 	bne.w	800c7e6 <_dtoa_r+0x976>
 800c310:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c314:	2200      	movs	r2, #0
 800c316:	4b40      	ldr	r3, [pc, #256]	; (800c418 <_dtoa_r+0x5a8>)
 800c318:	f7f4 f94e 	bl	80005b8 <__aeabi_dmul>
 800c31c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c320:	f7f4 fbd0 	bl	8000ac4 <__aeabi_dcmpge>
 800c324:	9c08      	ldr	r4, [sp, #32]
 800c326:	4626      	mov	r6, r4
 800c328:	2800      	cmp	r0, #0
 800c32a:	f040 8241 	bne.w	800c7b0 <_dtoa_r+0x940>
 800c32e:	2331      	movs	r3, #49	; 0x31
 800c330:	9f03      	ldr	r7, [sp, #12]
 800c332:	f10b 0b01 	add.w	fp, fp, #1
 800c336:	f807 3b01 	strb.w	r3, [r7], #1
 800c33a:	e23d      	b.n	800c7b8 <_dtoa_r+0x948>
 800c33c:	07e2      	lsls	r2, r4, #31
 800c33e:	d505      	bpl.n	800c34c <_dtoa_r+0x4dc>
 800c340:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c344:	f7f4 f938 	bl	80005b8 <__aeabi_dmul>
 800c348:	2301      	movs	r3, #1
 800c34a:	3701      	adds	r7, #1
 800c34c:	1064      	asrs	r4, r4, #1
 800c34e:	3608      	adds	r6, #8
 800c350:	e76d      	b.n	800c22e <_dtoa_r+0x3be>
 800c352:	2702      	movs	r7, #2
 800c354:	e770      	b.n	800c238 <_dtoa_r+0x3c8>
 800c356:	46d8      	mov	r8, fp
 800c358:	9c08      	ldr	r4, [sp, #32]
 800c35a:	e78f      	b.n	800c27c <_dtoa_r+0x40c>
 800c35c:	9903      	ldr	r1, [sp, #12]
 800c35e:	4b29      	ldr	r3, [pc, #164]	; (800c404 <_dtoa_r+0x594>)
 800c360:	4421      	add	r1, r4
 800c362:	9112      	str	r1, [sp, #72]	; 0x48
 800c364:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c366:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c36a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c36e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c372:	2900      	cmp	r1, #0
 800c374:	d054      	beq.n	800c420 <_dtoa_r+0x5b0>
 800c376:	2000      	movs	r0, #0
 800c378:	4928      	ldr	r1, [pc, #160]	; (800c41c <_dtoa_r+0x5ac>)
 800c37a:	f7f4 fa47 	bl	800080c <__aeabi_ddiv>
 800c37e:	463b      	mov	r3, r7
 800c380:	4632      	mov	r2, r6
 800c382:	f7f3 ff61 	bl	8000248 <__aeabi_dsub>
 800c386:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c38a:	9f03      	ldr	r7, [sp, #12]
 800c38c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c390:	f7f4 fbc2 	bl	8000b18 <__aeabi_d2iz>
 800c394:	4604      	mov	r4, r0
 800c396:	f7f4 f8a5 	bl	80004e4 <__aeabi_i2d>
 800c39a:	4602      	mov	r2, r0
 800c39c:	460b      	mov	r3, r1
 800c39e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3a2:	f7f3 ff51 	bl	8000248 <__aeabi_dsub>
 800c3a6:	4602      	mov	r2, r0
 800c3a8:	460b      	mov	r3, r1
 800c3aa:	3430      	adds	r4, #48	; 0x30
 800c3ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c3b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c3b4:	f807 4b01 	strb.w	r4, [r7], #1
 800c3b8:	f7f4 fb70 	bl	8000a9c <__aeabi_dcmplt>
 800c3bc:	2800      	cmp	r0, #0
 800c3be:	d173      	bne.n	800c4a8 <_dtoa_r+0x638>
 800c3c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3c4:	2000      	movs	r0, #0
 800c3c6:	4911      	ldr	r1, [pc, #68]	; (800c40c <_dtoa_r+0x59c>)
 800c3c8:	f7f3 ff3e 	bl	8000248 <__aeabi_dsub>
 800c3cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c3d0:	f7f4 fb64 	bl	8000a9c <__aeabi_dcmplt>
 800c3d4:	2800      	cmp	r0, #0
 800c3d6:	f040 80b6 	bne.w	800c546 <_dtoa_r+0x6d6>
 800c3da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c3dc:	429f      	cmp	r7, r3
 800c3de:	f43f af7a 	beq.w	800c2d6 <_dtoa_r+0x466>
 800c3e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	4b09      	ldr	r3, [pc, #36]	; (800c410 <_dtoa_r+0x5a0>)
 800c3ea:	f7f4 f8e5 	bl	80005b8 <__aeabi_dmul>
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c3f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3f8:	4b05      	ldr	r3, [pc, #20]	; (800c410 <_dtoa_r+0x5a0>)
 800c3fa:	f7f4 f8dd 	bl	80005b8 <__aeabi_dmul>
 800c3fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c402:	e7c3      	b.n	800c38c <_dtoa_r+0x51c>
 800c404:	0800e9b0 	.word	0x0800e9b0
 800c408:	0800e988 	.word	0x0800e988
 800c40c:	3ff00000 	.word	0x3ff00000
 800c410:	40240000 	.word	0x40240000
 800c414:	401c0000 	.word	0x401c0000
 800c418:	40140000 	.word	0x40140000
 800c41c:	3fe00000 	.word	0x3fe00000
 800c420:	4630      	mov	r0, r6
 800c422:	4639      	mov	r1, r7
 800c424:	f7f4 f8c8 	bl	80005b8 <__aeabi_dmul>
 800c428:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c42a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c42e:	9c03      	ldr	r4, [sp, #12]
 800c430:	9314      	str	r3, [sp, #80]	; 0x50
 800c432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c436:	f7f4 fb6f 	bl	8000b18 <__aeabi_d2iz>
 800c43a:	9015      	str	r0, [sp, #84]	; 0x54
 800c43c:	f7f4 f852 	bl	80004e4 <__aeabi_i2d>
 800c440:	4602      	mov	r2, r0
 800c442:	460b      	mov	r3, r1
 800c444:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c448:	f7f3 fefe 	bl	8000248 <__aeabi_dsub>
 800c44c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c44e:	4606      	mov	r6, r0
 800c450:	3330      	adds	r3, #48	; 0x30
 800c452:	f804 3b01 	strb.w	r3, [r4], #1
 800c456:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c458:	460f      	mov	r7, r1
 800c45a:	429c      	cmp	r4, r3
 800c45c:	f04f 0200 	mov.w	r2, #0
 800c460:	d124      	bne.n	800c4ac <_dtoa_r+0x63c>
 800c462:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c466:	4baf      	ldr	r3, [pc, #700]	; (800c724 <_dtoa_r+0x8b4>)
 800c468:	f7f3 fef0 	bl	800024c <__adddf3>
 800c46c:	4602      	mov	r2, r0
 800c46e:	460b      	mov	r3, r1
 800c470:	4630      	mov	r0, r6
 800c472:	4639      	mov	r1, r7
 800c474:	f7f4 fb30 	bl	8000ad8 <__aeabi_dcmpgt>
 800c478:	2800      	cmp	r0, #0
 800c47a:	d163      	bne.n	800c544 <_dtoa_r+0x6d4>
 800c47c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c480:	2000      	movs	r0, #0
 800c482:	49a8      	ldr	r1, [pc, #672]	; (800c724 <_dtoa_r+0x8b4>)
 800c484:	f7f3 fee0 	bl	8000248 <__aeabi_dsub>
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	4630      	mov	r0, r6
 800c48e:	4639      	mov	r1, r7
 800c490:	f7f4 fb04 	bl	8000a9c <__aeabi_dcmplt>
 800c494:	2800      	cmp	r0, #0
 800c496:	f43f af1e 	beq.w	800c2d6 <_dtoa_r+0x466>
 800c49a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c49c:	1e7b      	subs	r3, r7, #1
 800c49e:	9314      	str	r3, [sp, #80]	; 0x50
 800c4a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800c4a4:	2b30      	cmp	r3, #48	; 0x30
 800c4a6:	d0f8      	beq.n	800c49a <_dtoa_r+0x62a>
 800c4a8:	46c3      	mov	fp, r8
 800c4aa:	e03b      	b.n	800c524 <_dtoa_r+0x6b4>
 800c4ac:	4b9e      	ldr	r3, [pc, #632]	; (800c728 <_dtoa_r+0x8b8>)
 800c4ae:	f7f4 f883 	bl	80005b8 <__aeabi_dmul>
 800c4b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4b6:	e7bc      	b.n	800c432 <_dtoa_r+0x5c2>
 800c4b8:	9f03      	ldr	r7, [sp, #12]
 800c4ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c4be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4c2:	4640      	mov	r0, r8
 800c4c4:	4649      	mov	r1, r9
 800c4c6:	f7f4 f9a1 	bl	800080c <__aeabi_ddiv>
 800c4ca:	f7f4 fb25 	bl	8000b18 <__aeabi_d2iz>
 800c4ce:	4604      	mov	r4, r0
 800c4d0:	f7f4 f808 	bl	80004e4 <__aeabi_i2d>
 800c4d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4d8:	f7f4 f86e 	bl	80005b8 <__aeabi_dmul>
 800c4dc:	4602      	mov	r2, r0
 800c4de:	460b      	mov	r3, r1
 800c4e0:	4640      	mov	r0, r8
 800c4e2:	4649      	mov	r1, r9
 800c4e4:	f7f3 feb0 	bl	8000248 <__aeabi_dsub>
 800c4e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800c4ec:	f807 6b01 	strb.w	r6, [r7], #1
 800c4f0:	9e03      	ldr	r6, [sp, #12]
 800c4f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 800c4f6:	1bbe      	subs	r6, r7, r6
 800c4f8:	45b4      	cmp	ip, r6
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	460b      	mov	r3, r1
 800c4fe:	d136      	bne.n	800c56e <_dtoa_r+0x6fe>
 800c500:	f7f3 fea4 	bl	800024c <__adddf3>
 800c504:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c508:	4680      	mov	r8, r0
 800c50a:	4689      	mov	r9, r1
 800c50c:	f7f4 fae4 	bl	8000ad8 <__aeabi_dcmpgt>
 800c510:	bb58      	cbnz	r0, 800c56a <_dtoa_r+0x6fa>
 800c512:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c516:	4640      	mov	r0, r8
 800c518:	4649      	mov	r1, r9
 800c51a:	f7f4 fab5 	bl	8000a88 <__aeabi_dcmpeq>
 800c51e:	b108      	cbz	r0, 800c524 <_dtoa_r+0x6b4>
 800c520:	07e3      	lsls	r3, r4, #31
 800c522:	d422      	bmi.n	800c56a <_dtoa_r+0x6fa>
 800c524:	4651      	mov	r1, sl
 800c526:	4628      	mov	r0, r5
 800c528:	f000 ff2e 	bl	800d388 <_Bfree>
 800c52c:	2300      	movs	r3, #0
 800c52e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c530:	703b      	strb	r3, [r7, #0]
 800c532:	f10b 0301 	add.w	r3, fp, #1
 800c536:	6013      	str	r3, [r2, #0]
 800c538:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	f43f ace6 	beq.w	800bf0c <_dtoa_r+0x9c>
 800c540:	601f      	str	r7, [r3, #0]
 800c542:	e4e3      	b.n	800bf0c <_dtoa_r+0x9c>
 800c544:	4627      	mov	r7, r4
 800c546:	463b      	mov	r3, r7
 800c548:	461f      	mov	r7, r3
 800c54a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c54e:	2a39      	cmp	r2, #57	; 0x39
 800c550:	d107      	bne.n	800c562 <_dtoa_r+0x6f2>
 800c552:	9a03      	ldr	r2, [sp, #12]
 800c554:	429a      	cmp	r2, r3
 800c556:	d1f7      	bne.n	800c548 <_dtoa_r+0x6d8>
 800c558:	2230      	movs	r2, #48	; 0x30
 800c55a:	9903      	ldr	r1, [sp, #12]
 800c55c:	f108 0801 	add.w	r8, r8, #1
 800c560:	700a      	strb	r2, [r1, #0]
 800c562:	781a      	ldrb	r2, [r3, #0]
 800c564:	3201      	adds	r2, #1
 800c566:	701a      	strb	r2, [r3, #0]
 800c568:	e79e      	b.n	800c4a8 <_dtoa_r+0x638>
 800c56a:	46d8      	mov	r8, fp
 800c56c:	e7eb      	b.n	800c546 <_dtoa_r+0x6d6>
 800c56e:	2200      	movs	r2, #0
 800c570:	4b6d      	ldr	r3, [pc, #436]	; (800c728 <_dtoa_r+0x8b8>)
 800c572:	f7f4 f821 	bl	80005b8 <__aeabi_dmul>
 800c576:	2200      	movs	r2, #0
 800c578:	2300      	movs	r3, #0
 800c57a:	4680      	mov	r8, r0
 800c57c:	4689      	mov	r9, r1
 800c57e:	f7f4 fa83 	bl	8000a88 <__aeabi_dcmpeq>
 800c582:	2800      	cmp	r0, #0
 800c584:	d09b      	beq.n	800c4be <_dtoa_r+0x64e>
 800c586:	e7cd      	b.n	800c524 <_dtoa_r+0x6b4>
 800c588:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c58a:	2a00      	cmp	r2, #0
 800c58c:	f000 80c4 	beq.w	800c718 <_dtoa_r+0x8a8>
 800c590:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c592:	2a01      	cmp	r2, #1
 800c594:	f300 80a8 	bgt.w	800c6e8 <_dtoa_r+0x878>
 800c598:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c59a:	2a00      	cmp	r2, #0
 800c59c:	f000 80a0 	beq.w	800c6e0 <_dtoa_r+0x870>
 800c5a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c5a4:	464f      	mov	r7, r9
 800c5a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c5a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5aa:	2101      	movs	r1, #1
 800c5ac:	441a      	add	r2, r3
 800c5ae:	4628      	mov	r0, r5
 800c5b0:	4499      	add	r9, r3
 800c5b2:	9209      	str	r2, [sp, #36]	; 0x24
 800c5b4:	f000 ffe8 	bl	800d588 <__i2b>
 800c5b8:	4606      	mov	r6, r0
 800c5ba:	b15f      	cbz	r7, 800c5d4 <_dtoa_r+0x764>
 800c5bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	dd08      	ble.n	800c5d4 <_dtoa_r+0x764>
 800c5c2:	42bb      	cmp	r3, r7
 800c5c4:	bfa8      	it	ge
 800c5c6:	463b      	movge	r3, r7
 800c5c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5ca:	eba9 0903 	sub.w	r9, r9, r3
 800c5ce:	1aff      	subs	r7, r7, r3
 800c5d0:	1ad3      	subs	r3, r2, r3
 800c5d2:	9309      	str	r3, [sp, #36]	; 0x24
 800c5d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5d6:	b1f3      	cbz	r3, 800c616 <_dtoa_r+0x7a6>
 800c5d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	f000 80a0 	beq.w	800c720 <_dtoa_r+0x8b0>
 800c5e0:	2c00      	cmp	r4, #0
 800c5e2:	dd10      	ble.n	800c606 <_dtoa_r+0x796>
 800c5e4:	4631      	mov	r1, r6
 800c5e6:	4622      	mov	r2, r4
 800c5e8:	4628      	mov	r0, r5
 800c5ea:	f001 f88b 	bl	800d704 <__pow5mult>
 800c5ee:	4652      	mov	r2, sl
 800c5f0:	4601      	mov	r1, r0
 800c5f2:	4606      	mov	r6, r0
 800c5f4:	4628      	mov	r0, r5
 800c5f6:	f000 ffdd 	bl	800d5b4 <__multiply>
 800c5fa:	4680      	mov	r8, r0
 800c5fc:	4651      	mov	r1, sl
 800c5fe:	4628      	mov	r0, r5
 800c600:	f000 fec2 	bl	800d388 <_Bfree>
 800c604:	46c2      	mov	sl, r8
 800c606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c608:	1b1a      	subs	r2, r3, r4
 800c60a:	d004      	beq.n	800c616 <_dtoa_r+0x7a6>
 800c60c:	4651      	mov	r1, sl
 800c60e:	4628      	mov	r0, r5
 800c610:	f001 f878 	bl	800d704 <__pow5mult>
 800c614:	4682      	mov	sl, r0
 800c616:	2101      	movs	r1, #1
 800c618:	4628      	mov	r0, r5
 800c61a:	f000 ffb5 	bl	800d588 <__i2b>
 800c61e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c620:	4604      	mov	r4, r0
 800c622:	2b00      	cmp	r3, #0
 800c624:	f340 8082 	ble.w	800c72c <_dtoa_r+0x8bc>
 800c628:	461a      	mov	r2, r3
 800c62a:	4601      	mov	r1, r0
 800c62c:	4628      	mov	r0, r5
 800c62e:	f001 f869 	bl	800d704 <__pow5mult>
 800c632:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c634:	4604      	mov	r4, r0
 800c636:	2b01      	cmp	r3, #1
 800c638:	dd7b      	ble.n	800c732 <_dtoa_r+0x8c2>
 800c63a:	f04f 0800 	mov.w	r8, #0
 800c63e:	6923      	ldr	r3, [r4, #16]
 800c640:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c644:	6918      	ldr	r0, [r3, #16]
 800c646:	f000 ff51 	bl	800d4ec <__hi0bits>
 800c64a:	f1c0 0020 	rsb	r0, r0, #32
 800c64e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c650:	4418      	add	r0, r3
 800c652:	f010 001f 	ands.w	r0, r0, #31
 800c656:	f000 8092 	beq.w	800c77e <_dtoa_r+0x90e>
 800c65a:	f1c0 0320 	rsb	r3, r0, #32
 800c65e:	2b04      	cmp	r3, #4
 800c660:	f340 8085 	ble.w	800c76e <_dtoa_r+0x8fe>
 800c664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c666:	f1c0 001c 	rsb	r0, r0, #28
 800c66a:	4403      	add	r3, r0
 800c66c:	4481      	add	r9, r0
 800c66e:	4407      	add	r7, r0
 800c670:	9309      	str	r3, [sp, #36]	; 0x24
 800c672:	f1b9 0f00 	cmp.w	r9, #0
 800c676:	dd05      	ble.n	800c684 <_dtoa_r+0x814>
 800c678:	4651      	mov	r1, sl
 800c67a:	464a      	mov	r2, r9
 800c67c:	4628      	mov	r0, r5
 800c67e:	f001 f89b 	bl	800d7b8 <__lshift>
 800c682:	4682      	mov	sl, r0
 800c684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c686:	2b00      	cmp	r3, #0
 800c688:	dd05      	ble.n	800c696 <_dtoa_r+0x826>
 800c68a:	4621      	mov	r1, r4
 800c68c:	461a      	mov	r2, r3
 800c68e:	4628      	mov	r0, r5
 800c690:	f001 f892 	bl	800d7b8 <__lshift>
 800c694:	4604      	mov	r4, r0
 800c696:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d072      	beq.n	800c782 <_dtoa_r+0x912>
 800c69c:	4621      	mov	r1, r4
 800c69e:	4650      	mov	r0, sl
 800c6a0:	f001 f8f6 	bl	800d890 <__mcmp>
 800c6a4:	2800      	cmp	r0, #0
 800c6a6:	da6c      	bge.n	800c782 <_dtoa_r+0x912>
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	4651      	mov	r1, sl
 800c6ac:	220a      	movs	r2, #10
 800c6ae:	4628      	mov	r0, r5
 800c6b0:	f000 fe8c 	bl	800d3cc <__multadd>
 800c6b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6b6:	4682      	mov	sl, r0
 800c6b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	f000 81ac 	beq.w	800ca1a <_dtoa_r+0xbaa>
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	4631      	mov	r1, r6
 800c6c6:	220a      	movs	r2, #10
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	f000 fe7f 	bl	800d3cc <__multadd>
 800c6ce:	9b06      	ldr	r3, [sp, #24]
 800c6d0:	4606      	mov	r6, r0
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	f300 8093 	bgt.w	800c7fe <_dtoa_r+0x98e>
 800c6d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c6da:	2b02      	cmp	r3, #2
 800c6dc:	dc59      	bgt.n	800c792 <_dtoa_r+0x922>
 800c6de:	e08e      	b.n	800c7fe <_dtoa_r+0x98e>
 800c6e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c6e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c6e6:	e75d      	b.n	800c5a4 <_dtoa_r+0x734>
 800c6e8:	9b08      	ldr	r3, [sp, #32]
 800c6ea:	1e5c      	subs	r4, r3, #1
 800c6ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6ee:	42a3      	cmp	r3, r4
 800c6f0:	bfbf      	itttt	lt
 800c6f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c6f4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800c6f6:	1ae3      	sublt	r3, r4, r3
 800c6f8:	18d2      	addlt	r2, r2, r3
 800c6fa:	bfa8      	it	ge
 800c6fc:	1b1c      	subge	r4, r3, r4
 800c6fe:	9b08      	ldr	r3, [sp, #32]
 800c700:	bfbe      	ittt	lt
 800c702:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c704:	920e      	strlt	r2, [sp, #56]	; 0x38
 800c706:	2400      	movlt	r4, #0
 800c708:	2b00      	cmp	r3, #0
 800c70a:	bfb5      	itete	lt
 800c70c:	eba9 0703 	sublt.w	r7, r9, r3
 800c710:	464f      	movge	r7, r9
 800c712:	2300      	movlt	r3, #0
 800c714:	9b08      	ldrge	r3, [sp, #32]
 800c716:	e747      	b.n	800c5a8 <_dtoa_r+0x738>
 800c718:	464f      	mov	r7, r9
 800c71a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c71c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c71e:	e74c      	b.n	800c5ba <_dtoa_r+0x74a>
 800c720:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c722:	e773      	b.n	800c60c <_dtoa_r+0x79c>
 800c724:	3fe00000 	.word	0x3fe00000
 800c728:	40240000 	.word	0x40240000
 800c72c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c72e:	2b01      	cmp	r3, #1
 800c730:	dc18      	bgt.n	800c764 <_dtoa_r+0x8f4>
 800c732:	9b04      	ldr	r3, [sp, #16]
 800c734:	b9b3      	cbnz	r3, 800c764 <_dtoa_r+0x8f4>
 800c736:	9b05      	ldr	r3, [sp, #20]
 800c738:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c73c:	b993      	cbnz	r3, 800c764 <_dtoa_r+0x8f4>
 800c73e:	9b05      	ldr	r3, [sp, #20]
 800c740:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c744:	0d1b      	lsrs	r3, r3, #20
 800c746:	051b      	lsls	r3, r3, #20
 800c748:	b17b      	cbz	r3, 800c76a <_dtoa_r+0x8fa>
 800c74a:	f04f 0801 	mov.w	r8, #1
 800c74e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c750:	f109 0901 	add.w	r9, r9, #1
 800c754:	3301      	adds	r3, #1
 800c756:	9309      	str	r3, [sp, #36]	; 0x24
 800c758:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	f47f af6f 	bne.w	800c63e <_dtoa_r+0x7ce>
 800c760:	2001      	movs	r0, #1
 800c762:	e774      	b.n	800c64e <_dtoa_r+0x7de>
 800c764:	f04f 0800 	mov.w	r8, #0
 800c768:	e7f6      	b.n	800c758 <_dtoa_r+0x8e8>
 800c76a:	4698      	mov	r8, r3
 800c76c:	e7f4      	b.n	800c758 <_dtoa_r+0x8e8>
 800c76e:	d080      	beq.n	800c672 <_dtoa_r+0x802>
 800c770:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c772:	331c      	adds	r3, #28
 800c774:	441a      	add	r2, r3
 800c776:	4499      	add	r9, r3
 800c778:	441f      	add	r7, r3
 800c77a:	9209      	str	r2, [sp, #36]	; 0x24
 800c77c:	e779      	b.n	800c672 <_dtoa_r+0x802>
 800c77e:	4603      	mov	r3, r0
 800c780:	e7f6      	b.n	800c770 <_dtoa_r+0x900>
 800c782:	9b08      	ldr	r3, [sp, #32]
 800c784:	2b00      	cmp	r3, #0
 800c786:	dc34      	bgt.n	800c7f2 <_dtoa_r+0x982>
 800c788:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c78a:	2b02      	cmp	r3, #2
 800c78c:	dd31      	ble.n	800c7f2 <_dtoa_r+0x982>
 800c78e:	9b08      	ldr	r3, [sp, #32]
 800c790:	9306      	str	r3, [sp, #24]
 800c792:	9b06      	ldr	r3, [sp, #24]
 800c794:	b963      	cbnz	r3, 800c7b0 <_dtoa_r+0x940>
 800c796:	4621      	mov	r1, r4
 800c798:	2205      	movs	r2, #5
 800c79a:	4628      	mov	r0, r5
 800c79c:	f000 fe16 	bl	800d3cc <__multadd>
 800c7a0:	4601      	mov	r1, r0
 800c7a2:	4604      	mov	r4, r0
 800c7a4:	4650      	mov	r0, sl
 800c7a6:	f001 f873 	bl	800d890 <__mcmp>
 800c7aa:	2800      	cmp	r0, #0
 800c7ac:	f73f adbf 	bgt.w	800c32e <_dtoa_r+0x4be>
 800c7b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c7b2:	9f03      	ldr	r7, [sp, #12]
 800c7b4:	ea6f 0b03 	mvn.w	fp, r3
 800c7b8:	f04f 0800 	mov.w	r8, #0
 800c7bc:	4621      	mov	r1, r4
 800c7be:	4628      	mov	r0, r5
 800c7c0:	f000 fde2 	bl	800d388 <_Bfree>
 800c7c4:	2e00      	cmp	r6, #0
 800c7c6:	f43f aead 	beq.w	800c524 <_dtoa_r+0x6b4>
 800c7ca:	f1b8 0f00 	cmp.w	r8, #0
 800c7ce:	d005      	beq.n	800c7dc <_dtoa_r+0x96c>
 800c7d0:	45b0      	cmp	r8, r6
 800c7d2:	d003      	beq.n	800c7dc <_dtoa_r+0x96c>
 800c7d4:	4641      	mov	r1, r8
 800c7d6:	4628      	mov	r0, r5
 800c7d8:	f000 fdd6 	bl	800d388 <_Bfree>
 800c7dc:	4631      	mov	r1, r6
 800c7de:	4628      	mov	r0, r5
 800c7e0:	f000 fdd2 	bl	800d388 <_Bfree>
 800c7e4:	e69e      	b.n	800c524 <_dtoa_r+0x6b4>
 800c7e6:	2400      	movs	r4, #0
 800c7e8:	4626      	mov	r6, r4
 800c7ea:	e7e1      	b.n	800c7b0 <_dtoa_r+0x940>
 800c7ec:	46c3      	mov	fp, r8
 800c7ee:	4626      	mov	r6, r4
 800c7f0:	e59d      	b.n	800c32e <_dtoa_r+0x4be>
 800c7f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	f000 80c8 	beq.w	800c98a <_dtoa_r+0xb1a>
 800c7fa:	9b08      	ldr	r3, [sp, #32]
 800c7fc:	9306      	str	r3, [sp, #24]
 800c7fe:	2f00      	cmp	r7, #0
 800c800:	dd05      	ble.n	800c80e <_dtoa_r+0x99e>
 800c802:	4631      	mov	r1, r6
 800c804:	463a      	mov	r2, r7
 800c806:	4628      	mov	r0, r5
 800c808:	f000 ffd6 	bl	800d7b8 <__lshift>
 800c80c:	4606      	mov	r6, r0
 800c80e:	f1b8 0f00 	cmp.w	r8, #0
 800c812:	d05b      	beq.n	800c8cc <_dtoa_r+0xa5c>
 800c814:	4628      	mov	r0, r5
 800c816:	6871      	ldr	r1, [r6, #4]
 800c818:	f000 fd76 	bl	800d308 <_Balloc>
 800c81c:	4607      	mov	r7, r0
 800c81e:	b928      	cbnz	r0, 800c82c <_dtoa_r+0x9bc>
 800c820:	4602      	mov	r2, r0
 800c822:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c826:	4b81      	ldr	r3, [pc, #516]	; (800ca2c <_dtoa_r+0xbbc>)
 800c828:	f7ff bb36 	b.w	800be98 <_dtoa_r+0x28>
 800c82c:	6932      	ldr	r2, [r6, #16]
 800c82e:	f106 010c 	add.w	r1, r6, #12
 800c832:	3202      	adds	r2, #2
 800c834:	0092      	lsls	r2, r2, #2
 800c836:	300c      	adds	r0, #12
 800c838:	f7ff fa79 	bl	800bd2e <memcpy>
 800c83c:	2201      	movs	r2, #1
 800c83e:	4639      	mov	r1, r7
 800c840:	4628      	mov	r0, r5
 800c842:	f000 ffb9 	bl	800d7b8 <__lshift>
 800c846:	46b0      	mov	r8, r6
 800c848:	4606      	mov	r6, r0
 800c84a:	9b03      	ldr	r3, [sp, #12]
 800c84c:	9a03      	ldr	r2, [sp, #12]
 800c84e:	3301      	adds	r3, #1
 800c850:	9308      	str	r3, [sp, #32]
 800c852:	9b06      	ldr	r3, [sp, #24]
 800c854:	4413      	add	r3, r2
 800c856:	930b      	str	r3, [sp, #44]	; 0x2c
 800c858:	9b04      	ldr	r3, [sp, #16]
 800c85a:	f003 0301 	and.w	r3, r3, #1
 800c85e:	930a      	str	r3, [sp, #40]	; 0x28
 800c860:	9b08      	ldr	r3, [sp, #32]
 800c862:	4621      	mov	r1, r4
 800c864:	3b01      	subs	r3, #1
 800c866:	4650      	mov	r0, sl
 800c868:	9304      	str	r3, [sp, #16]
 800c86a:	f7ff fa75 	bl	800bd58 <quorem>
 800c86e:	4641      	mov	r1, r8
 800c870:	9006      	str	r0, [sp, #24]
 800c872:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c876:	4650      	mov	r0, sl
 800c878:	f001 f80a 	bl	800d890 <__mcmp>
 800c87c:	4632      	mov	r2, r6
 800c87e:	9009      	str	r0, [sp, #36]	; 0x24
 800c880:	4621      	mov	r1, r4
 800c882:	4628      	mov	r0, r5
 800c884:	f001 f820 	bl	800d8c8 <__mdiff>
 800c888:	68c2      	ldr	r2, [r0, #12]
 800c88a:	4607      	mov	r7, r0
 800c88c:	bb02      	cbnz	r2, 800c8d0 <_dtoa_r+0xa60>
 800c88e:	4601      	mov	r1, r0
 800c890:	4650      	mov	r0, sl
 800c892:	f000 fffd 	bl	800d890 <__mcmp>
 800c896:	4602      	mov	r2, r0
 800c898:	4639      	mov	r1, r7
 800c89a:	4628      	mov	r0, r5
 800c89c:	920c      	str	r2, [sp, #48]	; 0x30
 800c89e:	f000 fd73 	bl	800d388 <_Bfree>
 800c8a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c8a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c8a6:	9f08      	ldr	r7, [sp, #32]
 800c8a8:	ea43 0102 	orr.w	r1, r3, r2
 800c8ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8ae:	4319      	orrs	r1, r3
 800c8b0:	d110      	bne.n	800c8d4 <_dtoa_r+0xa64>
 800c8b2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c8b6:	d029      	beq.n	800c90c <_dtoa_r+0xa9c>
 800c8b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	dd02      	ble.n	800c8c4 <_dtoa_r+0xa54>
 800c8be:	9b06      	ldr	r3, [sp, #24]
 800c8c0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c8c4:	9b04      	ldr	r3, [sp, #16]
 800c8c6:	f883 9000 	strb.w	r9, [r3]
 800c8ca:	e777      	b.n	800c7bc <_dtoa_r+0x94c>
 800c8cc:	4630      	mov	r0, r6
 800c8ce:	e7ba      	b.n	800c846 <_dtoa_r+0x9d6>
 800c8d0:	2201      	movs	r2, #1
 800c8d2:	e7e1      	b.n	800c898 <_dtoa_r+0xa28>
 800c8d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	db04      	blt.n	800c8e4 <_dtoa_r+0xa74>
 800c8da:	9922      	ldr	r1, [sp, #136]	; 0x88
 800c8dc:	430b      	orrs	r3, r1
 800c8de:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c8e0:	430b      	orrs	r3, r1
 800c8e2:	d120      	bne.n	800c926 <_dtoa_r+0xab6>
 800c8e4:	2a00      	cmp	r2, #0
 800c8e6:	dded      	ble.n	800c8c4 <_dtoa_r+0xa54>
 800c8e8:	4651      	mov	r1, sl
 800c8ea:	2201      	movs	r2, #1
 800c8ec:	4628      	mov	r0, r5
 800c8ee:	f000 ff63 	bl	800d7b8 <__lshift>
 800c8f2:	4621      	mov	r1, r4
 800c8f4:	4682      	mov	sl, r0
 800c8f6:	f000 ffcb 	bl	800d890 <__mcmp>
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	dc03      	bgt.n	800c906 <_dtoa_r+0xa96>
 800c8fe:	d1e1      	bne.n	800c8c4 <_dtoa_r+0xa54>
 800c900:	f019 0f01 	tst.w	r9, #1
 800c904:	d0de      	beq.n	800c8c4 <_dtoa_r+0xa54>
 800c906:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c90a:	d1d8      	bne.n	800c8be <_dtoa_r+0xa4e>
 800c90c:	2339      	movs	r3, #57	; 0x39
 800c90e:	9a04      	ldr	r2, [sp, #16]
 800c910:	7013      	strb	r3, [r2, #0]
 800c912:	463b      	mov	r3, r7
 800c914:	461f      	mov	r7, r3
 800c916:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800c91a:	3b01      	subs	r3, #1
 800c91c:	2a39      	cmp	r2, #57	; 0x39
 800c91e:	d06b      	beq.n	800c9f8 <_dtoa_r+0xb88>
 800c920:	3201      	adds	r2, #1
 800c922:	701a      	strb	r2, [r3, #0]
 800c924:	e74a      	b.n	800c7bc <_dtoa_r+0x94c>
 800c926:	2a00      	cmp	r2, #0
 800c928:	dd07      	ble.n	800c93a <_dtoa_r+0xaca>
 800c92a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c92e:	d0ed      	beq.n	800c90c <_dtoa_r+0xa9c>
 800c930:	9a04      	ldr	r2, [sp, #16]
 800c932:	f109 0301 	add.w	r3, r9, #1
 800c936:	7013      	strb	r3, [r2, #0]
 800c938:	e740      	b.n	800c7bc <_dtoa_r+0x94c>
 800c93a:	9b08      	ldr	r3, [sp, #32]
 800c93c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c93e:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c942:	4293      	cmp	r3, r2
 800c944:	d042      	beq.n	800c9cc <_dtoa_r+0xb5c>
 800c946:	4651      	mov	r1, sl
 800c948:	2300      	movs	r3, #0
 800c94a:	220a      	movs	r2, #10
 800c94c:	4628      	mov	r0, r5
 800c94e:	f000 fd3d 	bl	800d3cc <__multadd>
 800c952:	45b0      	cmp	r8, r6
 800c954:	4682      	mov	sl, r0
 800c956:	f04f 0300 	mov.w	r3, #0
 800c95a:	f04f 020a 	mov.w	r2, #10
 800c95e:	4641      	mov	r1, r8
 800c960:	4628      	mov	r0, r5
 800c962:	d107      	bne.n	800c974 <_dtoa_r+0xb04>
 800c964:	f000 fd32 	bl	800d3cc <__multadd>
 800c968:	4680      	mov	r8, r0
 800c96a:	4606      	mov	r6, r0
 800c96c:	9b08      	ldr	r3, [sp, #32]
 800c96e:	3301      	adds	r3, #1
 800c970:	9308      	str	r3, [sp, #32]
 800c972:	e775      	b.n	800c860 <_dtoa_r+0x9f0>
 800c974:	f000 fd2a 	bl	800d3cc <__multadd>
 800c978:	4631      	mov	r1, r6
 800c97a:	4680      	mov	r8, r0
 800c97c:	2300      	movs	r3, #0
 800c97e:	220a      	movs	r2, #10
 800c980:	4628      	mov	r0, r5
 800c982:	f000 fd23 	bl	800d3cc <__multadd>
 800c986:	4606      	mov	r6, r0
 800c988:	e7f0      	b.n	800c96c <_dtoa_r+0xafc>
 800c98a:	9b08      	ldr	r3, [sp, #32]
 800c98c:	9306      	str	r3, [sp, #24]
 800c98e:	9f03      	ldr	r7, [sp, #12]
 800c990:	4621      	mov	r1, r4
 800c992:	4650      	mov	r0, sl
 800c994:	f7ff f9e0 	bl	800bd58 <quorem>
 800c998:	9b03      	ldr	r3, [sp, #12]
 800c99a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c99e:	f807 9b01 	strb.w	r9, [r7], #1
 800c9a2:	1afa      	subs	r2, r7, r3
 800c9a4:	9b06      	ldr	r3, [sp, #24]
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	dd07      	ble.n	800c9ba <_dtoa_r+0xb4a>
 800c9aa:	4651      	mov	r1, sl
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	220a      	movs	r2, #10
 800c9b0:	4628      	mov	r0, r5
 800c9b2:	f000 fd0b 	bl	800d3cc <__multadd>
 800c9b6:	4682      	mov	sl, r0
 800c9b8:	e7ea      	b.n	800c990 <_dtoa_r+0xb20>
 800c9ba:	9b06      	ldr	r3, [sp, #24]
 800c9bc:	f04f 0800 	mov.w	r8, #0
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	bfcc      	ite	gt
 800c9c4:	461f      	movgt	r7, r3
 800c9c6:	2701      	movle	r7, #1
 800c9c8:	9b03      	ldr	r3, [sp, #12]
 800c9ca:	441f      	add	r7, r3
 800c9cc:	4651      	mov	r1, sl
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	4628      	mov	r0, r5
 800c9d2:	f000 fef1 	bl	800d7b8 <__lshift>
 800c9d6:	4621      	mov	r1, r4
 800c9d8:	4682      	mov	sl, r0
 800c9da:	f000 ff59 	bl	800d890 <__mcmp>
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	dc97      	bgt.n	800c912 <_dtoa_r+0xaa2>
 800c9e2:	d102      	bne.n	800c9ea <_dtoa_r+0xb7a>
 800c9e4:	f019 0f01 	tst.w	r9, #1
 800c9e8:	d193      	bne.n	800c912 <_dtoa_r+0xaa2>
 800c9ea:	463b      	mov	r3, r7
 800c9ec:	461f      	mov	r7, r3
 800c9ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9f2:	2a30      	cmp	r2, #48	; 0x30
 800c9f4:	d0fa      	beq.n	800c9ec <_dtoa_r+0xb7c>
 800c9f6:	e6e1      	b.n	800c7bc <_dtoa_r+0x94c>
 800c9f8:	9a03      	ldr	r2, [sp, #12]
 800c9fa:	429a      	cmp	r2, r3
 800c9fc:	d18a      	bne.n	800c914 <_dtoa_r+0xaa4>
 800c9fe:	2331      	movs	r3, #49	; 0x31
 800ca00:	f10b 0b01 	add.w	fp, fp, #1
 800ca04:	e797      	b.n	800c936 <_dtoa_r+0xac6>
 800ca06:	4b0a      	ldr	r3, [pc, #40]	; (800ca30 <_dtoa_r+0xbc0>)
 800ca08:	f7ff ba9f 	b.w	800bf4a <_dtoa_r+0xda>
 800ca0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	f47f aa77 	bne.w	800bf02 <_dtoa_r+0x92>
 800ca14:	4b07      	ldr	r3, [pc, #28]	; (800ca34 <_dtoa_r+0xbc4>)
 800ca16:	f7ff ba98 	b.w	800bf4a <_dtoa_r+0xda>
 800ca1a:	9b06      	ldr	r3, [sp, #24]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	dcb6      	bgt.n	800c98e <_dtoa_r+0xb1e>
 800ca20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca22:	2b02      	cmp	r3, #2
 800ca24:	f73f aeb5 	bgt.w	800c792 <_dtoa_r+0x922>
 800ca28:	e7b1      	b.n	800c98e <_dtoa_r+0xb1e>
 800ca2a:	bf00      	nop
 800ca2c:	0800e8b8 	.word	0x0800e8b8
 800ca30:	0800e810 	.word	0x0800e810
 800ca34:	0800e83c 	.word	0x0800e83c

0800ca38 <_free_r>:
 800ca38:	b538      	push	{r3, r4, r5, lr}
 800ca3a:	4605      	mov	r5, r0
 800ca3c:	2900      	cmp	r1, #0
 800ca3e:	d040      	beq.n	800cac2 <_free_r+0x8a>
 800ca40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca44:	1f0c      	subs	r4, r1, #4
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	bfb8      	it	lt
 800ca4a:	18e4      	addlt	r4, r4, r3
 800ca4c:	f000 fc50 	bl	800d2f0 <__malloc_lock>
 800ca50:	4a1c      	ldr	r2, [pc, #112]	; (800cac4 <_free_r+0x8c>)
 800ca52:	6813      	ldr	r3, [r2, #0]
 800ca54:	b933      	cbnz	r3, 800ca64 <_free_r+0x2c>
 800ca56:	6063      	str	r3, [r4, #4]
 800ca58:	6014      	str	r4, [r2, #0]
 800ca5a:	4628      	mov	r0, r5
 800ca5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca60:	f000 bc4c 	b.w	800d2fc <__malloc_unlock>
 800ca64:	42a3      	cmp	r3, r4
 800ca66:	d908      	bls.n	800ca7a <_free_r+0x42>
 800ca68:	6820      	ldr	r0, [r4, #0]
 800ca6a:	1821      	adds	r1, r4, r0
 800ca6c:	428b      	cmp	r3, r1
 800ca6e:	bf01      	itttt	eq
 800ca70:	6819      	ldreq	r1, [r3, #0]
 800ca72:	685b      	ldreq	r3, [r3, #4]
 800ca74:	1809      	addeq	r1, r1, r0
 800ca76:	6021      	streq	r1, [r4, #0]
 800ca78:	e7ed      	b.n	800ca56 <_free_r+0x1e>
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	685b      	ldr	r3, [r3, #4]
 800ca7e:	b10b      	cbz	r3, 800ca84 <_free_r+0x4c>
 800ca80:	42a3      	cmp	r3, r4
 800ca82:	d9fa      	bls.n	800ca7a <_free_r+0x42>
 800ca84:	6811      	ldr	r1, [r2, #0]
 800ca86:	1850      	adds	r0, r2, r1
 800ca88:	42a0      	cmp	r0, r4
 800ca8a:	d10b      	bne.n	800caa4 <_free_r+0x6c>
 800ca8c:	6820      	ldr	r0, [r4, #0]
 800ca8e:	4401      	add	r1, r0
 800ca90:	1850      	adds	r0, r2, r1
 800ca92:	4283      	cmp	r3, r0
 800ca94:	6011      	str	r1, [r2, #0]
 800ca96:	d1e0      	bne.n	800ca5a <_free_r+0x22>
 800ca98:	6818      	ldr	r0, [r3, #0]
 800ca9a:	685b      	ldr	r3, [r3, #4]
 800ca9c:	4408      	add	r0, r1
 800ca9e:	6010      	str	r0, [r2, #0]
 800caa0:	6053      	str	r3, [r2, #4]
 800caa2:	e7da      	b.n	800ca5a <_free_r+0x22>
 800caa4:	d902      	bls.n	800caac <_free_r+0x74>
 800caa6:	230c      	movs	r3, #12
 800caa8:	602b      	str	r3, [r5, #0]
 800caaa:	e7d6      	b.n	800ca5a <_free_r+0x22>
 800caac:	6820      	ldr	r0, [r4, #0]
 800caae:	1821      	adds	r1, r4, r0
 800cab0:	428b      	cmp	r3, r1
 800cab2:	bf01      	itttt	eq
 800cab4:	6819      	ldreq	r1, [r3, #0]
 800cab6:	685b      	ldreq	r3, [r3, #4]
 800cab8:	1809      	addeq	r1, r1, r0
 800caba:	6021      	streq	r1, [r4, #0]
 800cabc:	6063      	str	r3, [r4, #4]
 800cabe:	6054      	str	r4, [r2, #4]
 800cac0:	e7cb      	b.n	800ca5a <_free_r+0x22>
 800cac2:	bd38      	pop	{r3, r4, r5, pc}
 800cac4:	20002560 	.word	0x20002560

0800cac8 <rshift>:
 800cac8:	6903      	ldr	r3, [r0, #16]
 800caca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cace:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cad2:	f100 0414 	add.w	r4, r0, #20
 800cad6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cada:	dd46      	ble.n	800cb6a <rshift+0xa2>
 800cadc:	f011 011f 	ands.w	r1, r1, #31
 800cae0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cae4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cae8:	d10c      	bne.n	800cb04 <rshift+0x3c>
 800caea:	4629      	mov	r1, r5
 800caec:	f100 0710 	add.w	r7, r0, #16
 800caf0:	42b1      	cmp	r1, r6
 800caf2:	d335      	bcc.n	800cb60 <rshift+0x98>
 800caf4:	1a9b      	subs	r3, r3, r2
 800caf6:	009b      	lsls	r3, r3, #2
 800caf8:	1eea      	subs	r2, r5, #3
 800cafa:	4296      	cmp	r6, r2
 800cafc:	bf38      	it	cc
 800cafe:	2300      	movcc	r3, #0
 800cb00:	4423      	add	r3, r4
 800cb02:	e015      	b.n	800cb30 <rshift+0x68>
 800cb04:	46a1      	mov	r9, r4
 800cb06:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cb0a:	f1c1 0820 	rsb	r8, r1, #32
 800cb0e:	40cf      	lsrs	r7, r1
 800cb10:	f105 0e04 	add.w	lr, r5, #4
 800cb14:	4576      	cmp	r6, lr
 800cb16:	46f4      	mov	ip, lr
 800cb18:	d816      	bhi.n	800cb48 <rshift+0x80>
 800cb1a:	1a9a      	subs	r2, r3, r2
 800cb1c:	0092      	lsls	r2, r2, #2
 800cb1e:	3a04      	subs	r2, #4
 800cb20:	3501      	adds	r5, #1
 800cb22:	42ae      	cmp	r6, r5
 800cb24:	bf38      	it	cc
 800cb26:	2200      	movcc	r2, #0
 800cb28:	18a3      	adds	r3, r4, r2
 800cb2a:	50a7      	str	r7, [r4, r2]
 800cb2c:	b107      	cbz	r7, 800cb30 <rshift+0x68>
 800cb2e:	3304      	adds	r3, #4
 800cb30:	42a3      	cmp	r3, r4
 800cb32:	eba3 0204 	sub.w	r2, r3, r4
 800cb36:	bf08      	it	eq
 800cb38:	2300      	moveq	r3, #0
 800cb3a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cb3e:	6102      	str	r2, [r0, #16]
 800cb40:	bf08      	it	eq
 800cb42:	6143      	streq	r3, [r0, #20]
 800cb44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb48:	f8dc c000 	ldr.w	ip, [ip]
 800cb4c:	fa0c fc08 	lsl.w	ip, ip, r8
 800cb50:	ea4c 0707 	orr.w	r7, ip, r7
 800cb54:	f849 7b04 	str.w	r7, [r9], #4
 800cb58:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cb5c:	40cf      	lsrs	r7, r1
 800cb5e:	e7d9      	b.n	800cb14 <rshift+0x4c>
 800cb60:	f851 cb04 	ldr.w	ip, [r1], #4
 800cb64:	f847 cf04 	str.w	ip, [r7, #4]!
 800cb68:	e7c2      	b.n	800caf0 <rshift+0x28>
 800cb6a:	4623      	mov	r3, r4
 800cb6c:	e7e0      	b.n	800cb30 <rshift+0x68>

0800cb6e <__hexdig_fun>:
 800cb6e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cb72:	2b09      	cmp	r3, #9
 800cb74:	d802      	bhi.n	800cb7c <__hexdig_fun+0xe>
 800cb76:	3820      	subs	r0, #32
 800cb78:	b2c0      	uxtb	r0, r0
 800cb7a:	4770      	bx	lr
 800cb7c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cb80:	2b05      	cmp	r3, #5
 800cb82:	d801      	bhi.n	800cb88 <__hexdig_fun+0x1a>
 800cb84:	3847      	subs	r0, #71	; 0x47
 800cb86:	e7f7      	b.n	800cb78 <__hexdig_fun+0xa>
 800cb88:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cb8c:	2b05      	cmp	r3, #5
 800cb8e:	d801      	bhi.n	800cb94 <__hexdig_fun+0x26>
 800cb90:	3827      	subs	r0, #39	; 0x27
 800cb92:	e7f1      	b.n	800cb78 <__hexdig_fun+0xa>
 800cb94:	2000      	movs	r0, #0
 800cb96:	4770      	bx	lr

0800cb98 <__gethex>:
 800cb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb9c:	4681      	mov	r9, r0
 800cb9e:	468a      	mov	sl, r1
 800cba0:	4617      	mov	r7, r2
 800cba2:	680a      	ldr	r2, [r1, #0]
 800cba4:	b085      	sub	sp, #20
 800cba6:	f102 0b02 	add.w	fp, r2, #2
 800cbaa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cbae:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cbb2:	9302      	str	r3, [sp, #8]
 800cbb4:	32fe      	adds	r2, #254	; 0xfe
 800cbb6:	eb02 030b 	add.w	r3, r2, fp
 800cbba:	46d8      	mov	r8, fp
 800cbbc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800cbc0:	9301      	str	r3, [sp, #4]
 800cbc2:	2830      	cmp	r0, #48	; 0x30
 800cbc4:	d0f7      	beq.n	800cbb6 <__gethex+0x1e>
 800cbc6:	f7ff ffd2 	bl	800cb6e <__hexdig_fun>
 800cbca:	4604      	mov	r4, r0
 800cbcc:	2800      	cmp	r0, #0
 800cbce:	d138      	bne.n	800cc42 <__gethex+0xaa>
 800cbd0:	2201      	movs	r2, #1
 800cbd2:	4640      	mov	r0, r8
 800cbd4:	49a7      	ldr	r1, [pc, #668]	; (800ce74 <__gethex+0x2dc>)
 800cbd6:	f7ff f812 	bl	800bbfe <strncmp>
 800cbda:	4606      	mov	r6, r0
 800cbdc:	2800      	cmp	r0, #0
 800cbde:	d169      	bne.n	800ccb4 <__gethex+0x11c>
 800cbe0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800cbe4:	465d      	mov	r5, fp
 800cbe6:	f7ff ffc2 	bl	800cb6e <__hexdig_fun>
 800cbea:	2800      	cmp	r0, #0
 800cbec:	d064      	beq.n	800ccb8 <__gethex+0x120>
 800cbee:	465a      	mov	r2, fp
 800cbf0:	7810      	ldrb	r0, [r2, #0]
 800cbf2:	4690      	mov	r8, r2
 800cbf4:	2830      	cmp	r0, #48	; 0x30
 800cbf6:	f102 0201 	add.w	r2, r2, #1
 800cbfa:	d0f9      	beq.n	800cbf0 <__gethex+0x58>
 800cbfc:	f7ff ffb7 	bl	800cb6e <__hexdig_fun>
 800cc00:	2301      	movs	r3, #1
 800cc02:	fab0 f480 	clz	r4, r0
 800cc06:	465e      	mov	r6, fp
 800cc08:	0964      	lsrs	r4, r4, #5
 800cc0a:	9301      	str	r3, [sp, #4]
 800cc0c:	4642      	mov	r2, r8
 800cc0e:	4615      	mov	r5, r2
 800cc10:	7828      	ldrb	r0, [r5, #0]
 800cc12:	3201      	adds	r2, #1
 800cc14:	f7ff ffab 	bl	800cb6e <__hexdig_fun>
 800cc18:	2800      	cmp	r0, #0
 800cc1a:	d1f8      	bne.n	800cc0e <__gethex+0x76>
 800cc1c:	2201      	movs	r2, #1
 800cc1e:	4628      	mov	r0, r5
 800cc20:	4994      	ldr	r1, [pc, #592]	; (800ce74 <__gethex+0x2dc>)
 800cc22:	f7fe ffec 	bl	800bbfe <strncmp>
 800cc26:	b978      	cbnz	r0, 800cc48 <__gethex+0xb0>
 800cc28:	b946      	cbnz	r6, 800cc3c <__gethex+0xa4>
 800cc2a:	1c6e      	adds	r6, r5, #1
 800cc2c:	4632      	mov	r2, r6
 800cc2e:	4615      	mov	r5, r2
 800cc30:	7828      	ldrb	r0, [r5, #0]
 800cc32:	3201      	adds	r2, #1
 800cc34:	f7ff ff9b 	bl	800cb6e <__hexdig_fun>
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	d1f8      	bne.n	800cc2e <__gethex+0x96>
 800cc3c:	1b73      	subs	r3, r6, r5
 800cc3e:	009e      	lsls	r6, r3, #2
 800cc40:	e004      	b.n	800cc4c <__gethex+0xb4>
 800cc42:	2400      	movs	r4, #0
 800cc44:	4626      	mov	r6, r4
 800cc46:	e7e1      	b.n	800cc0c <__gethex+0x74>
 800cc48:	2e00      	cmp	r6, #0
 800cc4a:	d1f7      	bne.n	800cc3c <__gethex+0xa4>
 800cc4c:	782b      	ldrb	r3, [r5, #0]
 800cc4e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cc52:	2b50      	cmp	r3, #80	; 0x50
 800cc54:	d13d      	bne.n	800ccd2 <__gethex+0x13a>
 800cc56:	786b      	ldrb	r3, [r5, #1]
 800cc58:	2b2b      	cmp	r3, #43	; 0x2b
 800cc5a:	d02f      	beq.n	800ccbc <__gethex+0x124>
 800cc5c:	2b2d      	cmp	r3, #45	; 0x2d
 800cc5e:	d031      	beq.n	800ccc4 <__gethex+0x12c>
 800cc60:	f04f 0b00 	mov.w	fp, #0
 800cc64:	1c69      	adds	r1, r5, #1
 800cc66:	7808      	ldrb	r0, [r1, #0]
 800cc68:	f7ff ff81 	bl	800cb6e <__hexdig_fun>
 800cc6c:	1e42      	subs	r2, r0, #1
 800cc6e:	b2d2      	uxtb	r2, r2
 800cc70:	2a18      	cmp	r2, #24
 800cc72:	d82e      	bhi.n	800ccd2 <__gethex+0x13a>
 800cc74:	f1a0 0210 	sub.w	r2, r0, #16
 800cc78:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cc7c:	f7ff ff77 	bl	800cb6e <__hexdig_fun>
 800cc80:	f100 3cff 	add.w	ip, r0, #4294967295
 800cc84:	fa5f fc8c 	uxtb.w	ip, ip
 800cc88:	f1bc 0f18 	cmp.w	ip, #24
 800cc8c:	d91d      	bls.n	800ccca <__gethex+0x132>
 800cc8e:	f1bb 0f00 	cmp.w	fp, #0
 800cc92:	d000      	beq.n	800cc96 <__gethex+0xfe>
 800cc94:	4252      	negs	r2, r2
 800cc96:	4416      	add	r6, r2
 800cc98:	f8ca 1000 	str.w	r1, [sl]
 800cc9c:	b1dc      	cbz	r4, 800ccd6 <__gethex+0x13e>
 800cc9e:	9b01      	ldr	r3, [sp, #4]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	bf14      	ite	ne
 800cca4:	f04f 0800 	movne.w	r8, #0
 800cca8:	f04f 0806 	moveq.w	r8, #6
 800ccac:	4640      	mov	r0, r8
 800ccae:	b005      	add	sp, #20
 800ccb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccb4:	4645      	mov	r5, r8
 800ccb6:	4626      	mov	r6, r4
 800ccb8:	2401      	movs	r4, #1
 800ccba:	e7c7      	b.n	800cc4c <__gethex+0xb4>
 800ccbc:	f04f 0b00 	mov.w	fp, #0
 800ccc0:	1ca9      	adds	r1, r5, #2
 800ccc2:	e7d0      	b.n	800cc66 <__gethex+0xce>
 800ccc4:	f04f 0b01 	mov.w	fp, #1
 800ccc8:	e7fa      	b.n	800ccc0 <__gethex+0x128>
 800ccca:	230a      	movs	r3, #10
 800cccc:	fb03 0002 	mla	r0, r3, r2, r0
 800ccd0:	e7d0      	b.n	800cc74 <__gethex+0xdc>
 800ccd2:	4629      	mov	r1, r5
 800ccd4:	e7e0      	b.n	800cc98 <__gethex+0x100>
 800ccd6:	4621      	mov	r1, r4
 800ccd8:	eba5 0308 	sub.w	r3, r5, r8
 800ccdc:	3b01      	subs	r3, #1
 800ccde:	2b07      	cmp	r3, #7
 800cce0:	dc0a      	bgt.n	800ccf8 <__gethex+0x160>
 800cce2:	4648      	mov	r0, r9
 800cce4:	f000 fb10 	bl	800d308 <_Balloc>
 800cce8:	4604      	mov	r4, r0
 800ccea:	b940      	cbnz	r0, 800ccfe <__gethex+0x166>
 800ccec:	4602      	mov	r2, r0
 800ccee:	21e4      	movs	r1, #228	; 0xe4
 800ccf0:	4b61      	ldr	r3, [pc, #388]	; (800ce78 <__gethex+0x2e0>)
 800ccf2:	4862      	ldr	r0, [pc, #392]	; (800ce7c <__gethex+0x2e4>)
 800ccf4:	f001 f9de 	bl	800e0b4 <__assert_func>
 800ccf8:	3101      	adds	r1, #1
 800ccfa:	105b      	asrs	r3, r3, #1
 800ccfc:	e7ef      	b.n	800ccde <__gethex+0x146>
 800ccfe:	2300      	movs	r3, #0
 800cd00:	469b      	mov	fp, r3
 800cd02:	f100 0a14 	add.w	sl, r0, #20
 800cd06:	f8cd a004 	str.w	sl, [sp, #4]
 800cd0a:	45a8      	cmp	r8, r5
 800cd0c:	d344      	bcc.n	800cd98 <__gethex+0x200>
 800cd0e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cd12:	4658      	mov	r0, fp
 800cd14:	f848 bb04 	str.w	fp, [r8], #4
 800cd18:	eba8 080a 	sub.w	r8, r8, sl
 800cd1c:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800cd20:	6122      	str	r2, [r4, #16]
 800cd22:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800cd26:	f000 fbe1 	bl	800d4ec <__hi0bits>
 800cd2a:	683d      	ldr	r5, [r7, #0]
 800cd2c:	eba8 0800 	sub.w	r8, r8, r0
 800cd30:	45a8      	cmp	r8, r5
 800cd32:	dd59      	ble.n	800cde8 <__gethex+0x250>
 800cd34:	eba8 0805 	sub.w	r8, r8, r5
 800cd38:	4641      	mov	r1, r8
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	f000 ff5f 	bl	800dbfe <__any_on>
 800cd40:	4683      	mov	fp, r0
 800cd42:	b1b8      	cbz	r0, 800cd74 <__gethex+0x1dc>
 800cd44:	f04f 0b01 	mov.w	fp, #1
 800cd48:	f108 33ff 	add.w	r3, r8, #4294967295
 800cd4c:	1159      	asrs	r1, r3, #5
 800cd4e:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cd52:	f003 021f 	and.w	r2, r3, #31
 800cd56:	fa0b f202 	lsl.w	r2, fp, r2
 800cd5a:	420a      	tst	r2, r1
 800cd5c:	d00a      	beq.n	800cd74 <__gethex+0x1dc>
 800cd5e:	455b      	cmp	r3, fp
 800cd60:	dd06      	ble.n	800cd70 <__gethex+0x1d8>
 800cd62:	4620      	mov	r0, r4
 800cd64:	f1a8 0102 	sub.w	r1, r8, #2
 800cd68:	f000 ff49 	bl	800dbfe <__any_on>
 800cd6c:	2800      	cmp	r0, #0
 800cd6e:	d138      	bne.n	800cde2 <__gethex+0x24a>
 800cd70:	f04f 0b02 	mov.w	fp, #2
 800cd74:	4641      	mov	r1, r8
 800cd76:	4620      	mov	r0, r4
 800cd78:	f7ff fea6 	bl	800cac8 <rshift>
 800cd7c:	4446      	add	r6, r8
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	42b3      	cmp	r3, r6
 800cd82:	da41      	bge.n	800ce08 <__gethex+0x270>
 800cd84:	4621      	mov	r1, r4
 800cd86:	4648      	mov	r0, r9
 800cd88:	f000 fafe 	bl	800d388 <_Bfree>
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cd90:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800cd94:	6013      	str	r3, [r2, #0]
 800cd96:	e789      	b.n	800ccac <__gethex+0x114>
 800cd98:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800cd9c:	2a2e      	cmp	r2, #46	; 0x2e
 800cd9e:	d014      	beq.n	800cdca <__gethex+0x232>
 800cda0:	2b20      	cmp	r3, #32
 800cda2:	d106      	bne.n	800cdb2 <__gethex+0x21a>
 800cda4:	9b01      	ldr	r3, [sp, #4]
 800cda6:	f843 bb04 	str.w	fp, [r3], #4
 800cdaa:	f04f 0b00 	mov.w	fp, #0
 800cdae:	9301      	str	r3, [sp, #4]
 800cdb0:	465b      	mov	r3, fp
 800cdb2:	7828      	ldrb	r0, [r5, #0]
 800cdb4:	9303      	str	r3, [sp, #12]
 800cdb6:	f7ff feda 	bl	800cb6e <__hexdig_fun>
 800cdba:	9b03      	ldr	r3, [sp, #12]
 800cdbc:	f000 000f 	and.w	r0, r0, #15
 800cdc0:	4098      	lsls	r0, r3
 800cdc2:	ea4b 0b00 	orr.w	fp, fp, r0
 800cdc6:	3304      	adds	r3, #4
 800cdc8:	e79f      	b.n	800cd0a <__gethex+0x172>
 800cdca:	45a8      	cmp	r8, r5
 800cdcc:	d8e8      	bhi.n	800cda0 <__gethex+0x208>
 800cdce:	2201      	movs	r2, #1
 800cdd0:	4628      	mov	r0, r5
 800cdd2:	4928      	ldr	r1, [pc, #160]	; (800ce74 <__gethex+0x2dc>)
 800cdd4:	9303      	str	r3, [sp, #12]
 800cdd6:	f7fe ff12 	bl	800bbfe <strncmp>
 800cdda:	9b03      	ldr	r3, [sp, #12]
 800cddc:	2800      	cmp	r0, #0
 800cdde:	d1df      	bne.n	800cda0 <__gethex+0x208>
 800cde0:	e793      	b.n	800cd0a <__gethex+0x172>
 800cde2:	f04f 0b03 	mov.w	fp, #3
 800cde6:	e7c5      	b.n	800cd74 <__gethex+0x1dc>
 800cde8:	da0b      	bge.n	800ce02 <__gethex+0x26a>
 800cdea:	eba5 0808 	sub.w	r8, r5, r8
 800cdee:	4621      	mov	r1, r4
 800cdf0:	4642      	mov	r2, r8
 800cdf2:	4648      	mov	r0, r9
 800cdf4:	f000 fce0 	bl	800d7b8 <__lshift>
 800cdf8:	4604      	mov	r4, r0
 800cdfa:	eba6 0608 	sub.w	r6, r6, r8
 800cdfe:	f100 0a14 	add.w	sl, r0, #20
 800ce02:	f04f 0b00 	mov.w	fp, #0
 800ce06:	e7ba      	b.n	800cd7e <__gethex+0x1e6>
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	42b3      	cmp	r3, r6
 800ce0c:	dd74      	ble.n	800cef8 <__gethex+0x360>
 800ce0e:	1b9e      	subs	r6, r3, r6
 800ce10:	42b5      	cmp	r5, r6
 800ce12:	dc35      	bgt.n	800ce80 <__gethex+0x2e8>
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2b02      	cmp	r3, #2
 800ce18:	d023      	beq.n	800ce62 <__gethex+0x2ca>
 800ce1a:	2b03      	cmp	r3, #3
 800ce1c:	d025      	beq.n	800ce6a <__gethex+0x2d2>
 800ce1e:	2b01      	cmp	r3, #1
 800ce20:	d115      	bne.n	800ce4e <__gethex+0x2b6>
 800ce22:	42b5      	cmp	r5, r6
 800ce24:	d113      	bne.n	800ce4e <__gethex+0x2b6>
 800ce26:	2d01      	cmp	r5, #1
 800ce28:	d10b      	bne.n	800ce42 <__gethex+0x2aa>
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	9a02      	ldr	r2, [sp, #8]
 800ce2e:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ce32:	6013      	str	r3, [r2, #0]
 800ce34:	2301      	movs	r3, #1
 800ce36:	6123      	str	r3, [r4, #16]
 800ce38:	f8ca 3000 	str.w	r3, [sl]
 800ce3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce3e:	601c      	str	r4, [r3, #0]
 800ce40:	e734      	b.n	800ccac <__gethex+0x114>
 800ce42:	4620      	mov	r0, r4
 800ce44:	1e69      	subs	r1, r5, #1
 800ce46:	f000 feda 	bl	800dbfe <__any_on>
 800ce4a:	2800      	cmp	r0, #0
 800ce4c:	d1ed      	bne.n	800ce2a <__gethex+0x292>
 800ce4e:	4621      	mov	r1, r4
 800ce50:	4648      	mov	r0, r9
 800ce52:	f000 fa99 	bl	800d388 <_Bfree>
 800ce56:	2300      	movs	r3, #0
 800ce58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce5a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800ce5e:	6013      	str	r3, [r2, #0]
 800ce60:	e724      	b.n	800ccac <__gethex+0x114>
 800ce62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d1f2      	bne.n	800ce4e <__gethex+0x2b6>
 800ce68:	e7df      	b.n	800ce2a <__gethex+0x292>
 800ce6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d1dc      	bne.n	800ce2a <__gethex+0x292>
 800ce70:	e7ed      	b.n	800ce4e <__gethex+0x2b6>
 800ce72:	bf00      	nop
 800ce74:	0800e7a8 	.word	0x0800e7a8
 800ce78:	0800e8b8 	.word	0x0800e8b8
 800ce7c:	0800e8c9 	.word	0x0800e8c9
 800ce80:	f106 38ff 	add.w	r8, r6, #4294967295
 800ce84:	f1bb 0f00 	cmp.w	fp, #0
 800ce88:	d133      	bne.n	800cef2 <__gethex+0x35a>
 800ce8a:	f1b8 0f00 	cmp.w	r8, #0
 800ce8e:	d004      	beq.n	800ce9a <__gethex+0x302>
 800ce90:	4641      	mov	r1, r8
 800ce92:	4620      	mov	r0, r4
 800ce94:	f000 feb3 	bl	800dbfe <__any_on>
 800ce98:	4683      	mov	fp, r0
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	ea4f 1268 	mov.w	r2, r8, asr #5
 800cea0:	f008 081f 	and.w	r8, r8, #31
 800cea4:	fa03 f308 	lsl.w	r3, r3, r8
 800cea8:	f04f 0802 	mov.w	r8, #2
 800ceac:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ceb0:	4631      	mov	r1, r6
 800ceb2:	4213      	tst	r3, r2
 800ceb4:	4620      	mov	r0, r4
 800ceb6:	bf18      	it	ne
 800ceb8:	f04b 0b02 	orrne.w	fp, fp, #2
 800cebc:	1bad      	subs	r5, r5, r6
 800cebe:	f7ff fe03 	bl	800cac8 <rshift>
 800cec2:	687e      	ldr	r6, [r7, #4]
 800cec4:	f1bb 0f00 	cmp.w	fp, #0
 800cec8:	d04a      	beq.n	800cf60 <__gethex+0x3c8>
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2b02      	cmp	r3, #2
 800cece:	d016      	beq.n	800cefe <__gethex+0x366>
 800ced0:	2b03      	cmp	r3, #3
 800ced2:	d018      	beq.n	800cf06 <__gethex+0x36e>
 800ced4:	2b01      	cmp	r3, #1
 800ced6:	d109      	bne.n	800ceec <__gethex+0x354>
 800ced8:	f01b 0f02 	tst.w	fp, #2
 800cedc:	d006      	beq.n	800ceec <__gethex+0x354>
 800cede:	f8da 3000 	ldr.w	r3, [sl]
 800cee2:	ea4b 0b03 	orr.w	fp, fp, r3
 800cee6:	f01b 0f01 	tst.w	fp, #1
 800ceea:	d10f      	bne.n	800cf0c <__gethex+0x374>
 800ceec:	f048 0810 	orr.w	r8, r8, #16
 800cef0:	e036      	b.n	800cf60 <__gethex+0x3c8>
 800cef2:	f04f 0b01 	mov.w	fp, #1
 800cef6:	e7d0      	b.n	800ce9a <__gethex+0x302>
 800cef8:	f04f 0801 	mov.w	r8, #1
 800cefc:	e7e2      	b.n	800cec4 <__gethex+0x32c>
 800cefe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf00:	f1c3 0301 	rsb	r3, r3, #1
 800cf04:	930f      	str	r3, [sp, #60]	; 0x3c
 800cf06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d0ef      	beq.n	800ceec <__gethex+0x354>
 800cf0c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cf10:	f104 0214 	add.w	r2, r4, #20
 800cf14:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800cf18:	9301      	str	r3, [sp, #4]
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800cf20:	4694      	mov	ip, r2
 800cf22:	f852 1b04 	ldr.w	r1, [r2], #4
 800cf26:	f1b1 3fff 	cmp.w	r1, #4294967295
 800cf2a:	d01e      	beq.n	800cf6a <__gethex+0x3d2>
 800cf2c:	3101      	adds	r1, #1
 800cf2e:	f8cc 1000 	str.w	r1, [ip]
 800cf32:	f1b8 0f02 	cmp.w	r8, #2
 800cf36:	f104 0214 	add.w	r2, r4, #20
 800cf3a:	d13d      	bne.n	800cfb8 <__gethex+0x420>
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	3b01      	subs	r3, #1
 800cf40:	42ab      	cmp	r3, r5
 800cf42:	d10b      	bne.n	800cf5c <__gethex+0x3c4>
 800cf44:	2301      	movs	r3, #1
 800cf46:	1169      	asrs	r1, r5, #5
 800cf48:	f005 051f 	and.w	r5, r5, #31
 800cf4c:	fa03 f505 	lsl.w	r5, r3, r5
 800cf50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf54:	421d      	tst	r5, r3
 800cf56:	bf18      	it	ne
 800cf58:	f04f 0801 	movne.w	r8, #1
 800cf5c:	f048 0820 	orr.w	r8, r8, #32
 800cf60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf62:	601c      	str	r4, [r3, #0]
 800cf64:	9b02      	ldr	r3, [sp, #8]
 800cf66:	601e      	str	r6, [r3, #0]
 800cf68:	e6a0      	b.n	800ccac <__gethex+0x114>
 800cf6a:	4290      	cmp	r0, r2
 800cf6c:	f842 3c04 	str.w	r3, [r2, #-4]
 800cf70:	d8d6      	bhi.n	800cf20 <__gethex+0x388>
 800cf72:	68a2      	ldr	r2, [r4, #8]
 800cf74:	4593      	cmp	fp, r2
 800cf76:	db17      	blt.n	800cfa8 <__gethex+0x410>
 800cf78:	6861      	ldr	r1, [r4, #4]
 800cf7a:	4648      	mov	r0, r9
 800cf7c:	3101      	adds	r1, #1
 800cf7e:	f000 f9c3 	bl	800d308 <_Balloc>
 800cf82:	4682      	mov	sl, r0
 800cf84:	b918      	cbnz	r0, 800cf8e <__gethex+0x3f6>
 800cf86:	4602      	mov	r2, r0
 800cf88:	2184      	movs	r1, #132	; 0x84
 800cf8a:	4b1a      	ldr	r3, [pc, #104]	; (800cff4 <__gethex+0x45c>)
 800cf8c:	e6b1      	b.n	800ccf2 <__gethex+0x15a>
 800cf8e:	6922      	ldr	r2, [r4, #16]
 800cf90:	f104 010c 	add.w	r1, r4, #12
 800cf94:	3202      	adds	r2, #2
 800cf96:	0092      	lsls	r2, r2, #2
 800cf98:	300c      	adds	r0, #12
 800cf9a:	f7fe fec8 	bl	800bd2e <memcpy>
 800cf9e:	4621      	mov	r1, r4
 800cfa0:	4648      	mov	r0, r9
 800cfa2:	f000 f9f1 	bl	800d388 <_Bfree>
 800cfa6:	4654      	mov	r4, sl
 800cfa8:	6922      	ldr	r2, [r4, #16]
 800cfaa:	1c51      	adds	r1, r2, #1
 800cfac:	6121      	str	r1, [r4, #16]
 800cfae:	2101      	movs	r1, #1
 800cfb0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800cfb4:	6151      	str	r1, [r2, #20]
 800cfb6:	e7bc      	b.n	800cf32 <__gethex+0x39a>
 800cfb8:	6921      	ldr	r1, [r4, #16]
 800cfba:	4559      	cmp	r1, fp
 800cfbc:	dd0b      	ble.n	800cfd6 <__gethex+0x43e>
 800cfbe:	2101      	movs	r1, #1
 800cfc0:	4620      	mov	r0, r4
 800cfc2:	f7ff fd81 	bl	800cac8 <rshift>
 800cfc6:	68bb      	ldr	r3, [r7, #8]
 800cfc8:	3601      	adds	r6, #1
 800cfca:	42b3      	cmp	r3, r6
 800cfcc:	f6ff aeda 	blt.w	800cd84 <__gethex+0x1ec>
 800cfd0:	f04f 0801 	mov.w	r8, #1
 800cfd4:	e7c2      	b.n	800cf5c <__gethex+0x3c4>
 800cfd6:	f015 051f 	ands.w	r5, r5, #31
 800cfda:	d0f9      	beq.n	800cfd0 <__gethex+0x438>
 800cfdc:	9b01      	ldr	r3, [sp, #4]
 800cfde:	f1c5 0520 	rsb	r5, r5, #32
 800cfe2:	441a      	add	r2, r3
 800cfe4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800cfe8:	f000 fa80 	bl	800d4ec <__hi0bits>
 800cfec:	42a8      	cmp	r0, r5
 800cfee:	dbe6      	blt.n	800cfbe <__gethex+0x426>
 800cff0:	e7ee      	b.n	800cfd0 <__gethex+0x438>
 800cff2:	bf00      	nop
 800cff4:	0800e8b8 	.word	0x0800e8b8

0800cff8 <L_shift>:
 800cff8:	f1c2 0208 	rsb	r2, r2, #8
 800cffc:	0092      	lsls	r2, r2, #2
 800cffe:	b570      	push	{r4, r5, r6, lr}
 800d000:	f1c2 0620 	rsb	r6, r2, #32
 800d004:	6843      	ldr	r3, [r0, #4]
 800d006:	6804      	ldr	r4, [r0, #0]
 800d008:	fa03 f506 	lsl.w	r5, r3, r6
 800d00c:	432c      	orrs	r4, r5
 800d00e:	40d3      	lsrs	r3, r2
 800d010:	6004      	str	r4, [r0, #0]
 800d012:	f840 3f04 	str.w	r3, [r0, #4]!
 800d016:	4288      	cmp	r0, r1
 800d018:	d3f4      	bcc.n	800d004 <L_shift+0xc>
 800d01a:	bd70      	pop	{r4, r5, r6, pc}

0800d01c <__match>:
 800d01c:	b530      	push	{r4, r5, lr}
 800d01e:	6803      	ldr	r3, [r0, #0]
 800d020:	3301      	adds	r3, #1
 800d022:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d026:	b914      	cbnz	r4, 800d02e <__match+0x12>
 800d028:	6003      	str	r3, [r0, #0]
 800d02a:	2001      	movs	r0, #1
 800d02c:	bd30      	pop	{r4, r5, pc}
 800d02e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d032:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d036:	2d19      	cmp	r5, #25
 800d038:	bf98      	it	ls
 800d03a:	3220      	addls	r2, #32
 800d03c:	42a2      	cmp	r2, r4
 800d03e:	d0f0      	beq.n	800d022 <__match+0x6>
 800d040:	2000      	movs	r0, #0
 800d042:	e7f3      	b.n	800d02c <__match+0x10>

0800d044 <__hexnan>:
 800d044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d048:	2500      	movs	r5, #0
 800d04a:	680b      	ldr	r3, [r1, #0]
 800d04c:	4682      	mov	sl, r0
 800d04e:	115e      	asrs	r6, r3, #5
 800d050:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d054:	f013 031f 	ands.w	r3, r3, #31
 800d058:	bf18      	it	ne
 800d05a:	3604      	addne	r6, #4
 800d05c:	1f37      	subs	r7, r6, #4
 800d05e:	4690      	mov	r8, r2
 800d060:	46b9      	mov	r9, r7
 800d062:	463c      	mov	r4, r7
 800d064:	46ab      	mov	fp, r5
 800d066:	b087      	sub	sp, #28
 800d068:	6801      	ldr	r1, [r0, #0]
 800d06a:	9301      	str	r3, [sp, #4]
 800d06c:	f846 5c04 	str.w	r5, [r6, #-4]
 800d070:	9502      	str	r5, [sp, #8]
 800d072:	784a      	ldrb	r2, [r1, #1]
 800d074:	1c4b      	adds	r3, r1, #1
 800d076:	9303      	str	r3, [sp, #12]
 800d078:	b342      	cbz	r2, 800d0cc <__hexnan+0x88>
 800d07a:	4610      	mov	r0, r2
 800d07c:	9105      	str	r1, [sp, #20]
 800d07e:	9204      	str	r2, [sp, #16]
 800d080:	f7ff fd75 	bl	800cb6e <__hexdig_fun>
 800d084:	2800      	cmp	r0, #0
 800d086:	d14f      	bne.n	800d128 <__hexnan+0xe4>
 800d088:	9a04      	ldr	r2, [sp, #16]
 800d08a:	9905      	ldr	r1, [sp, #20]
 800d08c:	2a20      	cmp	r2, #32
 800d08e:	d818      	bhi.n	800d0c2 <__hexnan+0x7e>
 800d090:	9b02      	ldr	r3, [sp, #8]
 800d092:	459b      	cmp	fp, r3
 800d094:	dd13      	ble.n	800d0be <__hexnan+0x7a>
 800d096:	454c      	cmp	r4, r9
 800d098:	d206      	bcs.n	800d0a8 <__hexnan+0x64>
 800d09a:	2d07      	cmp	r5, #7
 800d09c:	dc04      	bgt.n	800d0a8 <__hexnan+0x64>
 800d09e:	462a      	mov	r2, r5
 800d0a0:	4649      	mov	r1, r9
 800d0a2:	4620      	mov	r0, r4
 800d0a4:	f7ff ffa8 	bl	800cff8 <L_shift>
 800d0a8:	4544      	cmp	r4, r8
 800d0aa:	d950      	bls.n	800d14e <__hexnan+0x10a>
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	f1a4 0904 	sub.w	r9, r4, #4
 800d0b2:	f844 3c04 	str.w	r3, [r4, #-4]
 800d0b6:	461d      	mov	r5, r3
 800d0b8:	464c      	mov	r4, r9
 800d0ba:	f8cd b008 	str.w	fp, [sp, #8]
 800d0be:	9903      	ldr	r1, [sp, #12]
 800d0c0:	e7d7      	b.n	800d072 <__hexnan+0x2e>
 800d0c2:	2a29      	cmp	r2, #41	; 0x29
 800d0c4:	d155      	bne.n	800d172 <__hexnan+0x12e>
 800d0c6:	3102      	adds	r1, #2
 800d0c8:	f8ca 1000 	str.w	r1, [sl]
 800d0cc:	f1bb 0f00 	cmp.w	fp, #0
 800d0d0:	d04f      	beq.n	800d172 <__hexnan+0x12e>
 800d0d2:	454c      	cmp	r4, r9
 800d0d4:	d206      	bcs.n	800d0e4 <__hexnan+0xa0>
 800d0d6:	2d07      	cmp	r5, #7
 800d0d8:	dc04      	bgt.n	800d0e4 <__hexnan+0xa0>
 800d0da:	462a      	mov	r2, r5
 800d0dc:	4649      	mov	r1, r9
 800d0de:	4620      	mov	r0, r4
 800d0e0:	f7ff ff8a 	bl	800cff8 <L_shift>
 800d0e4:	4544      	cmp	r4, r8
 800d0e6:	d934      	bls.n	800d152 <__hexnan+0x10e>
 800d0e8:	4623      	mov	r3, r4
 800d0ea:	f1a8 0204 	sub.w	r2, r8, #4
 800d0ee:	f853 1b04 	ldr.w	r1, [r3], #4
 800d0f2:	429f      	cmp	r7, r3
 800d0f4:	f842 1f04 	str.w	r1, [r2, #4]!
 800d0f8:	d2f9      	bcs.n	800d0ee <__hexnan+0xaa>
 800d0fa:	1b3b      	subs	r3, r7, r4
 800d0fc:	f023 0303 	bic.w	r3, r3, #3
 800d100:	3304      	adds	r3, #4
 800d102:	3e03      	subs	r6, #3
 800d104:	3401      	adds	r4, #1
 800d106:	42a6      	cmp	r6, r4
 800d108:	bf38      	it	cc
 800d10a:	2304      	movcc	r3, #4
 800d10c:	2200      	movs	r2, #0
 800d10e:	4443      	add	r3, r8
 800d110:	f843 2b04 	str.w	r2, [r3], #4
 800d114:	429f      	cmp	r7, r3
 800d116:	d2fb      	bcs.n	800d110 <__hexnan+0xcc>
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	b91b      	cbnz	r3, 800d124 <__hexnan+0xe0>
 800d11c:	4547      	cmp	r7, r8
 800d11e:	d126      	bne.n	800d16e <__hexnan+0x12a>
 800d120:	2301      	movs	r3, #1
 800d122:	603b      	str	r3, [r7, #0]
 800d124:	2005      	movs	r0, #5
 800d126:	e025      	b.n	800d174 <__hexnan+0x130>
 800d128:	3501      	adds	r5, #1
 800d12a:	2d08      	cmp	r5, #8
 800d12c:	f10b 0b01 	add.w	fp, fp, #1
 800d130:	dd06      	ble.n	800d140 <__hexnan+0xfc>
 800d132:	4544      	cmp	r4, r8
 800d134:	d9c3      	bls.n	800d0be <__hexnan+0x7a>
 800d136:	2300      	movs	r3, #0
 800d138:	2501      	movs	r5, #1
 800d13a:	f844 3c04 	str.w	r3, [r4, #-4]
 800d13e:	3c04      	subs	r4, #4
 800d140:	6822      	ldr	r2, [r4, #0]
 800d142:	f000 000f 	and.w	r0, r0, #15
 800d146:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d14a:	6020      	str	r0, [r4, #0]
 800d14c:	e7b7      	b.n	800d0be <__hexnan+0x7a>
 800d14e:	2508      	movs	r5, #8
 800d150:	e7b5      	b.n	800d0be <__hexnan+0x7a>
 800d152:	9b01      	ldr	r3, [sp, #4]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d0df      	beq.n	800d118 <__hexnan+0xd4>
 800d158:	f04f 32ff 	mov.w	r2, #4294967295
 800d15c:	f1c3 0320 	rsb	r3, r3, #32
 800d160:	40da      	lsrs	r2, r3
 800d162:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d166:	4013      	ands	r3, r2
 800d168:	f846 3c04 	str.w	r3, [r6, #-4]
 800d16c:	e7d4      	b.n	800d118 <__hexnan+0xd4>
 800d16e:	3f04      	subs	r7, #4
 800d170:	e7d2      	b.n	800d118 <__hexnan+0xd4>
 800d172:	2004      	movs	r0, #4
 800d174:	b007      	add	sp, #28
 800d176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800d17c <malloc>:
 800d17c:	4b02      	ldr	r3, [pc, #8]	; (800d188 <malloc+0xc>)
 800d17e:	4601      	mov	r1, r0
 800d180:	6818      	ldr	r0, [r3, #0]
 800d182:	f000 b823 	b.w	800d1cc <_malloc_r>
 800d186:	bf00      	nop
 800d188:	2000027c 	.word	0x2000027c

0800d18c <sbrk_aligned>:
 800d18c:	b570      	push	{r4, r5, r6, lr}
 800d18e:	4e0e      	ldr	r6, [pc, #56]	; (800d1c8 <sbrk_aligned+0x3c>)
 800d190:	460c      	mov	r4, r1
 800d192:	6831      	ldr	r1, [r6, #0]
 800d194:	4605      	mov	r5, r0
 800d196:	b911      	cbnz	r1, 800d19e <sbrk_aligned+0x12>
 800d198:	f000 ff7c 	bl	800e094 <_sbrk_r>
 800d19c:	6030      	str	r0, [r6, #0]
 800d19e:	4621      	mov	r1, r4
 800d1a0:	4628      	mov	r0, r5
 800d1a2:	f000 ff77 	bl	800e094 <_sbrk_r>
 800d1a6:	1c43      	adds	r3, r0, #1
 800d1a8:	d00a      	beq.n	800d1c0 <sbrk_aligned+0x34>
 800d1aa:	1cc4      	adds	r4, r0, #3
 800d1ac:	f024 0403 	bic.w	r4, r4, #3
 800d1b0:	42a0      	cmp	r0, r4
 800d1b2:	d007      	beq.n	800d1c4 <sbrk_aligned+0x38>
 800d1b4:	1a21      	subs	r1, r4, r0
 800d1b6:	4628      	mov	r0, r5
 800d1b8:	f000 ff6c 	bl	800e094 <_sbrk_r>
 800d1bc:	3001      	adds	r0, #1
 800d1be:	d101      	bne.n	800d1c4 <sbrk_aligned+0x38>
 800d1c0:	f04f 34ff 	mov.w	r4, #4294967295
 800d1c4:	4620      	mov	r0, r4
 800d1c6:	bd70      	pop	{r4, r5, r6, pc}
 800d1c8:	20002564 	.word	0x20002564

0800d1cc <_malloc_r>:
 800d1cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1d0:	1ccd      	adds	r5, r1, #3
 800d1d2:	f025 0503 	bic.w	r5, r5, #3
 800d1d6:	3508      	adds	r5, #8
 800d1d8:	2d0c      	cmp	r5, #12
 800d1da:	bf38      	it	cc
 800d1dc:	250c      	movcc	r5, #12
 800d1de:	2d00      	cmp	r5, #0
 800d1e0:	4607      	mov	r7, r0
 800d1e2:	db01      	blt.n	800d1e8 <_malloc_r+0x1c>
 800d1e4:	42a9      	cmp	r1, r5
 800d1e6:	d905      	bls.n	800d1f4 <_malloc_r+0x28>
 800d1e8:	230c      	movs	r3, #12
 800d1ea:	2600      	movs	r6, #0
 800d1ec:	603b      	str	r3, [r7, #0]
 800d1ee:	4630      	mov	r0, r6
 800d1f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d2c8 <_malloc_r+0xfc>
 800d1f8:	f000 f87a 	bl	800d2f0 <__malloc_lock>
 800d1fc:	f8d8 3000 	ldr.w	r3, [r8]
 800d200:	461c      	mov	r4, r3
 800d202:	bb5c      	cbnz	r4, 800d25c <_malloc_r+0x90>
 800d204:	4629      	mov	r1, r5
 800d206:	4638      	mov	r0, r7
 800d208:	f7ff ffc0 	bl	800d18c <sbrk_aligned>
 800d20c:	1c43      	adds	r3, r0, #1
 800d20e:	4604      	mov	r4, r0
 800d210:	d155      	bne.n	800d2be <_malloc_r+0xf2>
 800d212:	f8d8 4000 	ldr.w	r4, [r8]
 800d216:	4626      	mov	r6, r4
 800d218:	2e00      	cmp	r6, #0
 800d21a:	d145      	bne.n	800d2a8 <_malloc_r+0xdc>
 800d21c:	2c00      	cmp	r4, #0
 800d21e:	d048      	beq.n	800d2b2 <_malloc_r+0xe6>
 800d220:	6823      	ldr	r3, [r4, #0]
 800d222:	4631      	mov	r1, r6
 800d224:	4638      	mov	r0, r7
 800d226:	eb04 0903 	add.w	r9, r4, r3
 800d22a:	f000 ff33 	bl	800e094 <_sbrk_r>
 800d22e:	4581      	cmp	r9, r0
 800d230:	d13f      	bne.n	800d2b2 <_malloc_r+0xe6>
 800d232:	6821      	ldr	r1, [r4, #0]
 800d234:	4638      	mov	r0, r7
 800d236:	1a6d      	subs	r5, r5, r1
 800d238:	4629      	mov	r1, r5
 800d23a:	f7ff ffa7 	bl	800d18c <sbrk_aligned>
 800d23e:	3001      	adds	r0, #1
 800d240:	d037      	beq.n	800d2b2 <_malloc_r+0xe6>
 800d242:	6823      	ldr	r3, [r4, #0]
 800d244:	442b      	add	r3, r5
 800d246:	6023      	str	r3, [r4, #0]
 800d248:	f8d8 3000 	ldr.w	r3, [r8]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d038      	beq.n	800d2c2 <_malloc_r+0xf6>
 800d250:	685a      	ldr	r2, [r3, #4]
 800d252:	42a2      	cmp	r2, r4
 800d254:	d12b      	bne.n	800d2ae <_malloc_r+0xe2>
 800d256:	2200      	movs	r2, #0
 800d258:	605a      	str	r2, [r3, #4]
 800d25a:	e00f      	b.n	800d27c <_malloc_r+0xb0>
 800d25c:	6822      	ldr	r2, [r4, #0]
 800d25e:	1b52      	subs	r2, r2, r5
 800d260:	d41f      	bmi.n	800d2a2 <_malloc_r+0xd6>
 800d262:	2a0b      	cmp	r2, #11
 800d264:	d917      	bls.n	800d296 <_malloc_r+0xca>
 800d266:	1961      	adds	r1, r4, r5
 800d268:	42a3      	cmp	r3, r4
 800d26a:	6025      	str	r5, [r4, #0]
 800d26c:	bf18      	it	ne
 800d26e:	6059      	strne	r1, [r3, #4]
 800d270:	6863      	ldr	r3, [r4, #4]
 800d272:	bf08      	it	eq
 800d274:	f8c8 1000 	streq.w	r1, [r8]
 800d278:	5162      	str	r2, [r4, r5]
 800d27a:	604b      	str	r3, [r1, #4]
 800d27c:	4638      	mov	r0, r7
 800d27e:	f104 060b 	add.w	r6, r4, #11
 800d282:	f000 f83b 	bl	800d2fc <__malloc_unlock>
 800d286:	f026 0607 	bic.w	r6, r6, #7
 800d28a:	1d23      	adds	r3, r4, #4
 800d28c:	1af2      	subs	r2, r6, r3
 800d28e:	d0ae      	beq.n	800d1ee <_malloc_r+0x22>
 800d290:	1b9b      	subs	r3, r3, r6
 800d292:	50a3      	str	r3, [r4, r2]
 800d294:	e7ab      	b.n	800d1ee <_malloc_r+0x22>
 800d296:	42a3      	cmp	r3, r4
 800d298:	6862      	ldr	r2, [r4, #4]
 800d29a:	d1dd      	bne.n	800d258 <_malloc_r+0x8c>
 800d29c:	f8c8 2000 	str.w	r2, [r8]
 800d2a0:	e7ec      	b.n	800d27c <_malloc_r+0xb0>
 800d2a2:	4623      	mov	r3, r4
 800d2a4:	6864      	ldr	r4, [r4, #4]
 800d2a6:	e7ac      	b.n	800d202 <_malloc_r+0x36>
 800d2a8:	4634      	mov	r4, r6
 800d2aa:	6876      	ldr	r6, [r6, #4]
 800d2ac:	e7b4      	b.n	800d218 <_malloc_r+0x4c>
 800d2ae:	4613      	mov	r3, r2
 800d2b0:	e7cc      	b.n	800d24c <_malloc_r+0x80>
 800d2b2:	230c      	movs	r3, #12
 800d2b4:	4638      	mov	r0, r7
 800d2b6:	603b      	str	r3, [r7, #0]
 800d2b8:	f000 f820 	bl	800d2fc <__malloc_unlock>
 800d2bc:	e797      	b.n	800d1ee <_malloc_r+0x22>
 800d2be:	6025      	str	r5, [r4, #0]
 800d2c0:	e7dc      	b.n	800d27c <_malloc_r+0xb0>
 800d2c2:	605b      	str	r3, [r3, #4]
 800d2c4:	deff      	udf	#255	; 0xff
 800d2c6:	bf00      	nop
 800d2c8:	20002560 	.word	0x20002560

0800d2cc <__ascii_mbtowc>:
 800d2cc:	b082      	sub	sp, #8
 800d2ce:	b901      	cbnz	r1, 800d2d2 <__ascii_mbtowc+0x6>
 800d2d0:	a901      	add	r1, sp, #4
 800d2d2:	b142      	cbz	r2, 800d2e6 <__ascii_mbtowc+0x1a>
 800d2d4:	b14b      	cbz	r3, 800d2ea <__ascii_mbtowc+0x1e>
 800d2d6:	7813      	ldrb	r3, [r2, #0]
 800d2d8:	600b      	str	r3, [r1, #0]
 800d2da:	7812      	ldrb	r2, [r2, #0]
 800d2dc:	1e10      	subs	r0, r2, #0
 800d2de:	bf18      	it	ne
 800d2e0:	2001      	movne	r0, #1
 800d2e2:	b002      	add	sp, #8
 800d2e4:	4770      	bx	lr
 800d2e6:	4610      	mov	r0, r2
 800d2e8:	e7fb      	b.n	800d2e2 <__ascii_mbtowc+0x16>
 800d2ea:	f06f 0001 	mvn.w	r0, #1
 800d2ee:	e7f8      	b.n	800d2e2 <__ascii_mbtowc+0x16>

0800d2f0 <__malloc_lock>:
 800d2f0:	4801      	ldr	r0, [pc, #4]	; (800d2f8 <__malloc_lock+0x8>)
 800d2f2:	f7fe bd0c 	b.w	800bd0e <__retarget_lock_acquire_recursive>
 800d2f6:	bf00      	nop
 800d2f8:	2000255c 	.word	0x2000255c

0800d2fc <__malloc_unlock>:
 800d2fc:	4801      	ldr	r0, [pc, #4]	; (800d304 <__malloc_unlock+0x8>)
 800d2fe:	f7fe bd07 	b.w	800bd10 <__retarget_lock_release_recursive>
 800d302:	bf00      	nop
 800d304:	2000255c 	.word	0x2000255c

0800d308 <_Balloc>:
 800d308:	b570      	push	{r4, r5, r6, lr}
 800d30a:	69c6      	ldr	r6, [r0, #28]
 800d30c:	4604      	mov	r4, r0
 800d30e:	460d      	mov	r5, r1
 800d310:	b976      	cbnz	r6, 800d330 <_Balloc+0x28>
 800d312:	2010      	movs	r0, #16
 800d314:	f7ff ff32 	bl	800d17c <malloc>
 800d318:	4602      	mov	r2, r0
 800d31a:	61e0      	str	r0, [r4, #28]
 800d31c:	b920      	cbnz	r0, 800d328 <_Balloc+0x20>
 800d31e:	216b      	movs	r1, #107	; 0x6b
 800d320:	4b17      	ldr	r3, [pc, #92]	; (800d380 <_Balloc+0x78>)
 800d322:	4818      	ldr	r0, [pc, #96]	; (800d384 <_Balloc+0x7c>)
 800d324:	f000 fec6 	bl	800e0b4 <__assert_func>
 800d328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d32c:	6006      	str	r6, [r0, #0]
 800d32e:	60c6      	str	r6, [r0, #12]
 800d330:	69e6      	ldr	r6, [r4, #28]
 800d332:	68f3      	ldr	r3, [r6, #12]
 800d334:	b183      	cbz	r3, 800d358 <_Balloc+0x50>
 800d336:	69e3      	ldr	r3, [r4, #28]
 800d338:	68db      	ldr	r3, [r3, #12]
 800d33a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d33e:	b9b8      	cbnz	r0, 800d370 <_Balloc+0x68>
 800d340:	2101      	movs	r1, #1
 800d342:	fa01 f605 	lsl.w	r6, r1, r5
 800d346:	1d72      	adds	r2, r6, #5
 800d348:	4620      	mov	r0, r4
 800d34a:	0092      	lsls	r2, r2, #2
 800d34c:	f000 fed0 	bl	800e0f0 <_calloc_r>
 800d350:	b160      	cbz	r0, 800d36c <_Balloc+0x64>
 800d352:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d356:	e00e      	b.n	800d376 <_Balloc+0x6e>
 800d358:	2221      	movs	r2, #33	; 0x21
 800d35a:	2104      	movs	r1, #4
 800d35c:	4620      	mov	r0, r4
 800d35e:	f000 fec7 	bl	800e0f0 <_calloc_r>
 800d362:	69e3      	ldr	r3, [r4, #28]
 800d364:	60f0      	str	r0, [r6, #12]
 800d366:	68db      	ldr	r3, [r3, #12]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d1e4      	bne.n	800d336 <_Balloc+0x2e>
 800d36c:	2000      	movs	r0, #0
 800d36e:	bd70      	pop	{r4, r5, r6, pc}
 800d370:	6802      	ldr	r2, [r0, #0]
 800d372:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d376:	2300      	movs	r3, #0
 800d378:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d37c:	e7f7      	b.n	800d36e <_Balloc+0x66>
 800d37e:	bf00      	nop
 800d380:	0800e849 	.word	0x0800e849
 800d384:	0800e929 	.word	0x0800e929

0800d388 <_Bfree>:
 800d388:	b570      	push	{r4, r5, r6, lr}
 800d38a:	69c6      	ldr	r6, [r0, #28]
 800d38c:	4605      	mov	r5, r0
 800d38e:	460c      	mov	r4, r1
 800d390:	b976      	cbnz	r6, 800d3b0 <_Bfree+0x28>
 800d392:	2010      	movs	r0, #16
 800d394:	f7ff fef2 	bl	800d17c <malloc>
 800d398:	4602      	mov	r2, r0
 800d39a:	61e8      	str	r0, [r5, #28]
 800d39c:	b920      	cbnz	r0, 800d3a8 <_Bfree+0x20>
 800d39e:	218f      	movs	r1, #143	; 0x8f
 800d3a0:	4b08      	ldr	r3, [pc, #32]	; (800d3c4 <_Bfree+0x3c>)
 800d3a2:	4809      	ldr	r0, [pc, #36]	; (800d3c8 <_Bfree+0x40>)
 800d3a4:	f000 fe86 	bl	800e0b4 <__assert_func>
 800d3a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3ac:	6006      	str	r6, [r0, #0]
 800d3ae:	60c6      	str	r6, [r0, #12]
 800d3b0:	b13c      	cbz	r4, 800d3c2 <_Bfree+0x3a>
 800d3b2:	69eb      	ldr	r3, [r5, #28]
 800d3b4:	6862      	ldr	r2, [r4, #4]
 800d3b6:	68db      	ldr	r3, [r3, #12]
 800d3b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d3bc:	6021      	str	r1, [r4, #0]
 800d3be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d3c2:	bd70      	pop	{r4, r5, r6, pc}
 800d3c4:	0800e849 	.word	0x0800e849
 800d3c8:	0800e929 	.word	0x0800e929

0800d3cc <__multadd>:
 800d3cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3d0:	4607      	mov	r7, r0
 800d3d2:	460c      	mov	r4, r1
 800d3d4:	461e      	mov	r6, r3
 800d3d6:	2000      	movs	r0, #0
 800d3d8:	690d      	ldr	r5, [r1, #16]
 800d3da:	f101 0c14 	add.w	ip, r1, #20
 800d3de:	f8dc 3000 	ldr.w	r3, [ip]
 800d3e2:	3001      	adds	r0, #1
 800d3e4:	b299      	uxth	r1, r3
 800d3e6:	fb02 6101 	mla	r1, r2, r1, r6
 800d3ea:	0c1e      	lsrs	r6, r3, #16
 800d3ec:	0c0b      	lsrs	r3, r1, #16
 800d3ee:	fb02 3306 	mla	r3, r2, r6, r3
 800d3f2:	b289      	uxth	r1, r1
 800d3f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d3f8:	4285      	cmp	r5, r0
 800d3fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d3fe:	f84c 1b04 	str.w	r1, [ip], #4
 800d402:	dcec      	bgt.n	800d3de <__multadd+0x12>
 800d404:	b30e      	cbz	r6, 800d44a <__multadd+0x7e>
 800d406:	68a3      	ldr	r3, [r4, #8]
 800d408:	42ab      	cmp	r3, r5
 800d40a:	dc19      	bgt.n	800d440 <__multadd+0x74>
 800d40c:	6861      	ldr	r1, [r4, #4]
 800d40e:	4638      	mov	r0, r7
 800d410:	3101      	adds	r1, #1
 800d412:	f7ff ff79 	bl	800d308 <_Balloc>
 800d416:	4680      	mov	r8, r0
 800d418:	b928      	cbnz	r0, 800d426 <__multadd+0x5a>
 800d41a:	4602      	mov	r2, r0
 800d41c:	21ba      	movs	r1, #186	; 0xba
 800d41e:	4b0c      	ldr	r3, [pc, #48]	; (800d450 <__multadd+0x84>)
 800d420:	480c      	ldr	r0, [pc, #48]	; (800d454 <__multadd+0x88>)
 800d422:	f000 fe47 	bl	800e0b4 <__assert_func>
 800d426:	6922      	ldr	r2, [r4, #16]
 800d428:	f104 010c 	add.w	r1, r4, #12
 800d42c:	3202      	adds	r2, #2
 800d42e:	0092      	lsls	r2, r2, #2
 800d430:	300c      	adds	r0, #12
 800d432:	f7fe fc7c 	bl	800bd2e <memcpy>
 800d436:	4621      	mov	r1, r4
 800d438:	4638      	mov	r0, r7
 800d43a:	f7ff ffa5 	bl	800d388 <_Bfree>
 800d43e:	4644      	mov	r4, r8
 800d440:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d444:	3501      	adds	r5, #1
 800d446:	615e      	str	r6, [r3, #20]
 800d448:	6125      	str	r5, [r4, #16]
 800d44a:	4620      	mov	r0, r4
 800d44c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d450:	0800e8b8 	.word	0x0800e8b8
 800d454:	0800e929 	.word	0x0800e929

0800d458 <__s2b>:
 800d458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d45c:	4615      	mov	r5, r2
 800d45e:	2209      	movs	r2, #9
 800d460:	461f      	mov	r7, r3
 800d462:	3308      	adds	r3, #8
 800d464:	460c      	mov	r4, r1
 800d466:	fb93 f3f2 	sdiv	r3, r3, r2
 800d46a:	4606      	mov	r6, r0
 800d46c:	2201      	movs	r2, #1
 800d46e:	2100      	movs	r1, #0
 800d470:	429a      	cmp	r2, r3
 800d472:	db09      	blt.n	800d488 <__s2b+0x30>
 800d474:	4630      	mov	r0, r6
 800d476:	f7ff ff47 	bl	800d308 <_Balloc>
 800d47a:	b940      	cbnz	r0, 800d48e <__s2b+0x36>
 800d47c:	4602      	mov	r2, r0
 800d47e:	21d3      	movs	r1, #211	; 0xd3
 800d480:	4b18      	ldr	r3, [pc, #96]	; (800d4e4 <__s2b+0x8c>)
 800d482:	4819      	ldr	r0, [pc, #100]	; (800d4e8 <__s2b+0x90>)
 800d484:	f000 fe16 	bl	800e0b4 <__assert_func>
 800d488:	0052      	lsls	r2, r2, #1
 800d48a:	3101      	adds	r1, #1
 800d48c:	e7f0      	b.n	800d470 <__s2b+0x18>
 800d48e:	9b08      	ldr	r3, [sp, #32]
 800d490:	2d09      	cmp	r5, #9
 800d492:	6143      	str	r3, [r0, #20]
 800d494:	f04f 0301 	mov.w	r3, #1
 800d498:	6103      	str	r3, [r0, #16]
 800d49a:	dd16      	ble.n	800d4ca <__s2b+0x72>
 800d49c:	f104 0909 	add.w	r9, r4, #9
 800d4a0:	46c8      	mov	r8, r9
 800d4a2:	442c      	add	r4, r5
 800d4a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d4a8:	4601      	mov	r1, r0
 800d4aa:	220a      	movs	r2, #10
 800d4ac:	4630      	mov	r0, r6
 800d4ae:	3b30      	subs	r3, #48	; 0x30
 800d4b0:	f7ff ff8c 	bl	800d3cc <__multadd>
 800d4b4:	45a0      	cmp	r8, r4
 800d4b6:	d1f5      	bne.n	800d4a4 <__s2b+0x4c>
 800d4b8:	f1a5 0408 	sub.w	r4, r5, #8
 800d4bc:	444c      	add	r4, r9
 800d4be:	1b2d      	subs	r5, r5, r4
 800d4c0:	1963      	adds	r3, r4, r5
 800d4c2:	42bb      	cmp	r3, r7
 800d4c4:	db04      	blt.n	800d4d0 <__s2b+0x78>
 800d4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4ca:	2509      	movs	r5, #9
 800d4cc:	340a      	adds	r4, #10
 800d4ce:	e7f6      	b.n	800d4be <__s2b+0x66>
 800d4d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d4d4:	4601      	mov	r1, r0
 800d4d6:	220a      	movs	r2, #10
 800d4d8:	4630      	mov	r0, r6
 800d4da:	3b30      	subs	r3, #48	; 0x30
 800d4dc:	f7ff ff76 	bl	800d3cc <__multadd>
 800d4e0:	e7ee      	b.n	800d4c0 <__s2b+0x68>
 800d4e2:	bf00      	nop
 800d4e4:	0800e8b8 	.word	0x0800e8b8
 800d4e8:	0800e929 	.word	0x0800e929

0800d4ec <__hi0bits>:
 800d4ec:	0c02      	lsrs	r2, r0, #16
 800d4ee:	0412      	lsls	r2, r2, #16
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	b9ca      	cbnz	r2, 800d528 <__hi0bits+0x3c>
 800d4f4:	0403      	lsls	r3, r0, #16
 800d4f6:	2010      	movs	r0, #16
 800d4f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d4fc:	bf04      	itt	eq
 800d4fe:	021b      	lsleq	r3, r3, #8
 800d500:	3008      	addeq	r0, #8
 800d502:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d506:	bf04      	itt	eq
 800d508:	011b      	lsleq	r3, r3, #4
 800d50a:	3004      	addeq	r0, #4
 800d50c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d510:	bf04      	itt	eq
 800d512:	009b      	lsleq	r3, r3, #2
 800d514:	3002      	addeq	r0, #2
 800d516:	2b00      	cmp	r3, #0
 800d518:	db05      	blt.n	800d526 <__hi0bits+0x3a>
 800d51a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d51e:	f100 0001 	add.w	r0, r0, #1
 800d522:	bf08      	it	eq
 800d524:	2020      	moveq	r0, #32
 800d526:	4770      	bx	lr
 800d528:	2000      	movs	r0, #0
 800d52a:	e7e5      	b.n	800d4f8 <__hi0bits+0xc>

0800d52c <__lo0bits>:
 800d52c:	6803      	ldr	r3, [r0, #0]
 800d52e:	4602      	mov	r2, r0
 800d530:	f013 0007 	ands.w	r0, r3, #7
 800d534:	d00b      	beq.n	800d54e <__lo0bits+0x22>
 800d536:	07d9      	lsls	r1, r3, #31
 800d538:	d421      	bmi.n	800d57e <__lo0bits+0x52>
 800d53a:	0798      	lsls	r0, r3, #30
 800d53c:	bf49      	itett	mi
 800d53e:	085b      	lsrmi	r3, r3, #1
 800d540:	089b      	lsrpl	r3, r3, #2
 800d542:	2001      	movmi	r0, #1
 800d544:	6013      	strmi	r3, [r2, #0]
 800d546:	bf5c      	itt	pl
 800d548:	2002      	movpl	r0, #2
 800d54a:	6013      	strpl	r3, [r2, #0]
 800d54c:	4770      	bx	lr
 800d54e:	b299      	uxth	r1, r3
 800d550:	b909      	cbnz	r1, 800d556 <__lo0bits+0x2a>
 800d552:	2010      	movs	r0, #16
 800d554:	0c1b      	lsrs	r3, r3, #16
 800d556:	b2d9      	uxtb	r1, r3
 800d558:	b909      	cbnz	r1, 800d55e <__lo0bits+0x32>
 800d55a:	3008      	adds	r0, #8
 800d55c:	0a1b      	lsrs	r3, r3, #8
 800d55e:	0719      	lsls	r1, r3, #28
 800d560:	bf04      	itt	eq
 800d562:	091b      	lsreq	r3, r3, #4
 800d564:	3004      	addeq	r0, #4
 800d566:	0799      	lsls	r1, r3, #30
 800d568:	bf04      	itt	eq
 800d56a:	089b      	lsreq	r3, r3, #2
 800d56c:	3002      	addeq	r0, #2
 800d56e:	07d9      	lsls	r1, r3, #31
 800d570:	d403      	bmi.n	800d57a <__lo0bits+0x4e>
 800d572:	085b      	lsrs	r3, r3, #1
 800d574:	f100 0001 	add.w	r0, r0, #1
 800d578:	d003      	beq.n	800d582 <__lo0bits+0x56>
 800d57a:	6013      	str	r3, [r2, #0]
 800d57c:	4770      	bx	lr
 800d57e:	2000      	movs	r0, #0
 800d580:	4770      	bx	lr
 800d582:	2020      	movs	r0, #32
 800d584:	4770      	bx	lr
	...

0800d588 <__i2b>:
 800d588:	b510      	push	{r4, lr}
 800d58a:	460c      	mov	r4, r1
 800d58c:	2101      	movs	r1, #1
 800d58e:	f7ff febb 	bl	800d308 <_Balloc>
 800d592:	4602      	mov	r2, r0
 800d594:	b928      	cbnz	r0, 800d5a2 <__i2b+0x1a>
 800d596:	f240 1145 	movw	r1, #325	; 0x145
 800d59a:	4b04      	ldr	r3, [pc, #16]	; (800d5ac <__i2b+0x24>)
 800d59c:	4804      	ldr	r0, [pc, #16]	; (800d5b0 <__i2b+0x28>)
 800d59e:	f000 fd89 	bl	800e0b4 <__assert_func>
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	6144      	str	r4, [r0, #20]
 800d5a6:	6103      	str	r3, [r0, #16]
 800d5a8:	bd10      	pop	{r4, pc}
 800d5aa:	bf00      	nop
 800d5ac:	0800e8b8 	.word	0x0800e8b8
 800d5b0:	0800e929 	.word	0x0800e929

0800d5b4 <__multiply>:
 800d5b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5b8:	4691      	mov	r9, r2
 800d5ba:	690a      	ldr	r2, [r1, #16]
 800d5bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d5c0:	460c      	mov	r4, r1
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	bfbe      	ittt	lt
 800d5c6:	460b      	movlt	r3, r1
 800d5c8:	464c      	movlt	r4, r9
 800d5ca:	4699      	movlt	r9, r3
 800d5cc:	6927      	ldr	r7, [r4, #16]
 800d5ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d5d2:	68a3      	ldr	r3, [r4, #8]
 800d5d4:	6861      	ldr	r1, [r4, #4]
 800d5d6:	eb07 060a 	add.w	r6, r7, sl
 800d5da:	42b3      	cmp	r3, r6
 800d5dc:	b085      	sub	sp, #20
 800d5de:	bfb8      	it	lt
 800d5e0:	3101      	addlt	r1, #1
 800d5e2:	f7ff fe91 	bl	800d308 <_Balloc>
 800d5e6:	b930      	cbnz	r0, 800d5f6 <__multiply+0x42>
 800d5e8:	4602      	mov	r2, r0
 800d5ea:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d5ee:	4b43      	ldr	r3, [pc, #268]	; (800d6fc <__multiply+0x148>)
 800d5f0:	4843      	ldr	r0, [pc, #268]	; (800d700 <__multiply+0x14c>)
 800d5f2:	f000 fd5f 	bl	800e0b4 <__assert_func>
 800d5f6:	f100 0514 	add.w	r5, r0, #20
 800d5fa:	462b      	mov	r3, r5
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d602:	4543      	cmp	r3, r8
 800d604:	d321      	bcc.n	800d64a <__multiply+0x96>
 800d606:	f104 0314 	add.w	r3, r4, #20
 800d60a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d60e:	f109 0314 	add.w	r3, r9, #20
 800d612:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d616:	9202      	str	r2, [sp, #8]
 800d618:	1b3a      	subs	r2, r7, r4
 800d61a:	3a15      	subs	r2, #21
 800d61c:	f022 0203 	bic.w	r2, r2, #3
 800d620:	3204      	adds	r2, #4
 800d622:	f104 0115 	add.w	r1, r4, #21
 800d626:	428f      	cmp	r7, r1
 800d628:	bf38      	it	cc
 800d62a:	2204      	movcc	r2, #4
 800d62c:	9201      	str	r2, [sp, #4]
 800d62e:	9a02      	ldr	r2, [sp, #8]
 800d630:	9303      	str	r3, [sp, #12]
 800d632:	429a      	cmp	r2, r3
 800d634:	d80c      	bhi.n	800d650 <__multiply+0x9c>
 800d636:	2e00      	cmp	r6, #0
 800d638:	dd03      	ble.n	800d642 <__multiply+0x8e>
 800d63a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d05a      	beq.n	800d6f8 <__multiply+0x144>
 800d642:	6106      	str	r6, [r0, #16]
 800d644:	b005      	add	sp, #20
 800d646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d64a:	f843 2b04 	str.w	r2, [r3], #4
 800d64e:	e7d8      	b.n	800d602 <__multiply+0x4e>
 800d650:	f8b3 a000 	ldrh.w	sl, [r3]
 800d654:	f1ba 0f00 	cmp.w	sl, #0
 800d658:	d023      	beq.n	800d6a2 <__multiply+0xee>
 800d65a:	46a9      	mov	r9, r5
 800d65c:	f04f 0c00 	mov.w	ip, #0
 800d660:	f104 0e14 	add.w	lr, r4, #20
 800d664:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d668:	f8d9 1000 	ldr.w	r1, [r9]
 800d66c:	fa1f fb82 	uxth.w	fp, r2
 800d670:	b289      	uxth	r1, r1
 800d672:	fb0a 110b 	mla	r1, sl, fp, r1
 800d676:	4461      	add	r1, ip
 800d678:	f8d9 c000 	ldr.w	ip, [r9]
 800d67c:	0c12      	lsrs	r2, r2, #16
 800d67e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d682:	fb0a c202 	mla	r2, sl, r2, ip
 800d686:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d68a:	b289      	uxth	r1, r1
 800d68c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d690:	4577      	cmp	r7, lr
 800d692:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d696:	f849 1b04 	str.w	r1, [r9], #4
 800d69a:	d8e3      	bhi.n	800d664 <__multiply+0xb0>
 800d69c:	9a01      	ldr	r2, [sp, #4]
 800d69e:	f845 c002 	str.w	ip, [r5, r2]
 800d6a2:	9a03      	ldr	r2, [sp, #12]
 800d6a4:	3304      	adds	r3, #4
 800d6a6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d6aa:	f1b9 0f00 	cmp.w	r9, #0
 800d6ae:	d021      	beq.n	800d6f4 <__multiply+0x140>
 800d6b0:	46ae      	mov	lr, r5
 800d6b2:	f04f 0a00 	mov.w	sl, #0
 800d6b6:	6829      	ldr	r1, [r5, #0]
 800d6b8:	f104 0c14 	add.w	ip, r4, #20
 800d6bc:	f8bc b000 	ldrh.w	fp, [ip]
 800d6c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d6c4:	b289      	uxth	r1, r1
 800d6c6:	fb09 220b 	mla	r2, r9, fp, r2
 800d6ca:	4452      	add	r2, sl
 800d6cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d6d0:	f84e 1b04 	str.w	r1, [lr], #4
 800d6d4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d6d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d6dc:	f8be 1000 	ldrh.w	r1, [lr]
 800d6e0:	4567      	cmp	r7, ip
 800d6e2:	fb09 110a 	mla	r1, r9, sl, r1
 800d6e6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d6ea:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d6ee:	d8e5      	bhi.n	800d6bc <__multiply+0x108>
 800d6f0:	9a01      	ldr	r2, [sp, #4]
 800d6f2:	50a9      	str	r1, [r5, r2]
 800d6f4:	3504      	adds	r5, #4
 800d6f6:	e79a      	b.n	800d62e <__multiply+0x7a>
 800d6f8:	3e01      	subs	r6, #1
 800d6fa:	e79c      	b.n	800d636 <__multiply+0x82>
 800d6fc:	0800e8b8 	.word	0x0800e8b8
 800d700:	0800e929 	.word	0x0800e929

0800d704 <__pow5mult>:
 800d704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d708:	4615      	mov	r5, r2
 800d70a:	f012 0203 	ands.w	r2, r2, #3
 800d70e:	4606      	mov	r6, r0
 800d710:	460f      	mov	r7, r1
 800d712:	d007      	beq.n	800d724 <__pow5mult+0x20>
 800d714:	4c25      	ldr	r4, [pc, #148]	; (800d7ac <__pow5mult+0xa8>)
 800d716:	3a01      	subs	r2, #1
 800d718:	2300      	movs	r3, #0
 800d71a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d71e:	f7ff fe55 	bl	800d3cc <__multadd>
 800d722:	4607      	mov	r7, r0
 800d724:	10ad      	asrs	r5, r5, #2
 800d726:	d03d      	beq.n	800d7a4 <__pow5mult+0xa0>
 800d728:	69f4      	ldr	r4, [r6, #28]
 800d72a:	b97c      	cbnz	r4, 800d74c <__pow5mult+0x48>
 800d72c:	2010      	movs	r0, #16
 800d72e:	f7ff fd25 	bl	800d17c <malloc>
 800d732:	4602      	mov	r2, r0
 800d734:	61f0      	str	r0, [r6, #28]
 800d736:	b928      	cbnz	r0, 800d744 <__pow5mult+0x40>
 800d738:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d73c:	4b1c      	ldr	r3, [pc, #112]	; (800d7b0 <__pow5mult+0xac>)
 800d73e:	481d      	ldr	r0, [pc, #116]	; (800d7b4 <__pow5mult+0xb0>)
 800d740:	f000 fcb8 	bl	800e0b4 <__assert_func>
 800d744:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d748:	6004      	str	r4, [r0, #0]
 800d74a:	60c4      	str	r4, [r0, #12]
 800d74c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d750:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d754:	b94c      	cbnz	r4, 800d76a <__pow5mult+0x66>
 800d756:	f240 2171 	movw	r1, #625	; 0x271
 800d75a:	4630      	mov	r0, r6
 800d75c:	f7ff ff14 	bl	800d588 <__i2b>
 800d760:	2300      	movs	r3, #0
 800d762:	4604      	mov	r4, r0
 800d764:	f8c8 0008 	str.w	r0, [r8, #8]
 800d768:	6003      	str	r3, [r0, #0]
 800d76a:	f04f 0900 	mov.w	r9, #0
 800d76e:	07eb      	lsls	r3, r5, #31
 800d770:	d50a      	bpl.n	800d788 <__pow5mult+0x84>
 800d772:	4639      	mov	r1, r7
 800d774:	4622      	mov	r2, r4
 800d776:	4630      	mov	r0, r6
 800d778:	f7ff ff1c 	bl	800d5b4 <__multiply>
 800d77c:	4680      	mov	r8, r0
 800d77e:	4639      	mov	r1, r7
 800d780:	4630      	mov	r0, r6
 800d782:	f7ff fe01 	bl	800d388 <_Bfree>
 800d786:	4647      	mov	r7, r8
 800d788:	106d      	asrs	r5, r5, #1
 800d78a:	d00b      	beq.n	800d7a4 <__pow5mult+0xa0>
 800d78c:	6820      	ldr	r0, [r4, #0]
 800d78e:	b938      	cbnz	r0, 800d7a0 <__pow5mult+0x9c>
 800d790:	4622      	mov	r2, r4
 800d792:	4621      	mov	r1, r4
 800d794:	4630      	mov	r0, r6
 800d796:	f7ff ff0d 	bl	800d5b4 <__multiply>
 800d79a:	6020      	str	r0, [r4, #0]
 800d79c:	f8c0 9000 	str.w	r9, [r0]
 800d7a0:	4604      	mov	r4, r0
 800d7a2:	e7e4      	b.n	800d76e <__pow5mult+0x6a>
 800d7a4:	4638      	mov	r0, r7
 800d7a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7aa:	bf00      	nop
 800d7ac:	0800ea78 	.word	0x0800ea78
 800d7b0:	0800e849 	.word	0x0800e849
 800d7b4:	0800e929 	.word	0x0800e929

0800d7b8 <__lshift>:
 800d7b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7bc:	460c      	mov	r4, r1
 800d7be:	4607      	mov	r7, r0
 800d7c0:	4691      	mov	r9, r2
 800d7c2:	6923      	ldr	r3, [r4, #16]
 800d7c4:	6849      	ldr	r1, [r1, #4]
 800d7c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d7ca:	68a3      	ldr	r3, [r4, #8]
 800d7cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d7d0:	f108 0601 	add.w	r6, r8, #1
 800d7d4:	42b3      	cmp	r3, r6
 800d7d6:	db0b      	blt.n	800d7f0 <__lshift+0x38>
 800d7d8:	4638      	mov	r0, r7
 800d7da:	f7ff fd95 	bl	800d308 <_Balloc>
 800d7de:	4605      	mov	r5, r0
 800d7e0:	b948      	cbnz	r0, 800d7f6 <__lshift+0x3e>
 800d7e2:	4602      	mov	r2, r0
 800d7e4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d7e8:	4b27      	ldr	r3, [pc, #156]	; (800d888 <__lshift+0xd0>)
 800d7ea:	4828      	ldr	r0, [pc, #160]	; (800d88c <__lshift+0xd4>)
 800d7ec:	f000 fc62 	bl	800e0b4 <__assert_func>
 800d7f0:	3101      	adds	r1, #1
 800d7f2:	005b      	lsls	r3, r3, #1
 800d7f4:	e7ee      	b.n	800d7d4 <__lshift+0x1c>
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	f100 0114 	add.w	r1, r0, #20
 800d7fc:	f100 0210 	add.w	r2, r0, #16
 800d800:	4618      	mov	r0, r3
 800d802:	4553      	cmp	r3, sl
 800d804:	db33      	blt.n	800d86e <__lshift+0xb6>
 800d806:	6920      	ldr	r0, [r4, #16]
 800d808:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d80c:	f104 0314 	add.w	r3, r4, #20
 800d810:	f019 091f 	ands.w	r9, r9, #31
 800d814:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d818:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d81c:	d02b      	beq.n	800d876 <__lshift+0xbe>
 800d81e:	468a      	mov	sl, r1
 800d820:	2200      	movs	r2, #0
 800d822:	f1c9 0e20 	rsb	lr, r9, #32
 800d826:	6818      	ldr	r0, [r3, #0]
 800d828:	fa00 f009 	lsl.w	r0, r0, r9
 800d82c:	4310      	orrs	r0, r2
 800d82e:	f84a 0b04 	str.w	r0, [sl], #4
 800d832:	f853 2b04 	ldr.w	r2, [r3], #4
 800d836:	459c      	cmp	ip, r3
 800d838:	fa22 f20e 	lsr.w	r2, r2, lr
 800d83c:	d8f3      	bhi.n	800d826 <__lshift+0x6e>
 800d83e:	ebac 0304 	sub.w	r3, ip, r4
 800d842:	3b15      	subs	r3, #21
 800d844:	f023 0303 	bic.w	r3, r3, #3
 800d848:	3304      	adds	r3, #4
 800d84a:	f104 0015 	add.w	r0, r4, #21
 800d84e:	4584      	cmp	ip, r0
 800d850:	bf38      	it	cc
 800d852:	2304      	movcc	r3, #4
 800d854:	50ca      	str	r2, [r1, r3]
 800d856:	b10a      	cbz	r2, 800d85c <__lshift+0xa4>
 800d858:	f108 0602 	add.w	r6, r8, #2
 800d85c:	3e01      	subs	r6, #1
 800d85e:	4638      	mov	r0, r7
 800d860:	4621      	mov	r1, r4
 800d862:	612e      	str	r6, [r5, #16]
 800d864:	f7ff fd90 	bl	800d388 <_Bfree>
 800d868:	4628      	mov	r0, r5
 800d86a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d86e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d872:	3301      	adds	r3, #1
 800d874:	e7c5      	b.n	800d802 <__lshift+0x4a>
 800d876:	3904      	subs	r1, #4
 800d878:	f853 2b04 	ldr.w	r2, [r3], #4
 800d87c:	459c      	cmp	ip, r3
 800d87e:	f841 2f04 	str.w	r2, [r1, #4]!
 800d882:	d8f9      	bhi.n	800d878 <__lshift+0xc0>
 800d884:	e7ea      	b.n	800d85c <__lshift+0xa4>
 800d886:	bf00      	nop
 800d888:	0800e8b8 	.word	0x0800e8b8
 800d88c:	0800e929 	.word	0x0800e929

0800d890 <__mcmp>:
 800d890:	4603      	mov	r3, r0
 800d892:	690a      	ldr	r2, [r1, #16]
 800d894:	6900      	ldr	r0, [r0, #16]
 800d896:	b530      	push	{r4, r5, lr}
 800d898:	1a80      	subs	r0, r0, r2
 800d89a:	d10d      	bne.n	800d8b8 <__mcmp+0x28>
 800d89c:	3314      	adds	r3, #20
 800d89e:	3114      	adds	r1, #20
 800d8a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d8a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d8a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d8ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d8b0:	4295      	cmp	r5, r2
 800d8b2:	d002      	beq.n	800d8ba <__mcmp+0x2a>
 800d8b4:	d304      	bcc.n	800d8c0 <__mcmp+0x30>
 800d8b6:	2001      	movs	r0, #1
 800d8b8:	bd30      	pop	{r4, r5, pc}
 800d8ba:	42a3      	cmp	r3, r4
 800d8bc:	d3f4      	bcc.n	800d8a8 <__mcmp+0x18>
 800d8be:	e7fb      	b.n	800d8b8 <__mcmp+0x28>
 800d8c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d8c4:	e7f8      	b.n	800d8b8 <__mcmp+0x28>
	...

0800d8c8 <__mdiff>:
 800d8c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8cc:	460d      	mov	r5, r1
 800d8ce:	4607      	mov	r7, r0
 800d8d0:	4611      	mov	r1, r2
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	4614      	mov	r4, r2
 800d8d6:	f7ff ffdb 	bl	800d890 <__mcmp>
 800d8da:	1e06      	subs	r6, r0, #0
 800d8dc:	d111      	bne.n	800d902 <__mdiff+0x3a>
 800d8de:	4631      	mov	r1, r6
 800d8e0:	4638      	mov	r0, r7
 800d8e2:	f7ff fd11 	bl	800d308 <_Balloc>
 800d8e6:	4602      	mov	r2, r0
 800d8e8:	b928      	cbnz	r0, 800d8f6 <__mdiff+0x2e>
 800d8ea:	f240 2137 	movw	r1, #567	; 0x237
 800d8ee:	4b3a      	ldr	r3, [pc, #232]	; (800d9d8 <__mdiff+0x110>)
 800d8f0:	483a      	ldr	r0, [pc, #232]	; (800d9dc <__mdiff+0x114>)
 800d8f2:	f000 fbdf 	bl	800e0b4 <__assert_func>
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d8fc:	4610      	mov	r0, r2
 800d8fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d902:	bfa4      	itt	ge
 800d904:	4623      	movge	r3, r4
 800d906:	462c      	movge	r4, r5
 800d908:	4638      	mov	r0, r7
 800d90a:	6861      	ldr	r1, [r4, #4]
 800d90c:	bfa6      	itte	ge
 800d90e:	461d      	movge	r5, r3
 800d910:	2600      	movge	r6, #0
 800d912:	2601      	movlt	r6, #1
 800d914:	f7ff fcf8 	bl	800d308 <_Balloc>
 800d918:	4602      	mov	r2, r0
 800d91a:	b918      	cbnz	r0, 800d924 <__mdiff+0x5c>
 800d91c:	f240 2145 	movw	r1, #581	; 0x245
 800d920:	4b2d      	ldr	r3, [pc, #180]	; (800d9d8 <__mdiff+0x110>)
 800d922:	e7e5      	b.n	800d8f0 <__mdiff+0x28>
 800d924:	f102 0814 	add.w	r8, r2, #20
 800d928:	46c2      	mov	sl, r8
 800d92a:	f04f 0c00 	mov.w	ip, #0
 800d92e:	6927      	ldr	r7, [r4, #16]
 800d930:	60c6      	str	r6, [r0, #12]
 800d932:	692e      	ldr	r6, [r5, #16]
 800d934:	f104 0014 	add.w	r0, r4, #20
 800d938:	f105 0914 	add.w	r9, r5, #20
 800d93c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800d940:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d944:	3410      	adds	r4, #16
 800d946:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800d94a:	f859 3b04 	ldr.w	r3, [r9], #4
 800d94e:	fa1f f18b 	uxth.w	r1, fp
 800d952:	4461      	add	r1, ip
 800d954:	fa1f fc83 	uxth.w	ip, r3
 800d958:	0c1b      	lsrs	r3, r3, #16
 800d95a:	eba1 010c 	sub.w	r1, r1, ip
 800d95e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d962:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d966:	b289      	uxth	r1, r1
 800d968:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800d96c:	454e      	cmp	r6, r9
 800d96e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d972:	f84a 1b04 	str.w	r1, [sl], #4
 800d976:	d8e6      	bhi.n	800d946 <__mdiff+0x7e>
 800d978:	1b73      	subs	r3, r6, r5
 800d97a:	3b15      	subs	r3, #21
 800d97c:	f023 0303 	bic.w	r3, r3, #3
 800d980:	3515      	adds	r5, #21
 800d982:	3304      	adds	r3, #4
 800d984:	42ae      	cmp	r6, r5
 800d986:	bf38      	it	cc
 800d988:	2304      	movcc	r3, #4
 800d98a:	4418      	add	r0, r3
 800d98c:	4443      	add	r3, r8
 800d98e:	461e      	mov	r6, r3
 800d990:	4605      	mov	r5, r0
 800d992:	4575      	cmp	r5, lr
 800d994:	d30e      	bcc.n	800d9b4 <__mdiff+0xec>
 800d996:	f10e 0103 	add.w	r1, lr, #3
 800d99a:	1a09      	subs	r1, r1, r0
 800d99c:	f021 0103 	bic.w	r1, r1, #3
 800d9a0:	3803      	subs	r0, #3
 800d9a2:	4586      	cmp	lr, r0
 800d9a4:	bf38      	it	cc
 800d9a6:	2100      	movcc	r1, #0
 800d9a8:	440b      	add	r3, r1
 800d9aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d9ae:	b189      	cbz	r1, 800d9d4 <__mdiff+0x10c>
 800d9b0:	6117      	str	r7, [r2, #16]
 800d9b2:	e7a3      	b.n	800d8fc <__mdiff+0x34>
 800d9b4:	f855 8b04 	ldr.w	r8, [r5], #4
 800d9b8:	fa1f f188 	uxth.w	r1, r8
 800d9bc:	4461      	add	r1, ip
 800d9be:	140c      	asrs	r4, r1, #16
 800d9c0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d9c4:	b289      	uxth	r1, r1
 800d9c6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d9ca:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800d9ce:	f846 1b04 	str.w	r1, [r6], #4
 800d9d2:	e7de      	b.n	800d992 <__mdiff+0xca>
 800d9d4:	3f01      	subs	r7, #1
 800d9d6:	e7e8      	b.n	800d9aa <__mdiff+0xe2>
 800d9d8:	0800e8b8 	.word	0x0800e8b8
 800d9dc:	0800e929 	.word	0x0800e929

0800d9e0 <__ulp>:
 800d9e0:	4b0e      	ldr	r3, [pc, #56]	; (800da1c <__ulp+0x3c>)
 800d9e2:	400b      	ands	r3, r1
 800d9e4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	dc08      	bgt.n	800d9fe <__ulp+0x1e>
 800d9ec:	425b      	negs	r3, r3
 800d9ee:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d9f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d9f6:	da04      	bge.n	800da02 <__ulp+0x22>
 800d9f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d9fc:	4113      	asrs	r3, r2
 800d9fe:	2200      	movs	r2, #0
 800da00:	e008      	b.n	800da14 <__ulp+0x34>
 800da02:	f1a2 0314 	sub.w	r3, r2, #20
 800da06:	2b1e      	cmp	r3, #30
 800da08:	bfd6      	itet	le
 800da0a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800da0e:	2201      	movgt	r2, #1
 800da10:	40da      	lsrle	r2, r3
 800da12:	2300      	movs	r3, #0
 800da14:	4619      	mov	r1, r3
 800da16:	4610      	mov	r0, r2
 800da18:	4770      	bx	lr
 800da1a:	bf00      	nop
 800da1c:	7ff00000 	.word	0x7ff00000

0800da20 <__b2d>:
 800da20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da22:	6905      	ldr	r5, [r0, #16]
 800da24:	f100 0714 	add.w	r7, r0, #20
 800da28:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800da2c:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800da30:	1f2e      	subs	r6, r5, #4
 800da32:	4620      	mov	r0, r4
 800da34:	f7ff fd5a 	bl	800d4ec <__hi0bits>
 800da38:	f1c0 0220 	rsb	r2, r0, #32
 800da3c:	280a      	cmp	r0, #10
 800da3e:	4603      	mov	r3, r0
 800da40:	f8df c068 	ldr.w	ip, [pc, #104]	; 800daac <__b2d+0x8c>
 800da44:	600a      	str	r2, [r1, #0]
 800da46:	dc12      	bgt.n	800da6e <__b2d+0x4e>
 800da48:	f1c0 0e0b 	rsb	lr, r0, #11
 800da4c:	fa24 f20e 	lsr.w	r2, r4, lr
 800da50:	42b7      	cmp	r7, r6
 800da52:	ea42 010c 	orr.w	r1, r2, ip
 800da56:	bf2c      	ite	cs
 800da58:	2200      	movcs	r2, #0
 800da5a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800da5e:	3315      	adds	r3, #21
 800da60:	fa04 f303 	lsl.w	r3, r4, r3
 800da64:	fa22 f20e 	lsr.w	r2, r2, lr
 800da68:	431a      	orrs	r2, r3
 800da6a:	4610      	mov	r0, r2
 800da6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da6e:	42b7      	cmp	r7, r6
 800da70:	bf2e      	itee	cs
 800da72:	2200      	movcs	r2, #0
 800da74:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800da78:	f1a5 0608 	subcc.w	r6, r5, #8
 800da7c:	3b0b      	subs	r3, #11
 800da7e:	d012      	beq.n	800daa6 <__b2d+0x86>
 800da80:	f1c3 0520 	rsb	r5, r3, #32
 800da84:	fa22 f105 	lsr.w	r1, r2, r5
 800da88:	409c      	lsls	r4, r3
 800da8a:	430c      	orrs	r4, r1
 800da8c:	42be      	cmp	r6, r7
 800da8e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800da92:	bf94      	ite	ls
 800da94:	2400      	movls	r4, #0
 800da96:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800da9a:	409a      	lsls	r2, r3
 800da9c:	40ec      	lsrs	r4, r5
 800da9e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800daa2:	4322      	orrs	r2, r4
 800daa4:	e7e1      	b.n	800da6a <__b2d+0x4a>
 800daa6:	ea44 010c 	orr.w	r1, r4, ip
 800daaa:	e7de      	b.n	800da6a <__b2d+0x4a>
 800daac:	3ff00000 	.word	0x3ff00000

0800dab0 <__d2b>:
 800dab0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dab2:	2101      	movs	r1, #1
 800dab4:	4617      	mov	r7, r2
 800dab6:	461c      	mov	r4, r3
 800dab8:	9e08      	ldr	r6, [sp, #32]
 800daba:	f7ff fc25 	bl	800d308 <_Balloc>
 800dabe:	4605      	mov	r5, r0
 800dac0:	b930      	cbnz	r0, 800dad0 <__d2b+0x20>
 800dac2:	4602      	mov	r2, r0
 800dac4:	f240 310f 	movw	r1, #783	; 0x30f
 800dac8:	4b22      	ldr	r3, [pc, #136]	; (800db54 <__d2b+0xa4>)
 800daca:	4823      	ldr	r0, [pc, #140]	; (800db58 <__d2b+0xa8>)
 800dacc:	f000 faf2 	bl	800e0b4 <__assert_func>
 800dad0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800dad4:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800dad8:	bb24      	cbnz	r4, 800db24 <__d2b+0x74>
 800dada:	2f00      	cmp	r7, #0
 800dadc:	9301      	str	r3, [sp, #4]
 800dade:	d026      	beq.n	800db2e <__d2b+0x7e>
 800dae0:	4668      	mov	r0, sp
 800dae2:	9700      	str	r7, [sp, #0]
 800dae4:	f7ff fd22 	bl	800d52c <__lo0bits>
 800dae8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800daec:	b1e8      	cbz	r0, 800db2a <__d2b+0x7a>
 800daee:	f1c0 0320 	rsb	r3, r0, #32
 800daf2:	fa02 f303 	lsl.w	r3, r2, r3
 800daf6:	430b      	orrs	r3, r1
 800daf8:	40c2      	lsrs	r2, r0
 800dafa:	616b      	str	r3, [r5, #20]
 800dafc:	9201      	str	r2, [sp, #4]
 800dafe:	9b01      	ldr	r3, [sp, #4]
 800db00:	2b00      	cmp	r3, #0
 800db02:	bf14      	ite	ne
 800db04:	2102      	movne	r1, #2
 800db06:	2101      	moveq	r1, #1
 800db08:	61ab      	str	r3, [r5, #24]
 800db0a:	6129      	str	r1, [r5, #16]
 800db0c:	b1bc      	cbz	r4, 800db3e <__d2b+0x8e>
 800db0e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800db12:	4404      	add	r4, r0
 800db14:	6034      	str	r4, [r6, #0]
 800db16:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800db1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db1c:	6018      	str	r0, [r3, #0]
 800db1e:	4628      	mov	r0, r5
 800db20:	b003      	add	sp, #12
 800db22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db28:	e7d7      	b.n	800dada <__d2b+0x2a>
 800db2a:	6169      	str	r1, [r5, #20]
 800db2c:	e7e7      	b.n	800dafe <__d2b+0x4e>
 800db2e:	a801      	add	r0, sp, #4
 800db30:	f7ff fcfc 	bl	800d52c <__lo0bits>
 800db34:	9b01      	ldr	r3, [sp, #4]
 800db36:	2101      	movs	r1, #1
 800db38:	616b      	str	r3, [r5, #20]
 800db3a:	3020      	adds	r0, #32
 800db3c:	e7e5      	b.n	800db0a <__d2b+0x5a>
 800db3e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800db42:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800db46:	6030      	str	r0, [r6, #0]
 800db48:	6918      	ldr	r0, [r3, #16]
 800db4a:	f7ff fccf 	bl	800d4ec <__hi0bits>
 800db4e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800db52:	e7e2      	b.n	800db1a <__d2b+0x6a>
 800db54:	0800e8b8 	.word	0x0800e8b8
 800db58:	0800e929 	.word	0x0800e929

0800db5c <__ratio>:
 800db5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db60:	4688      	mov	r8, r1
 800db62:	4669      	mov	r1, sp
 800db64:	4681      	mov	r9, r0
 800db66:	f7ff ff5b 	bl	800da20 <__b2d>
 800db6a:	460f      	mov	r7, r1
 800db6c:	4604      	mov	r4, r0
 800db6e:	460d      	mov	r5, r1
 800db70:	4640      	mov	r0, r8
 800db72:	a901      	add	r1, sp, #4
 800db74:	f7ff ff54 	bl	800da20 <__b2d>
 800db78:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800db7c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800db80:	468b      	mov	fp, r1
 800db82:	eba3 0c02 	sub.w	ip, r3, r2
 800db86:	e9dd 3200 	ldrd	r3, r2, [sp]
 800db8a:	1a9b      	subs	r3, r3, r2
 800db8c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800db90:	2b00      	cmp	r3, #0
 800db92:	bfd5      	itete	le
 800db94:	460a      	movle	r2, r1
 800db96:	462a      	movgt	r2, r5
 800db98:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800db9c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dba0:	bfd8      	it	le
 800dba2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800dba6:	465b      	mov	r3, fp
 800dba8:	4602      	mov	r2, r0
 800dbaa:	4639      	mov	r1, r7
 800dbac:	4620      	mov	r0, r4
 800dbae:	f7f2 fe2d 	bl	800080c <__aeabi_ddiv>
 800dbb2:	b003      	add	sp, #12
 800dbb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dbb8 <__copybits>:
 800dbb8:	3901      	subs	r1, #1
 800dbba:	b570      	push	{r4, r5, r6, lr}
 800dbbc:	1149      	asrs	r1, r1, #5
 800dbbe:	6914      	ldr	r4, [r2, #16]
 800dbc0:	3101      	adds	r1, #1
 800dbc2:	f102 0314 	add.w	r3, r2, #20
 800dbc6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dbca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dbce:	1f05      	subs	r5, r0, #4
 800dbd0:	42a3      	cmp	r3, r4
 800dbd2:	d30c      	bcc.n	800dbee <__copybits+0x36>
 800dbd4:	1aa3      	subs	r3, r4, r2
 800dbd6:	3b11      	subs	r3, #17
 800dbd8:	f023 0303 	bic.w	r3, r3, #3
 800dbdc:	3211      	adds	r2, #17
 800dbde:	42a2      	cmp	r2, r4
 800dbe0:	bf88      	it	hi
 800dbe2:	2300      	movhi	r3, #0
 800dbe4:	4418      	add	r0, r3
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	4288      	cmp	r0, r1
 800dbea:	d305      	bcc.n	800dbf8 <__copybits+0x40>
 800dbec:	bd70      	pop	{r4, r5, r6, pc}
 800dbee:	f853 6b04 	ldr.w	r6, [r3], #4
 800dbf2:	f845 6f04 	str.w	r6, [r5, #4]!
 800dbf6:	e7eb      	b.n	800dbd0 <__copybits+0x18>
 800dbf8:	f840 3b04 	str.w	r3, [r0], #4
 800dbfc:	e7f4      	b.n	800dbe8 <__copybits+0x30>

0800dbfe <__any_on>:
 800dbfe:	f100 0214 	add.w	r2, r0, #20
 800dc02:	6900      	ldr	r0, [r0, #16]
 800dc04:	114b      	asrs	r3, r1, #5
 800dc06:	4298      	cmp	r0, r3
 800dc08:	b510      	push	{r4, lr}
 800dc0a:	db11      	blt.n	800dc30 <__any_on+0x32>
 800dc0c:	dd0a      	ble.n	800dc24 <__any_on+0x26>
 800dc0e:	f011 011f 	ands.w	r1, r1, #31
 800dc12:	d007      	beq.n	800dc24 <__any_on+0x26>
 800dc14:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dc18:	fa24 f001 	lsr.w	r0, r4, r1
 800dc1c:	fa00 f101 	lsl.w	r1, r0, r1
 800dc20:	428c      	cmp	r4, r1
 800dc22:	d10b      	bne.n	800dc3c <__any_on+0x3e>
 800dc24:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	d803      	bhi.n	800dc34 <__any_on+0x36>
 800dc2c:	2000      	movs	r0, #0
 800dc2e:	bd10      	pop	{r4, pc}
 800dc30:	4603      	mov	r3, r0
 800dc32:	e7f7      	b.n	800dc24 <__any_on+0x26>
 800dc34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc38:	2900      	cmp	r1, #0
 800dc3a:	d0f5      	beq.n	800dc28 <__any_on+0x2a>
 800dc3c:	2001      	movs	r0, #1
 800dc3e:	e7f6      	b.n	800dc2e <__any_on+0x30>

0800dc40 <__ascii_wctomb>:
 800dc40:	4603      	mov	r3, r0
 800dc42:	4608      	mov	r0, r1
 800dc44:	b141      	cbz	r1, 800dc58 <__ascii_wctomb+0x18>
 800dc46:	2aff      	cmp	r2, #255	; 0xff
 800dc48:	d904      	bls.n	800dc54 <__ascii_wctomb+0x14>
 800dc4a:	228a      	movs	r2, #138	; 0x8a
 800dc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800dc50:	601a      	str	r2, [r3, #0]
 800dc52:	4770      	bx	lr
 800dc54:	2001      	movs	r0, #1
 800dc56:	700a      	strb	r2, [r1, #0]
 800dc58:	4770      	bx	lr

0800dc5a <__ssputs_r>:
 800dc5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc5e:	461f      	mov	r7, r3
 800dc60:	688e      	ldr	r6, [r1, #8]
 800dc62:	4682      	mov	sl, r0
 800dc64:	42be      	cmp	r6, r7
 800dc66:	460c      	mov	r4, r1
 800dc68:	4690      	mov	r8, r2
 800dc6a:	680b      	ldr	r3, [r1, #0]
 800dc6c:	d82c      	bhi.n	800dcc8 <__ssputs_r+0x6e>
 800dc6e:	898a      	ldrh	r2, [r1, #12]
 800dc70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dc74:	d026      	beq.n	800dcc4 <__ssputs_r+0x6a>
 800dc76:	6965      	ldr	r5, [r4, #20]
 800dc78:	6909      	ldr	r1, [r1, #16]
 800dc7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc7e:	eba3 0901 	sub.w	r9, r3, r1
 800dc82:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dc86:	1c7b      	adds	r3, r7, #1
 800dc88:	444b      	add	r3, r9
 800dc8a:	106d      	asrs	r5, r5, #1
 800dc8c:	429d      	cmp	r5, r3
 800dc8e:	bf38      	it	cc
 800dc90:	461d      	movcc	r5, r3
 800dc92:	0553      	lsls	r3, r2, #21
 800dc94:	d527      	bpl.n	800dce6 <__ssputs_r+0x8c>
 800dc96:	4629      	mov	r1, r5
 800dc98:	f7ff fa98 	bl	800d1cc <_malloc_r>
 800dc9c:	4606      	mov	r6, r0
 800dc9e:	b360      	cbz	r0, 800dcfa <__ssputs_r+0xa0>
 800dca0:	464a      	mov	r2, r9
 800dca2:	6921      	ldr	r1, [r4, #16]
 800dca4:	f7fe f843 	bl	800bd2e <memcpy>
 800dca8:	89a3      	ldrh	r3, [r4, #12]
 800dcaa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dcae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcb2:	81a3      	strh	r3, [r4, #12]
 800dcb4:	6126      	str	r6, [r4, #16]
 800dcb6:	444e      	add	r6, r9
 800dcb8:	6026      	str	r6, [r4, #0]
 800dcba:	463e      	mov	r6, r7
 800dcbc:	6165      	str	r5, [r4, #20]
 800dcbe:	eba5 0509 	sub.w	r5, r5, r9
 800dcc2:	60a5      	str	r5, [r4, #8]
 800dcc4:	42be      	cmp	r6, r7
 800dcc6:	d900      	bls.n	800dcca <__ssputs_r+0x70>
 800dcc8:	463e      	mov	r6, r7
 800dcca:	4632      	mov	r2, r6
 800dccc:	4641      	mov	r1, r8
 800dcce:	6820      	ldr	r0, [r4, #0]
 800dcd0:	f000 f9c6 	bl	800e060 <memmove>
 800dcd4:	2000      	movs	r0, #0
 800dcd6:	68a3      	ldr	r3, [r4, #8]
 800dcd8:	1b9b      	subs	r3, r3, r6
 800dcda:	60a3      	str	r3, [r4, #8]
 800dcdc:	6823      	ldr	r3, [r4, #0]
 800dcde:	4433      	add	r3, r6
 800dce0:	6023      	str	r3, [r4, #0]
 800dce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dce6:	462a      	mov	r2, r5
 800dce8:	f000 fa16 	bl	800e118 <_realloc_r>
 800dcec:	4606      	mov	r6, r0
 800dcee:	2800      	cmp	r0, #0
 800dcf0:	d1e0      	bne.n	800dcb4 <__ssputs_r+0x5a>
 800dcf2:	4650      	mov	r0, sl
 800dcf4:	6921      	ldr	r1, [r4, #16]
 800dcf6:	f7fe fe9f 	bl	800ca38 <_free_r>
 800dcfa:	230c      	movs	r3, #12
 800dcfc:	f8ca 3000 	str.w	r3, [sl]
 800dd00:	89a3      	ldrh	r3, [r4, #12]
 800dd02:	f04f 30ff 	mov.w	r0, #4294967295
 800dd06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd0a:	81a3      	strh	r3, [r4, #12]
 800dd0c:	e7e9      	b.n	800dce2 <__ssputs_r+0x88>
	...

0800dd10 <_svfiprintf_r>:
 800dd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd14:	4698      	mov	r8, r3
 800dd16:	898b      	ldrh	r3, [r1, #12]
 800dd18:	4607      	mov	r7, r0
 800dd1a:	061b      	lsls	r3, r3, #24
 800dd1c:	460d      	mov	r5, r1
 800dd1e:	4614      	mov	r4, r2
 800dd20:	b09d      	sub	sp, #116	; 0x74
 800dd22:	d50e      	bpl.n	800dd42 <_svfiprintf_r+0x32>
 800dd24:	690b      	ldr	r3, [r1, #16]
 800dd26:	b963      	cbnz	r3, 800dd42 <_svfiprintf_r+0x32>
 800dd28:	2140      	movs	r1, #64	; 0x40
 800dd2a:	f7ff fa4f 	bl	800d1cc <_malloc_r>
 800dd2e:	6028      	str	r0, [r5, #0]
 800dd30:	6128      	str	r0, [r5, #16]
 800dd32:	b920      	cbnz	r0, 800dd3e <_svfiprintf_r+0x2e>
 800dd34:	230c      	movs	r3, #12
 800dd36:	603b      	str	r3, [r7, #0]
 800dd38:	f04f 30ff 	mov.w	r0, #4294967295
 800dd3c:	e0d0      	b.n	800dee0 <_svfiprintf_r+0x1d0>
 800dd3e:	2340      	movs	r3, #64	; 0x40
 800dd40:	616b      	str	r3, [r5, #20]
 800dd42:	2300      	movs	r3, #0
 800dd44:	9309      	str	r3, [sp, #36]	; 0x24
 800dd46:	2320      	movs	r3, #32
 800dd48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd4c:	2330      	movs	r3, #48	; 0x30
 800dd4e:	f04f 0901 	mov.w	r9, #1
 800dd52:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd56:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800def8 <_svfiprintf_r+0x1e8>
 800dd5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd5e:	4623      	mov	r3, r4
 800dd60:	469a      	mov	sl, r3
 800dd62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd66:	b10a      	cbz	r2, 800dd6c <_svfiprintf_r+0x5c>
 800dd68:	2a25      	cmp	r2, #37	; 0x25
 800dd6a:	d1f9      	bne.n	800dd60 <_svfiprintf_r+0x50>
 800dd6c:	ebba 0b04 	subs.w	fp, sl, r4
 800dd70:	d00b      	beq.n	800dd8a <_svfiprintf_r+0x7a>
 800dd72:	465b      	mov	r3, fp
 800dd74:	4622      	mov	r2, r4
 800dd76:	4629      	mov	r1, r5
 800dd78:	4638      	mov	r0, r7
 800dd7a:	f7ff ff6e 	bl	800dc5a <__ssputs_r>
 800dd7e:	3001      	adds	r0, #1
 800dd80:	f000 80a9 	beq.w	800ded6 <_svfiprintf_r+0x1c6>
 800dd84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dd86:	445a      	add	r2, fp
 800dd88:	9209      	str	r2, [sp, #36]	; 0x24
 800dd8a:	f89a 3000 	ldrb.w	r3, [sl]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	f000 80a1 	beq.w	800ded6 <_svfiprintf_r+0x1c6>
 800dd94:	2300      	movs	r3, #0
 800dd96:	f04f 32ff 	mov.w	r2, #4294967295
 800dd9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd9e:	f10a 0a01 	add.w	sl, sl, #1
 800dda2:	9304      	str	r3, [sp, #16]
 800dda4:	9307      	str	r3, [sp, #28]
 800dda6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ddaa:	931a      	str	r3, [sp, #104]	; 0x68
 800ddac:	4654      	mov	r4, sl
 800ddae:	2205      	movs	r2, #5
 800ddb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddb4:	4850      	ldr	r0, [pc, #320]	; (800def8 <_svfiprintf_r+0x1e8>)
 800ddb6:	f7fd ffac 	bl	800bd12 <memchr>
 800ddba:	9a04      	ldr	r2, [sp, #16]
 800ddbc:	b9d8      	cbnz	r0, 800ddf6 <_svfiprintf_r+0xe6>
 800ddbe:	06d0      	lsls	r0, r2, #27
 800ddc0:	bf44      	itt	mi
 800ddc2:	2320      	movmi	r3, #32
 800ddc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddc8:	0711      	lsls	r1, r2, #28
 800ddca:	bf44      	itt	mi
 800ddcc:	232b      	movmi	r3, #43	; 0x2b
 800ddce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddd2:	f89a 3000 	ldrb.w	r3, [sl]
 800ddd6:	2b2a      	cmp	r3, #42	; 0x2a
 800ddd8:	d015      	beq.n	800de06 <_svfiprintf_r+0xf6>
 800ddda:	4654      	mov	r4, sl
 800dddc:	2000      	movs	r0, #0
 800ddde:	f04f 0c0a 	mov.w	ip, #10
 800dde2:	9a07      	ldr	r2, [sp, #28]
 800dde4:	4621      	mov	r1, r4
 800dde6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ddea:	3b30      	subs	r3, #48	; 0x30
 800ddec:	2b09      	cmp	r3, #9
 800ddee:	d94d      	bls.n	800de8c <_svfiprintf_r+0x17c>
 800ddf0:	b1b0      	cbz	r0, 800de20 <_svfiprintf_r+0x110>
 800ddf2:	9207      	str	r2, [sp, #28]
 800ddf4:	e014      	b.n	800de20 <_svfiprintf_r+0x110>
 800ddf6:	eba0 0308 	sub.w	r3, r0, r8
 800ddfa:	fa09 f303 	lsl.w	r3, r9, r3
 800ddfe:	4313      	orrs	r3, r2
 800de00:	46a2      	mov	sl, r4
 800de02:	9304      	str	r3, [sp, #16]
 800de04:	e7d2      	b.n	800ddac <_svfiprintf_r+0x9c>
 800de06:	9b03      	ldr	r3, [sp, #12]
 800de08:	1d19      	adds	r1, r3, #4
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	9103      	str	r1, [sp, #12]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	bfbb      	ittet	lt
 800de12:	425b      	neglt	r3, r3
 800de14:	f042 0202 	orrlt.w	r2, r2, #2
 800de18:	9307      	strge	r3, [sp, #28]
 800de1a:	9307      	strlt	r3, [sp, #28]
 800de1c:	bfb8      	it	lt
 800de1e:	9204      	strlt	r2, [sp, #16]
 800de20:	7823      	ldrb	r3, [r4, #0]
 800de22:	2b2e      	cmp	r3, #46	; 0x2e
 800de24:	d10c      	bne.n	800de40 <_svfiprintf_r+0x130>
 800de26:	7863      	ldrb	r3, [r4, #1]
 800de28:	2b2a      	cmp	r3, #42	; 0x2a
 800de2a:	d134      	bne.n	800de96 <_svfiprintf_r+0x186>
 800de2c:	9b03      	ldr	r3, [sp, #12]
 800de2e:	3402      	adds	r4, #2
 800de30:	1d1a      	adds	r2, r3, #4
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	9203      	str	r2, [sp, #12]
 800de36:	2b00      	cmp	r3, #0
 800de38:	bfb8      	it	lt
 800de3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800de3e:	9305      	str	r3, [sp, #20]
 800de40:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800defc <_svfiprintf_r+0x1ec>
 800de44:	2203      	movs	r2, #3
 800de46:	4650      	mov	r0, sl
 800de48:	7821      	ldrb	r1, [r4, #0]
 800de4a:	f7fd ff62 	bl	800bd12 <memchr>
 800de4e:	b138      	cbz	r0, 800de60 <_svfiprintf_r+0x150>
 800de50:	2240      	movs	r2, #64	; 0x40
 800de52:	9b04      	ldr	r3, [sp, #16]
 800de54:	eba0 000a 	sub.w	r0, r0, sl
 800de58:	4082      	lsls	r2, r0
 800de5a:	4313      	orrs	r3, r2
 800de5c:	3401      	adds	r4, #1
 800de5e:	9304      	str	r3, [sp, #16]
 800de60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de64:	2206      	movs	r2, #6
 800de66:	4826      	ldr	r0, [pc, #152]	; (800df00 <_svfiprintf_r+0x1f0>)
 800de68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de6c:	f7fd ff51 	bl	800bd12 <memchr>
 800de70:	2800      	cmp	r0, #0
 800de72:	d038      	beq.n	800dee6 <_svfiprintf_r+0x1d6>
 800de74:	4b23      	ldr	r3, [pc, #140]	; (800df04 <_svfiprintf_r+0x1f4>)
 800de76:	bb1b      	cbnz	r3, 800dec0 <_svfiprintf_r+0x1b0>
 800de78:	9b03      	ldr	r3, [sp, #12]
 800de7a:	3307      	adds	r3, #7
 800de7c:	f023 0307 	bic.w	r3, r3, #7
 800de80:	3308      	adds	r3, #8
 800de82:	9303      	str	r3, [sp, #12]
 800de84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de86:	4433      	add	r3, r6
 800de88:	9309      	str	r3, [sp, #36]	; 0x24
 800de8a:	e768      	b.n	800dd5e <_svfiprintf_r+0x4e>
 800de8c:	460c      	mov	r4, r1
 800de8e:	2001      	movs	r0, #1
 800de90:	fb0c 3202 	mla	r2, ip, r2, r3
 800de94:	e7a6      	b.n	800dde4 <_svfiprintf_r+0xd4>
 800de96:	2300      	movs	r3, #0
 800de98:	f04f 0c0a 	mov.w	ip, #10
 800de9c:	4619      	mov	r1, r3
 800de9e:	3401      	adds	r4, #1
 800dea0:	9305      	str	r3, [sp, #20]
 800dea2:	4620      	mov	r0, r4
 800dea4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dea8:	3a30      	subs	r2, #48	; 0x30
 800deaa:	2a09      	cmp	r2, #9
 800deac:	d903      	bls.n	800deb6 <_svfiprintf_r+0x1a6>
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d0c6      	beq.n	800de40 <_svfiprintf_r+0x130>
 800deb2:	9105      	str	r1, [sp, #20]
 800deb4:	e7c4      	b.n	800de40 <_svfiprintf_r+0x130>
 800deb6:	4604      	mov	r4, r0
 800deb8:	2301      	movs	r3, #1
 800deba:	fb0c 2101 	mla	r1, ip, r1, r2
 800debe:	e7f0      	b.n	800dea2 <_svfiprintf_r+0x192>
 800dec0:	ab03      	add	r3, sp, #12
 800dec2:	9300      	str	r3, [sp, #0]
 800dec4:	462a      	mov	r2, r5
 800dec6:	4638      	mov	r0, r7
 800dec8:	4b0f      	ldr	r3, [pc, #60]	; (800df08 <_svfiprintf_r+0x1f8>)
 800deca:	a904      	add	r1, sp, #16
 800decc:	f7fd f9a8 	bl	800b220 <_printf_float>
 800ded0:	1c42      	adds	r2, r0, #1
 800ded2:	4606      	mov	r6, r0
 800ded4:	d1d6      	bne.n	800de84 <_svfiprintf_r+0x174>
 800ded6:	89ab      	ldrh	r3, [r5, #12]
 800ded8:	065b      	lsls	r3, r3, #25
 800deda:	f53f af2d 	bmi.w	800dd38 <_svfiprintf_r+0x28>
 800dede:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dee0:	b01d      	add	sp, #116	; 0x74
 800dee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dee6:	ab03      	add	r3, sp, #12
 800dee8:	9300      	str	r3, [sp, #0]
 800deea:	462a      	mov	r2, r5
 800deec:	4638      	mov	r0, r7
 800deee:	4b06      	ldr	r3, [pc, #24]	; (800df08 <_svfiprintf_r+0x1f8>)
 800def0:	a904      	add	r1, sp, #16
 800def2:	f7fd fc35 	bl	800b760 <_printf_i>
 800def6:	e7eb      	b.n	800ded0 <_svfiprintf_r+0x1c0>
 800def8:	0800eb85 	.word	0x0800eb85
 800defc:	0800eb8b 	.word	0x0800eb8b
 800df00:	0800eb8f 	.word	0x0800eb8f
 800df04:	0800b221 	.word	0x0800b221
 800df08:	0800dc5b 	.word	0x0800dc5b

0800df0c <__sflush_r>:
 800df0c:	898a      	ldrh	r2, [r1, #12]
 800df0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df10:	4605      	mov	r5, r0
 800df12:	0710      	lsls	r0, r2, #28
 800df14:	460c      	mov	r4, r1
 800df16:	d457      	bmi.n	800dfc8 <__sflush_r+0xbc>
 800df18:	684b      	ldr	r3, [r1, #4]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	dc04      	bgt.n	800df28 <__sflush_r+0x1c>
 800df1e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800df20:	2b00      	cmp	r3, #0
 800df22:	dc01      	bgt.n	800df28 <__sflush_r+0x1c>
 800df24:	2000      	movs	r0, #0
 800df26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df2a:	2e00      	cmp	r6, #0
 800df2c:	d0fa      	beq.n	800df24 <__sflush_r+0x18>
 800df2e:	2300      	movs	r3, #0
 800df30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800df34:	682f      	ldr	r7, [r5, #0]
 800df36:	6a21      	ldr	r1, [r4, #32]
 800df38:	602b      	str	r3, [r5, #0]
 800df3a:	d032      	beq.n	800dfa2 <__sflush_r+0x96>
 800df3c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800df3e:	89a3      	ldrh	r3, [r4, #12]
 800df40:	075a      	lsls	r2, r3, #29
 800df42:	d505      	bpl.n	800df50 <__sflush_r+0x44>
 800df44:	6863      	ldr	r3, [r4, #4]
 800df46:	1ac0      	subs	r0, r0, r3
 800df48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800df4a:	b10b      	cbz	r3, 800df50 <__sflush_r+0x44>
 800df4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800df4e:	1ac0      	subs	r0, r0, r3
 800df50:	2300      	movs	r3, #0
 800df52:	4602      	mov	r2, r0
 800df54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df56:	4628      	mov	r0, r5
 800df58:	6a21      	ldr	r1, [r4, #32]
 800df5a:	47b0      	blx	r6
 800df5c:	1c43      	adds	r3, r0, #1
 800df5e:	89a3      	ldrh	r3, [r4, #12]
 800df60:	d106      	bne.n	800df70 <__sflush_r+0x64>
 800df62:	6829      	ldr	r1, [r5, #0]
 800df64:	291d      	cmp	r1, #29
 800df66:	d82b      	bhi.n	800dfc0 <__sflush_r+0xb4>
 800df68:	4a28      	ldr	r2, [pc, #160]	; (800e00c <__sflush_r+0x100>)
 800df6a:	410a      	asrs	r2, r1
 800df6c:	07d6      	lsls	r6, r2, #31
 800df6e:	d427      	bmi.n	800dfc0 <__sflush_r+0xb4>
 800df70:	2200      	movs	r2, #0
 800df72:	6062      	str	r2, [r4, #4]
 800df74:	6922      	ldr	r2, [r4, #16]
 800df76:	04d9      	lsls	r1, r3, #19
 800df78:	6022      	str	r2, [r4, #0]
 800df7a:	d504      	bpl.n	800df86 <__sflush_r+0x7a>
 800df7c:	1c42      	adds	r2, r0, #1
 800df7e:	d101      	bne.n	800df84 <__sflush_r+0x78>
 800df80:	682b      	ldr	r3, [r5, #0]
 800df82:	b903      	cbnz	r3, 800df86 <__sflush_r+0x7a>
 800df84:	6560      	str	r0, [r4, #84]	; 0x54
 800df86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800df88:	602f      	str	r7, [r5, #0]
 800df8a:	2900      	cmp	r1, #0
 800df8c:	d0ca      	beq.n	800df24 <__sflush_r+0x18>
 800df8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800df92:	4299      	cmp	r1, r3
 800df94:	d002      	beq.n	800df9c <__sflush_r+0x90>
 800df96:	4628      	mov	r0, r5
 800df98:	f7fe fd4e 	bl	800ca38 <_free_r>
 800df9c:	2000      	movs	r0, #0
 800df9e:	6360      	str	r0, [r4, #52]	; 0x34
 800dfa0:	e7c1      	b.n	800df26 <__sflush_r+0x1a>
 800dfa2:	2301      	movs	r3, #1
 800dfa4:	4628      	mov	r0, r5
 800dfa6:	47b0      	blx	r6
 800dfa8:	1c41      	adds	r1, r0, #1
 800dfaa:	d1c8      	bne.n	800df3e <__sflush_r+0x32>
 800dfac:	682b      	ldr	r3, [r5, #0]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d0c5      	beq.n	800df3e <__sflush_r+0x32>
 800dfb2:	2b1d      	cmp	r3, #29
 800dfb4:	d001      	beq.n	800dfba <__sflush_r+0xae>
 800dfb6:	2b16      	cmp	r3, #22
 800dfb8:	d101      	bne.n	800dfbe <__sflush_r+0xb2>
 800dfba:	602f      	str	r7, [r5, #0]
 800dfbc:	e7b2      	b.n	800df24 <__sflush_r+0x18>
 800dfbe:	89a3      	ldrh	r3, [r4, #12]
 800dfc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dfc4:	81a3      	strh	r3, [r4, #12]
 800dfc6:	e7ae      	b.n	800df26 <__sflush_r+0x1a>
 800dfc8:	690f      	ldr	r7, [r1, #16]
 800dfca:	2f00      	cmp	r7, #0
 800dfcc:	d0aa      	beq.n	800df24 <__sflush_r+0x18>
 800dfce:	0793      	lsls	r3, r2, #30
 800dfd0:	bf18      	it	ne
 800dfd2:	2300      	movne	r3, #0
 800dfd4:	680e      	ldr	r6, [r1, #0]
 800dfd6:	bf08      	it	eq
 800dfd8:	694b      	ldreq	r3, [r1, #20]
 800dfda:	1bf6      	subs	r6, r6, r7
 800dfdc:	600f      	str	r7, [r1, #0]
 800dfde:	608b      	str	r3, [r1, #8]
 800dfe0:	2e00      	cmp	r6, #0
 800dfe2:	dd9f      	ble.n	800df24 <__sflush_r+0x18>
 800dfe4:	4633      	mov	r3, r6
 800dfe6:	463a      	mov	r2, r7
 800dfe8:	4628      	mov	r0, r5
 800dfea:	6a21      	ldr	r1, [r4, #32]
 800dfec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800dff0:	47e0      	blx	ip
 800dff2:	2800      	cmp	r0, #0
 800dff4:	dc06      	bgt.n	800e004 <__sflush_r+0xf8>
 800dff6:	89a3      	ldrh	r3, [r4, #12]
 800dff8:	f04f 30ff 	mov.w	r0, #4294967295
 800dffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e000:	81a3      	strh	r3, [r4, #12]
 800e002:	e790      	b.n	800df26 <__sflush_r+0x1a>
 800e004:	4407      	add	r7, r0
 800e006:	1a36      	subs	r6, r6, r0
 800e008:	e7ea      	b.n	800dfe0 <__sflush_r+0xd4>
 800e00a:	bf00      	nop
 800e00c:	dfbffffe 	.word	0xdfbffffe

0800e010 <_fflush_r>:
 800e010:	b538      	push	{r3, r4, r5, lr}
 800e012:	690b      	ldr	r3, [r1, #16]
 800e014:	4605      	mov	r5, r0
 800e016:	460c      	mov	r4, r1
 800e018:	b913      	cbnz	r3, 800e020 <_fflush_r+0x10>
 800e01a:	2500      	movs	r5, #0
 800e01c:	4628      	mov	r0, r5
 800e01e:	bd38      	pop	{r3, r4, r5, pc}
 800e020:	b118      	cbz	r0, 800e02a <_fflush_r+0x1a>
 800e022:	6a03      	ldr	r3, [r0, #32]
 800e024:	b90b      	cbnz	r3, 800e02a <_fflush_r+0x1a>
 800e026:	f7fd fd49 	bl	800babc <__sinit>
 800e02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d0f3      	beq.n	800e01a <_fflush_r+0xa>
 800e032:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e034:	07d0      	lsls	r0, r2, #31
 800e036:	d404      	bmi.n	800e042 <_fflush_r+0x32>
 800e038:	0599      	lsls	r1, r3, #22
 800e03a:	d402      	bmi.n	800e042 <_fflush_r+0x32>
 800e03c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e03e:	f7fd fe66 	bl	800bd0e <__retarget_lock_acquire_recursive>
 800e042:	4628      	mov	r0, r5
 800e044:	4621      	mov	r1, r4
 800e046:	f7ff ff61 	bl	800df0c <__sflush_r>
 800e04a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e04c:	4605      	mov	r5, r0
 800e04e:	07da      	lsls	r2, r3, #31
 800e050:	d4e4      	bmi.n	800e01c <_fflush_r+0xc>
 800e052:	89a3      	ldrh	r3, [r4, #12]
 800e054:	059b      	lsls	r3, r3, #22
 800e056:	d4e1      	bmi.n	800e01c <_fflush_r+0xc>
 800e058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e05a:	f7fd fe59 	bl	800bd10 <__retarget_lock_release_recursive>
 800e05e:	e7dd      	b.n	800e01c <_fflush_r+0xc>

0800e060 <memmove>:
 800e060:	4288      	cmp	r0, r1
 800e062:	b510      	push	{r4, lr}
 800e064:	eb01 0402 	add.w	r4, r1, r2
 800e068:	d902      	bls.n	800e070 <memmove+0x10>
 800e06a:	4284      	cmp	r4, r0
 800e06c:	4623      	mov	r3, r4
 800e06e:	d807      	bhi.n	800e080 <memmove+0x20>
 800e070:	1e43      	subs	r3, r0, #1
 800e072:	42a1      	cmp	r1, r4
 800e074:	d008      	beq.n	800e088 <memmove+0x28>
 800e076:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e07a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e07e:	e7f8      	b.n	800e072 <memmove+0x12>
 800e080:	4601      	mov	r1, r0
 800e082:	4402      	add	r2, r0
 800e084:	428a      	cmp	r2, r1
 800e086:	d100      	bne.n	800e08a <memmove+0x2a>
 800e088:	bd10      	pop	{r4, pc}
 800e08a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e08e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e092:	e7f7      	b.n	800e084 <memmove+0x24>

0800e094 <_sbrk_r>:
 800e094:	b538      	push	{r3, r4, r5, lr}
 800e096:	2300      	movs	r3, #0
 800e098:	4d05      	ldr	r5, [pc, #20]	; (800e0b0 <_sbrk_r+0x1c>)
 800e09a:	4604      	mov	r4, r0
 800e09c:	4608      	mov	r0, r1
 800e09e:	602b      	str	r3, [r5, #0]
 800e0a0:	f7f5 fda4 	bl	8003bec <_sbrk>
 800e0a4:	1c43      	adds	r3, r0, #1
 800e0a6:	d102      	bne.n	800e0ae <_sbrk_r+0x1a>
 800e0a8:	682b      	ldr	r3, [r5, #0]
 800e0aa:	b103      	cbz	r3, 800e0ae <_sbrk_r+0x1a>
 800e0ac:	6023      	str	r3, [r4, #0]
 800e0ae:	bd38      	pop	{r3, r4, r5, pc}
 800e0b0:	20002558 	.word	0x20002558

0800e0b4 <__assert_func>:
 800e0b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e0b6:	4614      	mov	r4, r2
 800e0b8:	461a      	mov	r2, r3
 800e0ba:	4b09      	ldr	r3, [pc, #36]	; (800e0e0 <__assert_func+0x2c>)
 800e0bc:	4605      	mov	r5, r0
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	68d8      	ldr	r0, [r3, #12]
 800e0c2:	b14c      	cbz	r4, 800e0d8 <__assert_func+0x24>
 800e0c4:	4b07      	ldr	r3, [pc, #28]	; (800e0e4 <__assert_func+0x30>)
 800e0c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e0ca:	9100      	str	r1, [sp, #0]
 800e0cc:	462b      	mov	r3, r5
 800e0ce:	4906      	ldr	r1, [pc, #24]	; (800e0e8 <__assert_func+0x34>)
 800e0d0:	f000 f852 	bl	800e178 <fiprintf>
 800e0d4:	f000 f862 	bl	800e19c <abort>
 800e0d8:	4b04      	ldr	r3, [pc, #16]	; (800e0ec <__assert_func+0x38>)
 800e0da:	461c      	mov	r4, r3
 800e0dc:	e7f3      	b.n	800e0c6 <__assert_func+0x12>
 800e0de:	bf00      	nop
 800e0e0:	2000027c 	.word	0x2000027c
 800e0e4:	0800eb96 	.word	0x0800eb96
 800e0e8:	0800eba3 	.word	0x0800eba3
 800e0ec:	0800ebd1 	.word	0x0800ebd1

0800e0f0 <_calloc_r>:
 800e0f0:	b570      	push	{r4, r5, r6, lr}
 800e0f2:	fba1 5402 	umull	r5, r4, r1, r2
 800e0f6:	b934      	cbnz	r4, 800e106 <_calloc_r+0x16>
 800e0f8:	4629      	mov	r1, r5
 800e0fa:	f7ff f867 	bl	800d1cc <_malloc_r>
 800e0fe:	4606      	mov	r6, r0
 800e100:	b928      	cbnz	r0, 800e10e <_calloc_r+0x1e>
 800e102:	4630      	mov	r0, r6
 800e104:	bd70      	pop	{r4, r5, r6, pc}
 800e106:	220c      	movs	r2, #12
 800e108:	2600      	movs	r6, #0
 800e10a:	6002      	str	r2, [r0, #0]
 800e10c:	e7f9      	b.n	800e102 <_calloc_r+0x12>
 800e10e:	462a      	mov	r2, r5
 800e110:	4621      	mov	r1, r4
 800e112:	f7fd fd6c 	bl	800bbee <memset>
 800e116:	e7f4      	b.n	800e102 <_calloc_r+0x12>

0800e118 <_realloc_r>:
 800e118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e11c:	4680      	mov	r8, r0
 800e11e:	4614      	mov	r4, r2
 800e120:	460e      	mov	r6, r1
 800e122:	b921      	cbnz	r1, 800e12e <_realloc_r+0x16>
 800e124:	4611      	mov	r1, r2
 800e126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e12a:	f7ff b84f 	b.w	800d1cc <_malloc_r>
 800e12e:	b92a      	cbnz	r2, 800e13c <_realloc_r+0x24>
 800e130:	f7fe fc82 	bl	800ca38 <_free_r>
 800e134:	4625      	mov	r5, r4
 800e136:	4628      	mov	r0, r5
 800e138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e13c:	f000 f835 	bl	800e1aa <_malloc_usable_size_r>
 800e140:	4284      	cmp	r4, r0
 800e142:	4607      	mov	r7, r0
 800e144:	d802      	bhi.n	800e14c <_realloc_r+0x34>
 800e146:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e14a:	d812      	bhi.n	800e172 <_realloc_r+0x5a>
 800e14c:	4621      	mov	r1, r4
 800e14e:	4640      	mov	r0, r8
 800e150:	f7ff f83c 	bl	800d1cc <_malloc_r>
 800e154:	4605      	mov	r5, r0
 800e156:	2800      	cmp	r0, #0
 800e158:	d0ed      	beq.n	800e136 <_realloc_r+0x1e>
 800e15a:	42bc      	cmp	r4, r7
 800e15c:	4622      	mov	r2, r4
 800e15e:	4631      	mov	r1, r6
 800e160:	bf28      	it	cs
 800e162:	463a      	movcs	r2, r7
 800e164:	f7fd fde3 	bl	800bd2e <memcpy>
 800e168:	4631      	mov	r1, r6
 800e16a:	4640      	mov	r0, r8
 800e16c:	f7fe fc64 	bl	800ca38 <_free_r>
 800e170:	e7e1      	b.n	800e136 <_realloc_r+0x1e>
 800e172:	4635      	mov	r5, r6
 800e174:	e7df      	b.n	800e136 <_realloc_r+0x1e>
	...

0800e178 <fiprintf>:
 800e178:	b40e      	push	{r1, r2, r3}
 800e17a:	b503      	push	{r0, r1, lr}
 800e17c:	4601      	mov	r1, r0
 800e17e:	ab03      	add	r3, sp, #12
 800e180:	4805      	ldr	r0, [pc, #20]	; (800e198 <fiprintf+0x20>)
 800e182:	f853 2b04 	ldr.w	r2, [r3], #4
 800e186:	6800      	ldr	r0, [r0, #0]
 800e188:	9301      	str	r3, [sp, #4]
 800e18a:	f000 f83d 	bl	800e208 <_vfiprintf_r>
 800e18e:	b002      	add	sp, #8
 800e190:	f85d eb04 	ldr.w	lr, [sp], #4
 800e194:	b003      	add	sp, #12
 800e196:	4770      	bx	lr
 800e198:	2000027c 	.word	0x2000027c

0800e19c <abort>:
 800e19c:	2006      	movs	r0, #6
 800e19e:	b508      	push	{r3, lr}
 800e1a0:	f000 fa0a 	bl	800e5b8 <raise>
 800e1a4:	2001      	movs	r0, #1
 800e1a6:	f7f5 fcae 	bl	8003b06 <_exit>

0800e1aa <_malloc_usable_size_r>:
 800e1aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e1ae:	1f18      	subs	r0, r3, #4
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	bfbc      	itt	lt
 800e1b4:	580b      	ldrlt	r3, [r1, r0]
 800e1b6:	18c0      	addlt	r0, r0, r3
 800e1b8:	4770      	bx	lr

0800e1ba <__sfputc_r>:
 800e1ba:	6893      	ldr	r3, [r2, #8]
 800e1bc:	b410      	push	{r4}
 800e1be:	3b01      	subs	r3, #1
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	6093      	str	r3, [r2, #8]
 800e1c4:	da07      	bge.n	800e1d6 <__sfputc_r+0x1c>
 800e1c6:	6994      	ldr	r4, [r2, #24]
 800e1c8:	42a3      	cmp	r3, r4
 800e1ca:	db01      	blt.n	800e1d0 <__sfputc_r+0x16>
 800e1cc:	290a      	cmp	r1, #10
 800e1ce:	d102      	bne.n	800e1d6 <__sfputc_r+0x1c>
 800e1d0:	bc10      	pop	{r4}
 800e1d2:	f000 b933 	b.w	800e43c <__swbuf_r>
 800e1d6:	6813      	ldr	r3, [r2, #0]
 800e1d8:	1c58      	adds	r0, r3, #1
 800e1da:	6010      	str	r0, [r2, #0]
 800e1dc:	7019      	strb	r1, [r3, #0]
 800e1de:	4608      	mov	r0, r1
 800e1e0:	bc10      	pop	{r4}
 800e1e2:	4770      	bx	lr

0800e1e4 <__sfputs_r>:
 800e1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1e6:	4606      	mov	r6, r0
 800e1e8:	460f      	mov	r7, r1
 800e1ea:	4614      	mov	r4, r2
 800e1ec:	18d5      	adds	r5, r2, r3
 800e1ee:	42ac      	cmp	r4, r5
 800e1f0:	d101      	bne.n	800e1f6 <__sfputs_r+0x12>
 800e1f2:	2000      	movs	r0, #0
 800e1f4:	e007      	b.n	800e206 <__sfputs_r+0x22>
 800e1f6:	463a      	mov	r2, r7
 800e1f8:	4630      	mov	r0, r6
 800e1fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1fe:	f7ff ffdc 	bl	800e1ba <__sfputc_r>
 800e202:	1c43      	adds	r3, r0, #1
 800e204:	d1f3      	bne.n	800e1ee <__sfputs_r+0xa>
 800e206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e208 <_vfiprintf_r>:
 800e208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e20c:	460d      	mov	r5, r1
 800e20e:	4614      	mov	r4, r2
 800e210:	4698      	mov	r8, r3
 800e212:	4606      	mov	r6, r0
 800e214:	b09d      	sub	sp, #116	; 0x74
 800e216:	b118      	cbz	r0, 800e220 <_vfiprintf_r+0x18>
 800e218:	6a03      	ldr	r3, [r0, #32]
 800e21a:	b90b      	cbnz	r3, 800e220 <_vfiprintf_r+0x18>
 800e21c:	f7fd fc4e 	bl	800babc <__sinit>
 800e220:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e222:	07d9      	lsls	r1, r3, #31
 800e224:	d405      	bmi.n	800e232 <_vfiprintf_r+0x2a>
 800e226:	89ab      	ldrh	r3, [r5, #12]
 800e228:	059a      	lsls	r2, r3, #22
 800e22a:	d402      	bmi.n	800e232 <_vfiprintf_r+0x2a>
 800e22c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e22e:	f7fd fd6e 	bl	800bd0e <__retarget_lock_acquire_recursive>
 800e232:	89ab      	ldrh	r3, [r5, #12]
 800e234:	071b      	lsls	r3, r3, #28
 800e236:	d501      	bpl.n	800e23c <_vfiprintf_r+0x34>
 800e238:	692b      	ldr	r3, [r5, #16]
 800e23a:	b99b      	cbnz	r3, 800e264 <_vfiprintf_r+0x5c>
 800e23c:	4629      	mov	r1, r5
 800e23e:	4630      	mov	r0, r6
 800e240:	f000 f93a 	bl	800e4b8 <__swsetup_r>
 800e244:	b170      	cbz	r0, 800e264 <_vfiprintf_r+0x5c>
 800e246:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e248:	07dc      	lsls	r4, r3, #31
 800e24a:	d504      	bpl.n	800e256 <_vfiprintf_r+0x4e>
 800e24c:	f04f 30ff 	mov.w	r0, #4294967295
 800e250:	b01d      	add	sp, #116	; 0x74
 800e252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e256:	89ab      	ldrh	r3, [r5, #12]
 800e258:	0598      	lsls	r0, r3, #22
 800e25a:	d4f7      	bmi.n	800e24c <_vfiprintf_r+0x44>
 800e25c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e25e:	f7fd fd57 	bl	800bd10 <__retarget_lock_release_recursive>
 800e262:	e7f3      	b.n	800e24c <_vfiprintf_r+0x44>
 800e264:	2300      	movs	r3, #0
 800e266:	9309      	str	r3, [sp, #36]	; 0x24
 800e268:	2320      	movs	r3, #32
 800e26a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e26e:	2330      	movs	r3, #48	; 0x30
 800e270:	f04f 0901 	mov.w	r9, #1
 800e274:	f8cd 800c 	str.w	r8, [sp, #12]
 800e278:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800e428 <_vfiprintf_r+0x220>
 800e27c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e280:	4623      	mov	r3, r4
 800e282:	469a      	mov	sl, r3
 800e284:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e288:	b10a      	cbz	r2, 800e28e <_vfiprintf_r+0x86>
 800e28a:	2a25      	cmp	r2, #37	; 0x25
 800e28c:	d1f9      	bne.n	800e282 <_vfiprintf_r+0x7a>
 800e28e:	ebba 0b04 	subs.w	fp, sl, r4
 800e292:	d00b      	beq.n	800e2ac <_vfiprintf_r+0xa4>
 800e294:	465b      	mov	r3, fp
 800e296:	4622      	mov	r2, r4
 800e298:	4629      	mov	r1, r5
 800e29a:	4630      	mov	r0, r6
 800e29c:	f7ff ffa2 	bl	800e1e4 <__sfputs_r>
 800e2a0:	3001      	adds	r0, #1
 800e2a2:	f000 80a9 	beq.w	800e3f8 <_vfiprintf_r+0x1f0>
 800e2a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2a8:	445a      	add	r2, fp
 800e2aa:	9209      	str	r2, [sp, #36]	; 0x24
 800e2ac:	f89a 3000 	ldrb.w	r3, [sl]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	f000 80a1 	beq.w	800e3f8 <_vfiprintf_r+0x1f0>
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	f04f 32ff 	mov.w	r2, #4294967295
 800e2bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2c0:	f10a 0a01 	add.w	sl, sl, #1
 800e2c4:	9304      	str	r3, [sp, #16]
 800e2c6:	9307      	str	r3, [sp, #28]
 800e2c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e2cc:	931a      	str	r3, [sp, #104]	; 0x68
 800e2ce:	4654      	mov	r4, sl
 800e2d0:	2205      	movs	r2, #5
 800e2d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2d6:	4854      	ldr	r0, [pc, #336]	; (800e428 <_vfiprintf_r+0x220>)
 800e2d8:	f7fd fd1b 	bl	800bd12 <memchr>
 800e2dc:	9a04      	ldr	r2, [sp, #16]
 800e2de:	b9d8      	cbnz	r0, 800e318 <_vfiprintf_r+0x110>
 800e2e0:	06d1      	lsls	r1, r2, #27
 800e2e2:	bf44      	itt	mi
 800e2e4:	2320      	movmi	r3, #32
 800e2e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e2ea:	0713      	lsls	r3, r2, #28
 800e2ec:	bf44      	itt	mi
 800e2ee:	232b      	movmi	r3, #43	; 0x2b
 800e2f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e2f4:	f89a 3000 	ldrb.w	r3, [sl]
 800e2f8:	2b2a      	cmp	r3, #42	; 0x2a
 800e2fa:	d015      	beq.n	800e328 <_vfiprintf_r+0x120>
 800e2fc:	4654      	mov	r4, sl
 800e2fe:	2000      	movs	r0, #0
 800e300:	f04f 0c0a 	mov.w	ip, #10
 800e304:	9a07      	ldr	r2, [sp, #28]
 800e306:	4621      	mov	r1, r4
 800e308:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e30c:	3b30      	subs	r3, #48	; 0x30
 800e30e:	2b09      	cmp	r3, #9
 800e310:	d94d      	bls.n	800e3ae <_vfiprintf_r+0x1a6>
 800e312:	b1b0      	cbz	r0, 800e342 <_vfiprintf_r+0x13a>
 800e314:	9207      	str	r2, [sp, #28]
 800e316:	e014      	b.n	800e342 <_vfiprintf_r+0x13a>
 800e318:	eba0 0308 	sub.w	r3, r0, r8
 800e31c:	fa09 f303 	lsl.w	r3, r9, r3
 800e320:	4313      	orrs	r3, r2
 800e322:	46a2      	mov	sl, r4
 800e324:	9304      	str	r3, [sp, #16]
 800e326:	e7d2      	b.n	800e2ce <_vfiprintf_r+0xc6>
 800e328:	9b03      	ldr	r3, [sp, #12]
 800e32a:	1d19      	adds	r1, r3, #4
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	9103      	str	r1, [sp, #12]
 800e330:	2b00      	cmp	r3, #0
 800e332:	bfbb      	ittet	lt
 800e334:	425b      	neglt	r3, r3
 800e336:	f042 0202 	orrlt.w	r2, r2, #2
 800e33a:	9307      	strge	r3, [sp, #28]
 800e33c:	9307      	strlt	r3, [sp, #28]
 800e33e:	bfb8      	it	lt
 800e340:	9204      	strlt	r2, [sp, #16]
 800e342:	7823      	ldrb	r3, [r4, #0]
 800e344:	2b2e      	cmp	r3, #46	; 0x2e
 800e346:	d10c      	bne.n	800e362 <_vfiprintf_r+0x15a>
 800e348:	7863      	ldrb	r3, [r4, #1]
 800e34a:	2b2a      	cmp	r3, #42	; 0x2a
 800e34c:	d134      	bne.n	800e3b8 <_vfiprintf_r+0x1b0>
 800e34e:	9b03      	ldr	r3, [sp, #12]
 800e350:	3402      	adds	r4, #2
 800e352:	1d1a      	adds	r2, r3, #4
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	9203      	str	r2, [sp, #12]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	bfb8      	it	lt
 800e35c:	f04f 33ff 	movlt.w	r3, #4294967295
 800e360:	9305      	str	r3, [sp, #20]
 800e362:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e42c <_vfiprintf_r+0x224>
 800e366:	2203      	movs	r2, #3
 800e368:	4650      	mov	r0, sl
 800e36a:	7821      	ldrb	r1, [r4, #0]
 800e36c:	f7fd fcd1 	bl	800bd12 <memchr>
 800e370:	b138      	cbz	r0, 800e382 <_vfiprintf_r+0x17a>
 800e372:	2240      	movs	r2, #64	; 0x40
 800e374:	9b04      	ldr	r3, [sp, #16]
 800e376:	eba0 000a 	sub.w	r0, r0, sl
 800e37a:	4082      	lsls	r2, r0
 800e37c:	4313      	orrs	r3, r2
 800e37e:	3401      	adds	r4, #1
 800e380:	9304      	str	r3, [sp, #16]
 800e382:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e386:	2206      	movs	r2, #6
 800e388:	4829      	ldr	r0, [pc, #164]	; (800e430 <_vfiprintf_r+0x228>)
 800e38a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e38e:	f7fd fcc0 	bl	800bd12 <memchr>
 800e392:	2800      	cmp	r0, #0
 800e394:	d03f      	beq.n	800e416 <_vfiprintf_r+0x20e>
 800e396:	4b27      	ldr	r3, [pc, #156]	; (800e434 <_vfiprintf_r+0x22c>)
 800e398:	bb1b      	cbnz	r3, 800e3e2 <_vfiprintf_r+0x1da>
 800e39a:	9b03      	ldr	r3, [sp, #12]
 800e39c:	3307      	adds	r3, #7
 800e39e:	f023 0307 	bic.w	r3, r3, #7
 800e3a2:	3308      	adds	r3, #8
 800e3a4:	9303      	str	r3, [sp, #12]
 800e3a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3a8:	443b      	add	r3, r7
 800e3aa:	9309      	str	r3, [sp, #36]	; 0x24
 800e3ac:	e768      	b.n	800e280 <_vfiprintf_r+0x78>
 800e3ae:	460c      	mov	r4, r1
 800e3b0:	2001      	movs	r0, #1
 800e3b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800e3b6:	e7a6      	b.n	800e306 <_vfiprintf_r+0xfe>
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	f04f 0c0a 	mov.w	ip, #10
 800e3be:	4619      	mov	r1, r3
 800e3c0:	3401      	adds	r4, #1
 800e3c2:	9305      	str	r3, [sp, #20]
 800e3c4:	4620      	mov	r0, r4
 800e3c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3ca:	3a30      	subs	r2, #48	; 0x30
 800e3cc:	2a09      	cmp	r2, #9
 800e3ce:	d903      	bls.n	800e3d8 <_vfiprintf_r+0x1d0>
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d0c6      	beq.n	800e362 <_vfiprintf_r+0x15a>
 800e3d4:	9105      	str	r1, [sp, #20]
 800e3d6:	e7c4      	b.n	800e362 <_vfiprintf_r+0x15a>
 800e3d8:	4604      	mov	r4, r0
 800e3da:	2301      	movs	r3, #1
 800e3dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800e3e0:	e7f0      	b.n	800e3c4 <_vfiprintf_r+0x1bc>
 800e3e2:	ab03      	add	r3, sp, #12
 800e3e4:	9300      	str	r3, [sp, #0]
 800e3e6:	462a      	mov	r2, r5
 800e3e8:	4630      	mov	r0, r6
 800e3ea:	4b13      	ldr	r3, [pc, #76]	; (800e438 <_vfiprintf_r+0x230>)
 800e3ec:	a904      	add	r1, sp, #16
 800e3ee:	f7fc ff17 	bl	800b220 <_printf_float>
 800e3f2:	4607      	mov	r7, r0
 800e3f4:	1c78      	adds	r0, r7, #1
 800e3f6:	d1d6      	bne.n	800e3a6 <_vfiprintf_r+0x19e>
 800e3f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e3fa:	07d9      	lsls	r1, r3, #31
 800e3fc:	d405      	bmi.n	800e40a <_vfiprintf_r+0x202>
 800e3fe:	89ab      	ldrh	r3, [r5, #12]
 800e400:	059a      	lsls	r2, r3, #22
 800e402:	d402      	bmi.n	800e40a <_vfiprintf_r+0x202>
 800e404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e406:	f7fd fc83 	bl	800bd10 <__retarget_lock_release_recursive>
 800e40a:	89ab      	ldrh	r3, [r5, #12]
 800e40c:	065b      	lsls	r3, r3, #25
 800e40e:	f53f af1d 	bmi.w	800e24c <_vfiprintf_r+0x44>
 800e412:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e414:	e71c      	b.n	800e250 <_vfiprintf_r+0x48>
 800e416:	ab03      	add	r3, sp, #12
 800e418:	9300      	str	r3, [sp, #0]
 800e41a:	462a      	mov	r2, r5
 800e41c:	4630      	mov	r0, r6
 800e41e:	4b06      	ldr	r3, [pc, #24]	; (800e438 <_vfiprintf_r+0x230>)
 800e420:	a904      	add	r1, sp, #16
 800e422:	f7fd f99d 	bl	800b760 <_printf_i>
 800e426:	e7e4      	b.n	800e3f2 <_vfiprintf_r+0x1ea>
 800e428:	0800eb85 	.word	0x0800eb85
 800e42c:	0800eb8b 	.word	0x0800eb8b
 800e430:	0800eb8f 	.word	0x0800eb8f
 800e434:	0800b221 	.word	0x0800b221
 800e438:	0800e1e5 	.word	0x0800e1e5

0800e43c <__swbuf_r>:
 800e43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e43e:	460e      	mov	r6, r1
 800e440:	4614      	mov	r4, r2
 800e442:	4605      	mov	r5, r0
 800e444:	b118      	cbz	r0, 800e44e <__swbuf_r+0x12>
 800e446:	6a03      	ldr	r3, [r0, #32]
 800e448:	b90b      	cbnz	r3, 800e44e <__swbuf_r+0x12>
 800e44a:	f7fd fb37 	bl	800babc <__sinit>
 800e44e:	69a3      	ldr	r3, [r4, #24]
 800e450:	60a3      	str	r3, [r4, #8]
 800e452:	89a3      	ldrh	r3, [r4, #12]
 800e454:	071a      	lsls	r2, r3, #28
 800e456:	d525      	bpl.n	800e4a4 <__swbuf_r+0x68>
 800e458:	6923      	ldr	r3, [r4, #16]
 800e45a:	b31b      	cbz	r3, 800e4a4 <__swbuf_r+0x68>
 800e45c:	6823      	ldr	r3, [r4, #0]
 800e45e:	6922      	ldr	r2, [r4, #16]
 800e460:	b2f6      	uxtb	r6, r6
 800e462:	1a98      	subs	r0, r3, r2
 800e464:	6963      	ldr	r3, [r4, #20]
 800e466:	4637      	mov	r7, r6
 800e468:	4283      	cmp	r3, r0
 800e46a:	dc04      	bgt.n	800e476 <__swbuf_r+0x3a>
 800e46c:	4621      	mov	r1, r4
 800e46e:	4628      	mov	r0, r5
 800e470:	f7ff fdce 	bl	800e010 <_fflush_r>
 800e474:	b9e0      	cbnz	r0, 800e4b0 <__swbuf_r+0x74>
 800e476:	68a3      	ldr	r3, [r4, #8]
 800e478:	3b01      	subs	r3, #1
 800e47a:	60a3      	str	r3, [r4, #8]
 800e47c:	6823      	ldr	r3, [r4, #0]
 800e47e:	1c5a      	adds	r2, r3, #1
 800e480:	6022      	str	r2, [r4, #0]
 800e482:	701e      	strb	r6, [r3, #0]
 800e484:	6962      	ldr	r2, [r4, #20]
 800e486:	1c43      	adds	r3, r0, #1
 800e488:	429a      	cmp	r2, r3
 800e48a:	d004      	beq.n	800e496 <__swbuf_r+0x5a>
 800e48c:	89a3      	ldrh	r3, [r4, #12]
 800e48e:	07db      	lsls	r3, r3, #31
 800e490:	d506      	bpl.n	800e4a0 <__swbuf_r+0x64>
 800e492:	2e0a      	cmp	r6, #10
 800e494:	d104      	bne.n	800e4a0 <__swbuf_r+0x64>
 800e496:	4621      	mov	r1, r4
 800e498:	4628      	mov	r0, r5
 800e49a:	f7ff fdb9 	bl	800e010 <_fflush_r>
 800e49e:	b938      	cbnz	r0, 800e4b0 <__swbuf_r+0x74>
 800e4a0:	4638      	mov	r0, r7
 800e4a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4a4:	4621      	mov	r1, r4
 800e4a6:	4628      	mov	r0, r5
 800e4a8:	f000 f806 	bl	800e4b8 <__swsetup_r>
 800e4ac:	2800      	cmp	r0, #0
 800e4ae:	d0d5      	beq.n	800e45c <__swbuf_r+0x20>
 800e4b0:	f04f 37ff 	mov.w	r7, #4294967295
 800e4b4:	e7f4      	b.n	800e4a0 <__swbuf_r+0x64>
	...

0800e4b8 <__swsetup_r>:
 800e4b8:	b538      	push	{r3, r4, r5, lr}
 800e4ba:	4b2a      	ldr	r3, [pc, #168]	; (800e564 <__swsetup_r+0xac>)
 800e4bc:	4605      	mov	r5, r0
 800e4be:	6818      	ldr	r0, [r3, #0]
 800e4c0:	460c      	mov	r4, r1
 800e4c2:	b118      	cbz	r0, 800e4cc <__swsetup_r+0x14>
 800e4c4:	6a03      	ldr	r3, [r0, #32]
 800e4c6:	b90b      	cbnz	r3, 800e4cc <__swsetup_r+0x14>
 800e4c8:	f7fd faf8 	bl	800babc <__sinit>
 800e4cc:	89a3      	ldrh	r3, [r4, #12]
 800e4ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e4d2:	0718      	lsls	r0, r3, #28
 800e4d4:	d422      	bmi.n	800e51c <__swsetup_r+0x64>
 800e4d6:	06d9      	lsls	r1, r3, #27
 800e4d8:	d407      	bmi.n	800e4ea <__swsetup_r+0x32>
 800e4da:	2309      	movs	r3, #9
 800e4dc:	602b      	str	r3, [r5, #0]
 800e4de:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800e4e6:	81a3      	strh	r3, [r4, #12]
 800e4e8:	e034      	b.n	800e554 <__swsetup_r+0x9c>
 800e4ea:	0758      	lsls	r0, r3, #29
 800e4ec:	d512      	bpl.n	800e514 <__swsetup_r+0x5c>
 800e4ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e4f0:	b141      	cbz	r1, 800e504 <__swsetup_r+0x4c>
 800e4f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e4f6:	4299      	cmp	r1, r3
 800e4f8:	d002      	beq.n	800e500 <__swsetup_r+0x48>
 800e4fa:	4628      	mov	r0, r5
 800e4fc:	f7fe fa9c 	bl	800ca38 <_free_r>
 800e500:	2300      	movs	r3, #0
 800e502:	6363      	str	r3, [r4, #52]	; 0x34
 800e504:	89a3      	ldrh	r3, [r4, #12]
 800e506:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e50a:	81a3      	strh	r3, [r4, #12]
 800e50c:	2300      	movs	r3, #0
 800e50e:	6063      	str	r3, [r4, #4]
 800e510:	6923      	ldr	r3, [r4, #16]
 800e512:	6023      	str	r3, [r4, #0]
 800e514:	89a3      	ldrh	r3, [r4, #12]
 800e516:	f043 0308 	orr.w	r3, r3, #8
 800e51a:	81a3      	strh	r3, [r4, #12]
 800e51c:	6923      	ldr	r3, [r4, #16]
 800e51e:	b94b      	cbnz	r3, 800e534 <__swsetup_r+0x7c>
 800e520:	89a3      	ldrh	r3, [r4, #12]
 800e522:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e526:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e52a:	d003      	beq.n	800e534 <__swsetup_r+0x7c>
 800e52c:	4621      	mov	r1, r4
 800e52e:	4628      	mov	r0, r5
 800e530:	f000 f883 	bl	800e63a <__smakebuf_r>
 800e534:	89a0      	ldrh	r0, [r4, #12]
 800e536:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e53a:	f010 0301 	ands.w	r3, r0, #1
 800e53e:	d00a      	beq.n	800e556 <__swsetup_r+0x9e>
 800e540:	2300      	movs	r3, #0
 800e542:	60a3      	str	r3, [r4, #8]
 800e544:	6963      	ldr	r3, [r4, #20]
 800e546:	425b      	negs	r3, r3
 800e548:	61a3      	str	r3, [r4, #24]
 800e54a:	6923      	ldr	r3, [r4, #16]
 800e54c:	b943      	cbnz	r3, 800e560 <__swsetup_r+0xa8>
 800e54e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e552:	d1c4      	bne.n	800e4de <__swsetup_r+0x26>
 800e554:	bd38      	pop	{r3, r4, r5, pc}
 800e556:	0781      	lsls	r1, r0, #30
 800e558:	bf58      	it	pl
 800e55a:	6963      	ldrpl	r3, [r4, #20]
 800e55c:	60a3      	str	r3, [r4, #8]
 800e55e:	e7f4      	b.n	800e54a <__swsetup_r+0x92>
 800e560:	2000      	movs	r0, #0
 800e562:	e7f7      	b.n	800e554 <__swsetup_r+0x9c>
 800e564:	2000027c 	.word	0x2000027c

0800e568 <_raise_r>:
 800e568:	291f      	cmp	r1, #31
 800e56a:	b538      	push	{r3, r4, r5, lr}
 800e56c:	4604      	mov	r4, r0
 800e56e:	460d      	mov	r5, r1
 800e570:	d904      	bls.n	800e57c <_raise_r+0x14>
 800e572:	2316      	movs	r3, #22
 800e574:	6003      	str	r3, [r0, #0]
 800e576:	f04f 30ff 	mov.w	r0, #4294967295
 800e57a:	bd38      	pop	{r3, r4, r5, pc}
 800e57c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e57e:	b112      	cbz	r2, 800e586 <_raise_r+0x1e>
 800e580:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e584:	b94b      	cbnz	r3, 800e59a <_raise_r+0x32>
 800e586:	4620      	mov	r0, r4
 800e588:	f000 f830 	bl	800e5ec <_getpid_r>
 800e58c:	462a      	mov	r2, r5
 800e58e:	4601      	mov	r1, r0
 800e590:	4620      	mov	r0, r4
 800e592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e596:	f000 b817 	b.w	800e5c8 <_kill_r>
 800e59a:	2b01      	cmp	r3, #1
 800e59c:	d00a      	beq.n	800e5b4 <_raise_r+0x4c>
 800e59e:	1c59      	adds	r1, r3, #1
 800e5a0:	d103      	bne.n	800e5aa <_raise_r+0x42>
 800e5a2:	2316      	movs	r3, #22
 800e5a4:	6003      	str	r3, [r0, #0]
 800e5a6:	2001      	movs	r0, #1
 800e5a8:	e7e7      	b.n	800e57a <_raise_r+0x12>
 800e5aa:	2400      	movs	r4, #0
 800e5ac:	4628      	mov	r0, r5
 800e5ae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e5b2:	4798      	blx	r3
 800e5b4:	2000      	movs	r0, #0
 800e5b6:	e7e0      	b.n	800e57a <_raise_r+0x12>

0800e5b8 <raise>:
 800e5b8:	4b02      	ldr	r3, [pc, #8]	; (800e5c4 <raise+0xc>)
 800e5ba:	4601      	mov	r1, r0
 800e5bc:	6818      	ldr	r0, [r3, #0]
 800e5be:	f7ff bfd3 	b.w	800e568 <_raise_r>
 800e5c2:	bf00      	nop
 800e5c4:	2000027c 	.word	0x2000027c

0800e5c8 <_kill_r>:
 800e5c8:	b538      	push	{r3, r4, r5, lr}
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	4d06      	ldr	r5, [pc, #24]	; (800e5e8 <_kill_r+0x20>)
 800e5ce:	4604      	mov	r4, r0
 800e5d0:	4608      	mov	r0, r1
 800e5d2:	4611      	mov	r1, r2
 800e5d4:	602b      	str	r3, [r5, #0]
 800e5d6:	f7f5 fa86 	bl	8003ae6 <_kill>
 800e5da:	1c43      	adds	r3, r0, #1
 800e5dc:	d102      	bne.n	800e5e4 <_kill_r+0x1c>
 800e5de:	682b      	ldr	r3, [r5, #0]
 800e5e0:	b103      	cbz	r3, 800e5e4 <_kill_r+0x1c>
 800e5e2:	6023      	str	r3, [r4, #0]
 800e5e4:	bd38      	pop	{r3, r4, r5, pc}
 800e5e6:	bf00      	nop
 800e5e8:	20002558 	.word	0x20002558

0800e5ec <_getpid_r>:
 800e5ec:	f7f5 ba74 	b.w	8003ad8 <_getpid>

0800e5f0 <__swhatbuf_r>:
 800e5f0:	b570      	push	{r4, r5, r6, lr}
 800e5f2:	460c      	mov	r4, r1
 800e5f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e5f8:	4615      	mov	r5, r2
 800e5fa:	2900      	cmp	r1, #0
 800e5fc:	461e      	mov	r6, r3
 800e5fe:	b096      	sub	sp, #88	; 0x58
 800e600:	da0c      	bge.n	800e61c <__swhatbuf_r+0x2c>
 800e602:	89a3      	ldrh	r3, [r4, #12]
 800e604:	2100      	movs	r1, #0
 800e606:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e60a:	bf0c      	ite	eq
 800e60c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e610:	2340      	movne	r3, #64	; 0x40
 800e612:	2000      	movs	r0, #0
 800e614:	6031      	str	r1, [r6, #0]
 800e616:	602b      	str	r3, [r5, #0]
 800e618:	b016      	add	sp, #88	; 0x58
 800e61a:	bd70      	pop	{r4, r5, r6, pc}
 800e61c:	466a      	mov	r2, sp
 800e61e:	f000 f849 	bl	800e6b4 <_fstat_r>
 800e622:	2800      	cmp	r0, #0
 800e624:	dbed      	blt.n	800e602 <__swhatbuf_r+0x12>
 800e626:	9901      	ldr	r1, [sp, #4]
 800e628:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e62c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e630:	4259      	negs	r1, r3
 800e632:	4159      	adcs	r1, r3
 800e634:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e638:	e7eb      	b.n	800e612 <__swhatbuf_r+0x22>

0800e63a <__smakebuf_r>:
 800e63a:	898b      	ldrh	r3, [r1, #12]
 800e63c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e63e:	079d      	lsls	r5, r3, #30
 800e640:	4606      	mov	r6, r0
 800e642:	460c      	mov	r4, r1
 800e644:	d507      	bpl.n	800e656 <__smakebuf_r+0x1c>
 800e646:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e64a:	6023      	str	r3, [r4, #0]
 800e64c:	6123      	str	r3, [r4, #16]
 800e64e:	2301      	movs	r3, #1
 800e650:	6163      	str	r3, [r4, #20]
 800e652:	b002      	add	sp, #8
 800e654:	bd70      	pop	{r4, r5, r6, pc}
 800e656:	466a      	mov	r2, sp
 800e658:	ab01      	add	r3, sp, #4
 800e65a:	f7ff ffc9 	bl	800e5f0 <__swhatbuf_r>
 800e65e:	9900      	ldr	r1, [sp, #0]
 800e660:	4605      	mov	r5, r0
 800e662:	4630      	mov	r0, r6
 800e664:	f7fe fdb2 	bl	800d1cc <_malloc_r>
 800e668:	b948      	cbnz	r0, 800e67e <__smakebuf_r+0x44>
 800e66a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e66e:	059a      	lsls	r2, r3, #22
 800e670:	d4ef      	bmi.n	800e652 <__smakebuf_r+0x18>
 800e672:	f023 0303 	bic.w	r3, r3, #3
 800e676:	f043 0302 	orr.w	r3, r3, #2
 800e67a:	81a3      	strh	r3, [r4, #12]
 800e67c:	e7e3      	b.n	800e646 <__smakebuf_r+0xc>
 800e67e:	89a3      	ldrh	r3, [r4, #12]
 800e680:	6020      	str	r0, [r4, #0]
 800e682:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e686:	81a3      	strh	r3, [r4, #12]
 800e688:	9b00      	ldr	r3, [sp, #0]
 800e68a:	6120      	str	r0, [r4, #16]
 800e68c:	6163      	str	r3, [r4, #20]
 800e68e:	9b01      	ldr	r3, [sp, #4]
 800e690:	b15b      	cbz	r3, 800e6aa <__smakebuf_r+0x70>
 800e692:	4630      	mov	r0, r6
 800e694:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e698:	f000 f81e 	bl	800e6d8 <_isatty_r>
 800e69c:	b128      	cbz	r0, 800e6aa <__smakebuf_r+0x70>
 800e69e:	89a3      	ldrh	r3, [r4, #12]
 800e6a0:	f023 0303 	bic.w	r3, r3, #3
 800e6a4:	f043 0301 	orr.w	r3, r3, #1
 800e6a8:	81a3      	strh	r3, [r4, #12]
 800e6aa:	89a3      	ldrh	r3, [r4, #12]
 800e6ac:	431d      	orrs	r5, r3
 800e6ae:	81a5      	strh	r5, [r4, #12]
 800e6b0:	e7cf      	b.n	800e652 <__smakebuf_r+0x18>
	...

0800e6b4 <_fstat_r>:
 800e6b4:	b538      	push	{r3, r4, r5, lr}
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	4d06      	ldr	r5, [pc, #24]	; (800e6d4 <_fstat_r+0x20>)
 800e6ba:	4604      	mov	r4, r0
 800e6bc:	4608      	mov	r0, r1
 800e6be:	4611      	mov	r1, r2
 800e6c0:	602b      	str	r3, [r5, #0]
 800e6c2:	f7f5 fa6e 	bl	8003ba2 <_fstat>
 800e6c6:	1c43      	adds	r3, r0, #1
 800e6c8:	d102      	bne.n	800e6d0 <_fstat_r+0x1c>
 800e6ca:	682b      	ldr	r3, [r5, #0]
 800e6cc:	b103      	cbz	r3, 800e6d0 <_fstat_r+0x1c>
 800e6ce:	6023      	str	r3, [r4, #0]
 800e6d0:	bd38      	pop	{r3, r4, r5, pc}
 800e6d2:	bf00      	nop
 800e6d4:	20002558 	.word	0x20002558

0800e6d8 <_isatty_r>:
 800e6d8:	b538      	push	{r3, r4, r5, lr}
 800e6da:	2300      	movs	r3, #0
 800e6dc:	4d05      	ldr	r5, [pc, #20]	; (800e6f4 <_isatty_r+0x1c>)
 800e6de:	4604      	mov	r4, r0
 800e6e0:	4608      	mov	r0, r1
 800e6e2:	602b      	str	r3, [r5, #0]
 800e6e4:	f7f5 fa6c 	bl	8003bc0 <_isatty>
 800e6e8:	1c43      	adds	r3, r0, #1
 800e6ea:	d102      	bne.n	800e6f2 <_isatty_r+0x1a>
 800e6ec:	682b      	ldr	r3, [r5, #0]
 800e6ee:	b103      	cbz	r3, 800e6f2 <_isatty_r+0x1a>
 800e6f0:	6023      	str	r3, [r4, #0]
 800e6f2:	bd38      	pop	{r3, r4, r5, pc}
 800e6f4:	20002558 	.word	0x20002558

0800e6f8 <_init>:
 800e6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6fa:	bf00      	nop
 800e6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6fe:	bc08      	pop	{r3}
 800e700:	469e      	mov	lr, r3
 800e702:	4770      	bx	lr

0800e704 <_fini>:
 800e704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e706:	bf00      	nop
 800e708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e70a:	bc08      	pop	{r3}
 800e70c:	469e      	mov	lr, r3
 800e70e:	4770      	bx	lr
