-------------------------------------------------------------------------------
AGILENT 3070 BOARD TEST GRADER               Sat Jul 31 16:20:32 2021  page 1  

Pre-Shorts REPORT
-------------------------------------------------------------------------------

Board Path:              ./
Board Serial #:          Board1
Date of Data generation: Thu Jul 29 18:12:11 2021

Number of test runs (in config.bdg): 10
Number of tests: 43

Report Flags:
          F = Test failed
          N = Margin too small 2.00 , 100.00

Designator                     Programmed -----Computed-----    #    # Flg Com
                                 Thr. OC  Mean StdDev Margin Pass Fail     Ref

cb_q0%presence                   15.0 C   3.31  2.57m   11.7   10    0     ...
cb_q1%presence                   15.0 C   3.29  2.57m   11.7   10    0     ...
cb_q2%presence                   15.0 C   3.33  2.85m   11.7   10    0     ...
cb_q3%presence                   15.0 C   3.26  2.81m   11.7   10    0     ...
cb_q4%presence                   15.0 C   3.20  1.61m   11.8   10    0     ...
cb_q5%presence                   15.0 C   3.23  2.64m   11.8   10    0     ...
cb_q6%presence                   15.0 C   3.23  2.60m   11.8   10    0     ...
cb_q7%presence                   15.0 C   3.23  2.67m   11.8   10    0     ...
cb_q8%presence                   15.0 C   3.26  2.46m   11.7   10    0     ...
cb_q9%presence                   15.0 C   3.72  5.09m   11.3   10    0     ...
cb_q10%presence                  15.0 C   3.19  3.36m   11.8   10    0     ...
cb_q11%presence                  15.0 C   3.19  4.71m   11.8   10    0     ...
cb_q12%presence                  15.0 C   3.14  2.13m   11.9   10    0     ...
cb_q13%presence                  15.0 C   3.22  2.74m   11.8   10    0     ...
cb_q14%presence                  15.0 C   3.20  2.18m   11.8   10    0     ...
cb_q15%presence                  15.0 C   3.38  1.72m   11.6   10    0     ...
ct_q0%presence                   15.0 C   3.39  1.88m   11.6   10    0     ...
ct_q1%presence                   15.0 C   3.48  3.55m   11.5   10    0     ...
ct_q2%presence                   15.0 C   3.82  3.75m   11.2   10    0     ...
ct_q3%presence                   15.0 C   3.58  2.74m   11.4   10    0     ...
ct_q4%presence                   15.0 C   4.37  2.21m   10.6   10    0     ...
ct_q5%presence                   15.0 C   14.0  54.3m   891m   10    0 N   ...
ct_q6%presence                   15.0 C   3.37  2.83m   11.6   10    0     ...
ct_q7%presence                   15.0 C   3.42  2.78m   11.6   10    0     ...
ct_q8%presence                   15.0 C   3.59  4.48m   11.4   10    0     ...
ct_q9%presence                   15.0 C   3.29  1.99m   11.7   10    0     ...
ct_q10%presence                  15.0 C   3.35  3.15m   11.6   10    0     ...
ct_q11%presence                  15.0 C   3.62  4.37m   11.4   10    0     ...
ct_q12%presence                  15.0 C   3.36  1.97m   11.6   10    0     ...
ct_q13%presence                  15.0 C   3.32  2.07m   11.7   10    0     ...
ct_q14%presence                  15.0 C   3.47  5.94m   11.5   10    0     ...
ct_q15%presence                  15.0 C   7.36  4.01m   7.63   10    0     ...
m15%presence                     15.0 C   3.38  1.88m   11.6   10    0     ...
m16%presence                     15.0 C   4.12  9.29m   10.9   10    0     ...
p1%presence                      15.0 C   3.50  2.38m   11.5   10    0     ...
p3%presence                      15.0 C   3.34   831u   11.7   10    0     ...
p1_q3v3r%presence                15.0 C   3.55  1.03m   11.5   10    0     ...
p1_qa%presence                   15.0 C   3.53  2.19m   11.5   10    0     ...
p1_qd%presence                   15.0 C   3.45  2.40m   11.5   10    0     ...
p1_rr%presence                   15.0 C   3.36  1.28m   11.6   10    0     ...
p1_sa%presence                   15.0 C   3.34   939u   11.7   10    0     ...
p5%presence                      15.0 C   3.54  3.81m   11.5   10    0     ...
p7%presence                      15.0 C   3.57  4.20m   11.4   10    0     ...

The columns have the following meaning:
Designator: This is the main device designator.  If a device test has several
            test statements (e.g. diode tests on the emitter-base and
            base-collector junctions of a transistor) a sub-designator is added
Thr:        The threshold for determining an open or closed result.
O/C:        Open or closed, depending on the test.
Nom:        The nominal value in the test statement.
Low:        The lower limit in the test statement.
High:       The upper limit in the test statement.
Mean:       The mean of the values obtained by repeating the test.
StdDev:     The standard deviation of the obtained by repeating the test.
Margin:     The difference between the threshold and the closed measurements.
CPK:        The coefficient of producibility. CPK greater than 10 provides
            confidence in the producibility and stability of the test.
CP:         The minimum value where the CPK is determined by the limit 
	    closest to the mean.  CP is equal to CPK where the mean 
            is centered.  
# Bad:      The number of times the test failed. 
Flg:        These columns will have a warning flag character in the
            corresponding column (e.g. M if the mean is not centered in the
            limits band).
Com Ref:    This will allow the user to enter the comment number specified in
            the comment files.


For more Information, please examine: pre_sho.dat
