[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32498       tick       3866903       1742422       1690282       3866903 
      2  32498       tick       5398405       2528981       2512705       5398405 
      3  32498       tick       5391806       2525857       2506671       5391806 
      4  32498       tick       5394585       2525444       2504424       5394585 
      5  32498       tick       5381557       2521936       2503306       5381557 
      6  32498       tick       5396833       2523964       2502319       5396833 
      7  32498       tick       5208609       2439113       2416111       5208609 
      8  32498       tick       5579070       2613171       2591322       5579070 
      9  32498       tick       5387683       2524042       2501677       5387683 
     10  32498       tick       5396802       2526689       2509379       5396802 
     11  32498       tick       5393860       2525205       2502249       5393860 
     12  32498       tick       5394422       2526649       2510675       5394422 
     13  32498       tick       5396823       2525207       2491688       5396823 
     14  32498       tick       5386099       2521798       2485501       5386099 
     15  32498       tick       5391530       2524944       2505991       5391530 
     16  32498       tick       5392127       2525309       2503573       5392127 
     17  32498       tick       5378647       2518756       2499164       5378647 
     18  32498       tick       5390982       2523739       2502568       5390982 
     19  32498       exit        900447        421082        416258        900447 
