{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576000736776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576000736781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 12:58:56 2019 " "Processing started: Tue Dec 10 12:58:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576000736781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000736781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Too_Much_Cake -c Too_Much_Cake " "Command: quartus_sta Too_Much_Cake -c Too_Much_Cake" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000736781 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1576000736879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000737353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000737353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000737399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000737399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Too_Much_Cake.sdc " "Synopsys Design Constraints File file not found: 'Too_Much_Cake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738295 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_convert:clk_convert1\|clk clk_convert:clk_convert1\|clk " "create_clock -period 1.000 -name clk_convert:clk_convert1\|clk clk_convert:clk_convert1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576000738303 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_convert:clk_convert1\|update clk_convert:clk_convert1\|update " "create_clock -period 1.000 -name clk_convert:clk_convert1\|update clk_convert:clk_convert1\|update" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576000738303 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_clk FPGA_clk " "create_clock -period 1.000 -name FPGA_clk FPGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576000738303 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738303 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738324 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1576000738325 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576000738430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1576000738617 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.482 " "Worst-case setup slack is -5.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.482           -3253.566 clk_convert:clk_convert1\|update  " "   -5.482           -3253.566 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.734            -902.755 clk_convert:clk_convert1\|clk  " "   -4.734            -902.755 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604             -41.871 FPGA_clk  " "   -3.604             -41.871 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk_convert:clk_convert1\|clk  " "    0.384               0.000 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk_convert:clk_convert1\|update  " "    0.387               0.000 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 FPGA_clk  " "    0.390               0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 FPGA_clk  " "   -3.000             -35.125 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1103.815 clk_convert:clk_convert1\|update  " "   -1.285           -1103.815 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -416.340 clk_convert:clk_convert1\|clk  " "   -1.285            -416.340 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000738831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000738831 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576000739201 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000739201 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576000739275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000739296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000739809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000740110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1576000740300 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000740300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.001 " "Worst-case setup slack is -5.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.001           -2919.434 clk_convert:clk_convert1\|update  " "   -5.001           -2919.434 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.309            -800.057 clk_convert:clk_convert1\|clk  " "   -4.309            -800.057 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.216             -35.396 FPGA_clk  " "   -3.216             -35.396 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000740344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk_convert:clk_convert1\|clk  " "    0.336               0.000 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk_convert:clk_convert1\|update  " "    0.338               0.000 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 FPGA_clk  " "    0.348               0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000740404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000740445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000740488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 FPGA_clk  " "   -3.000             -35.125 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1103.815 clk_convert:clk_convert1\|update  " "   -1.285           -1103.815 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -416.340 clk_convert:clk_convert1\|clk  " "   -1.285            -416.340 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000740533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000740533 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576000740874 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000740874 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576000740917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000741131 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1576000741147 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000741147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.335 " "Worst-case setup slack is -2.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.335           -1173.515 clk_convert:clk_convert1\|update  " "   -2.335           -1173.515 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.030            -308.979 clk_convert:clk_convert1\|clk  " "   -2.030            -308.979 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301              -9.148 FPGA_clk  " "   -1.301              -9.148 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000741189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk_convert:clk_convert1\|clk  " "    0.173               0.000 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk_convert:clk_convert1\|update  " "    0.174               0.000 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 FPGA_clk  " "    0.180               0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000741264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000741308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000741436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.583 FPGA_clk  " "   -3.000             -29.583 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -859.000 clk_convert:clk_convert1\|update  " "   -1.000            -859.000 clk_convert:clk_convert1\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -324.000 clk_convert:clk_convert1\|clk  " "   -1.000            -324.000 clk_convert:clk_convert1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576000741490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000741490 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576000741951 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000741951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000742923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000742925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576000743485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 12:59:03 2019 " "Processing ended: Tue Dec 10 12:59:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576000743485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576000743485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576000743485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576000743485 ""}
