{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603613420713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603613420718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 16:10:20 2020 " "Processing started: Sun Oct 25 16:10:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603613420718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613420718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp8 -c exp8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp8 -c exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613420718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603613421304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603613421304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613429758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process.v 1 1 " "Found 1 design units, including 1 entities, in source file process.v" { { "Info" "ISGN_ENTITY_NAME" "1 process " "Found entity 1: process" {  } { { "process.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613429762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.v 1 1 " "Found 1 design units, including 1 entities, in source file exp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp8 " "Found entity 1: exp8" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613429766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_panel.v 1 1 " "Found 1 design units, including 1 entities, in source file display_panel.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_panel " "Found entity 1: display_panel" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613429771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429771 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_N.v(4) " "Verilog HDL information at div_N.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/div_N.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603613429774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_n.v 1 1 " "Found 1 design units, including 1 entities, in source file div_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N " "Found entity 1: div_N" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/div_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613429775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp8 " "Elaborating entity \"exp8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603613429851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl exp8.v(23) " "Verilog HDL or VHDL warning at exp8.v(23): object \"ctrl\" assigned a value but never read" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603613429852 "|exp8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp8.v(101) " "Verilog HDL assignment warning at exp8.v(101): truncated value with size 32 to match size of target (8)" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603613429853 "|exp8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N div_N:D " "Elaborating entity \"div_N\" for hierarchy \"div_N:D\"" {  } { { "exp8.v" "D" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603613429864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div_N.v(9) " "Verilog HDL assignment warning at div_N.v(9): truncated value with size 32 to match size of target (1)" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/div_N.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603613429865 "|exp8|div_N:D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:A " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:A\"" {  } { { "exp8.v" "A" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603613429867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process process:B " "Elaborating entity \"process\" for hierarchy \"process:B\"" {  } { { "exp8.v" "B" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603613429869 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lut process.v(5) " "Verilog HDL warning at process.v(5): object lut used but never assigned" {  } { { "process.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/process.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1603613429870 "|exp8|process:B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_panel display_panel:C " "Elaborating entity \"display_panel\" for hierarchy \"display_panel:C\"" {  } { { "exp8.v" "C" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/exp8.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603613429871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_panel.v(21) " "Verilog HDL assignment warning at display_panel.v(21): truncated value with size 32 to match size of target (8)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_panel.v(27) " "Verilog HDL assignment warning at display_panel.v(27): truncated value with size 32 to match size of target (8)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 display_panel.v(18) " "Verilog HDL Always Construct warning at display_panel.v(18): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 display_panel.v(18) " "Verilog HDL Always Construct warning at display_panel.v(18): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 display_panel.v(18) " "Verilog HDL Always Construct warning at display_panel.v(18): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 display_panel.v(18) " "Verilog HDL Always Construct warning at display_panel.v(18): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 display_panel.v(204) " "Verilog HDL Always Construct warning at display_panel.v(204): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 display_panel.v(204) " "Verilog HDL Always Construct warning at display_panel.v(204): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] display_panel.v(227) " "Inferred latch for \"HEX5\[0\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] display_panel.v(227) " "Inferred latch for \"HEX5\[1\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] display_panel.v(227) " "Inferred latch for \"HEX5\[2\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] display_panel.v(227) " "Inferred latch for \"HEX5\[3\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] display_panel.v(227) " "Inferred latch for \"HEX5\[4\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] display_panel.v(227) " "Inferred latch for \"HEX5\[5\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] display_panel.v(227) " "Inferred latch for \"HEX5\[6\]\" at display_panel.v(227)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] display_panel.v(206) " "Inferred latch for \"HEX4\[0\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] display_panel.v(206) " "Inferred latch for \"HEX4\[1\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] display_panel.v(206) " "Inferred latch for \"HEX4\[2\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] display_panel.v(206) " "Inferred latch for \"HEX4\[3\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] display_panel.v(206) " "Inferred latch for \"HEX4\[4\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] display_panel.v(206) " "Inferred latch for \"HEX4\[5\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] display_panel.v(206) " "Inferred latch for \"HEX4\[6\]\" at display_panel.v(206)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429874 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] display_panel.v(67) " "Inferred latch for \"HEX3\[0\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] display_panel.v(67) " "Inferred latch for \"HEX3\[1\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] display_panel.v(67) " "Inferred latch for \"HEX3\[2\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] display_panel.v(67) " "Inferred latch for \"HEX3\[3\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] display_panel.v(67) " "Inferred latch for \"HEX3\[4\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] display_panel.v(67) " "Inferred latch for \"HEX3\[5\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] display_panel.v(67) " "Inferred latch for \"HEX3\[6\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] display_panel.v(67) " "Inferred latch for \"HEX2\[0\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] display_panel.v(67) " "Inferred latch for \"HEX2\[1\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] display_panel.v(67) " "Inferred latch for \"HEX2\[2\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] display_panel.v(67) " "Inferred latch for \"HEX2\[3\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] display_panel.v(67) " "Inferred latch for \"HEX2\[4\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] display_panel.v(67) " "Inferred latch for \"HEX2\[5\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] display_panel.v(67) " "Inferred latch for \"HEX2\[6\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] display_panel.v(67) " "Inferred latch for \"HEX1\[0\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] display_panel.v(67) " "Inferred latch for \"HEX1\[1\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] display_panel.v(67) " "Inferred latch for \"HEX1\[2\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] display_panel.v(67) " "Inferred latch for \"HEX1\[3\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] display_panel.v(67) " "Inferred latch for \"HEX1\[4\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] display_panel.v(67) " "Inferred latch for \"HEX1\[5\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] display_panel.v(67) " "Inferred latch for \"HEX1\[6\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] display_panel.v(67) " "Inferred latch for \"HEX0\[0\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] display_panel.v(67) " "Inferred latch for \"HEX0\[1\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] display_panel.v(67) " "Inferred latch for \"HEX0\[2\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] display_panel.v(67) " "Inferred latch for \"HEX0\[3\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] display_panel.v(67) " "Inferred latch for \"HEX0\[4\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] display_panel.v(67) " "Inferred latch for \"HEX0\[5\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] display_panel.v(67) " "Inferred latch for \"HEX0\[6\]\" at display_panel.v(67)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613429875 "|exp8|display_panel:C"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ps2_keyboard:A\|fifo_rtl_0 " "Inferred RAM node \"ps2_keyboard:A\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1603613430131 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ps2_keyboard:A\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2_keyboard:A\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603613430342 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603613430342 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603613430342 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_panel:C\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_panel:C\|Mod0\"" {  } { { "display_panel.v" "Mod0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603613430343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_panel:C\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_panel:C\|Div0\"" {  } { { "display_panel.v" "Div0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 225 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603613430343 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603613430343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_keyboard:A\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"ps2_keyboard:A\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603613430410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_keyboard:A\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"ps2_keyboard:A\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430410 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603613430410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613430455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613430455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_panel:C\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_panel:C\|lpm_divide:Mod0\"" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603613430490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_panel:C\|lpm_divide:Mod0 " "Instantiated megafunction \"display_panel:C\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430490 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603613430490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613430531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613430531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613430548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613430548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613430570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613430570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_panel:C\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_panel:C\|lpm_divide:Div0\"" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 225 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603613430583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_panel:C\|lpm_divide:Div0 " "Instantiated megafunction \"display_panel:C\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603613430583 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/display_panel.v" 225 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603613430583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp8/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603613430625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613430625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603613431474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp8/output_files/exp8.map.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp8/output_files/exp8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613431863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603613431958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603613431958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "432 " "Implemented 432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603613432024 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603613432024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "373 " "Implemented 373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603613432024 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603613432024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603613432024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603613432037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 16:10:32 2020 " "Processing ended: Sun Oct 25 16:10:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603613432037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603613432037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603613432037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603613432037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603613433278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603613433283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 16:10:32 2020 " "Processing started: Sun Oct 25 16:10:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603613433283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603613433283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp8 -c exp8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp8 -c exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603613433283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1603613433409 ""}
{ "Info" "0" "" "Project  = exp8" {  } {  } 0 0 "Project  = exp8" 0 0 "Fitter" 0 0 1603613433409 ""}
{ "Info" "0" "" "Revision = exp8" {  } {  } 0 0 "Revision = exp8" 0 0 "Fitter" 0 0 1603613433409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603613433533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603613433534 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp8 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"exp8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603613433543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603613433587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603613433587 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603613433986 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603613434021 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603613434310 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603613434324 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1603613445353 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 80 global CLKCTRL_G6 " "clk~inputCLKENA0 with 80 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603613445477 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1603613445477 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603613445477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603613445482 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603613445483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603613445483 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603613445484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603613445484 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603613445484 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1603613446356 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp8.sdc " "Synopsys Design Constraints File file not found: 'exp8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603613446357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603613446357 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1603613446361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603613446361 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1603613446361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603613446383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603613446383 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603613446383 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603613446444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603613451489 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1603613451788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603613453186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603613454959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603613456942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603613456943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603613458325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/44254/Desktop/digit_design_exp/exp8/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603613462804 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603613462804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603613465061 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603613465061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603613465064 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603613466775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603613466810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603613467270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603613467270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603613467714 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603613470276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp8/output_files/exp8.fit.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp8/output_files/exp8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603613470589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6668 " "Peak virtual memory: 6668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603613471082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 16:11:11 2020 " "Processing ended: Sun Oct 25 16:11:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603613471082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603613471082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603613471082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603613471082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603613472170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603613472175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 16:11:12 2020 " "Processing started: Sun Oct 25 16:11:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603613472175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603613472175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp8 -c exp8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exp8 -c exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603613472175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603613472963 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603613477880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603613478260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 16:11:18 2020 " "Processing ended: Sun Oct 25 16:11:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603613478260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603613478260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603613478260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603613478260 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603613478920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603613479457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603613479462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 16:11:19 2020 " "Processing started: Sun Oct 25 16:11:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603613479462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613479462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exp8 -c exp8 " "Command: quartus_sta exp8 -c exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613479462 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1603613479590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480437 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480930 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp8.sdc " "Synopsys Design Constraints File file not found: 'exp8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480957 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603613480958 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_N:D\|CLK_div_N div_N:D\|CLK_div_N " "create_clock -period 1.000 -name div_N:D\|CLK_div_N div_N:D\|CLK_div_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603613480958 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480958 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480962 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1603613480963 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603613480971 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603613480992 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.869 " "Worst-case setup slack is -6.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613480995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613480995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.869            -144.518 div_N:D\|CLK_div_N  " "   -6.869            -144.518 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613480995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.613            -189.602 clk  " "   -3.613            -189.602 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613480995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613480998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613480998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 clk  " "    0.375               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613480998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 div_N:D\|CLK_div_N  " "    0.730               0.000 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613480998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613480998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613481001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613481004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613481006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613481006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -96.080 clk  " "   -2.174             -96.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613481006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.848 div_N:D\|CLK_div_N  " "   -0.394             -12.848 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613481006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613481006 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603613481012 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613481012 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603613481015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613481046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603613482287 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.116 " "Worst-case setup slack is -7.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.116            -147.803 div_N:D\|CLK_div_N  " "   -7.116            -147.803 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500            -185.126 clk  " "   -3.500            -185.126 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 clk  " "    0.101               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 div_N:D\|CLK_div_N  " "    0.704               0.000 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -99.497 clk  " "   -2.174             -99.497 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.623 div_N:D\|CLK_div_N  " "   -0.394             -12.623 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613482299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482299 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603613482305 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482305 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603613482309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613482467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483542 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603613483544 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.691 " "Worst-case setup slack is -3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.691             -75.305 div_N:D\|CLK_div_N  " "   -3.691             -75.305 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962             -79.324 clk  " "   -1.962             -79.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 div_N:D\|CLK_div_N  " "    0.378               0.000 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -59.946 clk  " "   -2.174             -59.946 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 div_N:D\|CLK_div_N  " "    0.013               0.000 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483560 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603613483567 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483567 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1603613483571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1603613483738 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.566 " "Worst-case setup slack is -3.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.566             -72.997 div_N:D\|CLK_div_N  " "   -3.566             -72.997 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664             -66.571 clk  " "   -1.664             -66.571 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.022 " "Worst-case hold slack is -0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.041 clk  " "   -0.022              -0.041 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 div_N:D\|CLK_div_N  " "    0.338               0.000 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -59.876 clk  " "   -2.174             -59.876 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 div_N:D\|CLK_div_N  " "    0.045               0.000 div_N:D\|CLK_div_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603613483753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483753 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603613483759 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613483759 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613485382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613485384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603613485433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 16:11:25 2020 " "Processing ended: Sun Oct 25 16:11:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603613485433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603613485433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603613485433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613485433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1603613486473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603613486478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 16:11:26 2020 " "Processing started: Sun Oct 25 16:11:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603613486478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603613486478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off exp8 -c exp8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off exp8 -c exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603613486478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1603613487563 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1603613487599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp8.vo C:/Users/44254/Desktop/digit_design_exp/exp8/simulation/modelsim/ simulation " "Generated file exp8.vo in folder \"C:/Users/44254/Desktop/digit_design_exp/exp8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603613487793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603613487846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 16:11:27 2020 " "Processing ended: Sun Oct 25 16:11:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603613487846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603613487846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603613487846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603613487846 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603613488492 ""}
