$date
	Mon May 29 17:25:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! isS $end
$var wire 1 " isG $end
$var wire 1 # eq $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module mag $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ! isS $end
$var wire 1 " isG $end
$var wire 1 # eq $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
0#
1"
b1 $
b1 &
#20
0"
1!
b1000 %
b1000 '
b111 $
b111 &
#30
1"
0!
b10 %
b10 '
#40
b100 %
b100 '
#50
1#
0"
b100 $
b100 &
#60
1!
0#
b1111 %
b1111 '
b1101 $
b1101 &
#70
