// Seed: 172362938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign #1 id_5 = 1;
  module_0(
      id_3, id_6, id_3, id_4
  );
endmodule
module module_2;
  assign id_1 = 1 ^ 1;
  wire id_2;
  wire id_3;
endmodule
module module_3 (
    input uwire id_0,
    output logic id_1,
    output supply0 id_2,
    input tri id_3,
    output tri id_4
);
  always @(1 or posedge 1'b0) id_1 <= 1;
  module_2();
endmodule
