From d6a89a151736a1234a7e21ca1fe1519cc7954edd Mon Sep 17 00:00:00 2001
From: Wyon Bi <bivvy.bi@rock-chips.com>
Date: Wed, 16 Sep 2020 14:43:24 +0800
Subject: [PATCH] clk/rockchip/regmap: pll: fix integer overflow in frac rate
 calculation

Change-Id: I6f538a3cb77c5d4099c9fd4f704c4b5b09c97408
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
---
 drivers/clk/rockchip/regmap/clk-regmap-pll.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clk/rockchip/regmap/clk-regmap-pll.c b/drivers/clk/rockchip/regmap/clk-regmap-pll.c
index a24f4e994a1b..93a5dd76a56c 100644
--- a/drivers/clk/rockchip/regmap/clk-regmap-pll.c
+++ b/drivers/clk/rockchip/regmap/clk-regmap-pll.c
@@ -92,7 +92,7 @@ clk_regmap_pll_recalc_rate(struct clk_hw *hw, unsigned long prate)
 	do_div(foutvco, refdiv);
 
 	if (!dsmpd) {
-		u64 frac_rate = prate * frac;
+		u64 frac_rate = (u64)prate * frac;
 
 		do_div(frac_rate, refdiv);
 		foutvco += frac_rate >> 24;
-- 
2.35.3

