### import the design from file:
verdi -f <file_list> +define+GETTHE_MOSTOUTOFYOURTIME
# example:
verdi -sverilog -f pfd_simple.f
verdi <src_file1> <src_file2> <src_file3>
# another example
verdi -ssv -v lib.v +libext+.v -y /src/abc -y /src/def top.v
-ssv needed from modules specified with -v
-ssy needed from modules specified with -y

## create a library:
vericom -lib <libname> block1.v block2.v
# example:
vericom -sverilog -lib pfd_lib pfd_half.vs pfd.vs pfd_tb.vs
## import the library
verdi -lib <libName> -top TopBlock

#### all TCL commands in GUI are saved in ./verdiLog/verdi.cmd which can be modified and replayed later
% verdi -play <file>.cmd

## browsing the design:
# search:
Source -> Find Signal
Source -> Find Scope
#
Tools -> Preferences -> Source Code -> Code Folding
# find signal drivers/loads:
dc on signal, select it and click on Trace Driver/Trace Load
(Trace->Traverse across hierarchy can be disabled)
# load fsdb: File->Load Simulation results
# from command line:
verdi -f <file_list> -ssf verilog.fsdb

# dump all signals to file:
      $fsdbDumpfile("dlycell.fsdb");
      $fsdbDumpvars(0, dlycell_tb);