# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.002096379,C0,Frontend_Bound,27.56,% Slots,,,,5.8,
1.002096379,C0,Backend_Bound,38.35,% Slots,,,,5.8,
1.002096379,C0,Frontend_Bound.Frontend_Latency,15.37,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,5.99,
1.002096379,C0,Backend_Bound.Memory_Bound,30.31,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.8,<==
1.002096379,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,5.99,
1.002096379,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.37,% Clocks,,,,5.99,
1.002096379,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.59,
1.002096379,C1,Frontend_Bound,22.28,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.8,
1.002096379,C1,Backend_Bound,42.16,% Slots,,,,5.8,
1.002096379,C1,Backend_Bound.Memory_Bound,56.78,% Slots,,,,5.8,<==
1.002096379,C2,Backend_Bound,52.24,% Slots,,,,5.8,
1.002096379,C2,Backend_Bound.Memory_Bound,14.28,% Slots,,,,5.8,
1.002096379,C2,Backend_Bound.Core_Bound,37.96,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.8,
1.002096379,C2-T0,Backend_Bound.Core_Bound.Divider,54.48,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,5.99,<==
1.002096379,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.39,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.002096379,C3,Frontend_Bound,29.00,% Slots,,,,5.79,
1.002096379,C3,Backend_Bound,42.26,% Slots,,,,5.79,
1.002096379,C3,Frontend_Bound.Frontend_Latency,26.80,% Slots,,rs_events.empty_end,,6.0,
1.002096379,C3,Backend_Bound.Memory_Bound,46.19,% Slots,,,,5.79,
1.002096379,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,,6.0,
1.002096379,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,55.19,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.002096379,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,,6.0,
2.030659213,C0,Frontend_Bound,31.69,% Slots,,,,5.84,
2.030659213,C0,Bad_Speculation,6.03,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.84,
2.030659213,C0,Backend_Bound,35.34,% Slots,,,,5.84,
2.030659213,C0,Frontend_Bound.Frontend_Latency,15.83,% Slots,,rs_events.empty_end,,5.83,
2.030659213,C0,Backend_Bound.Memory_Bound,30.79,% Slots,,,,5.83,<==
2.030659213,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.19,% Clocks_Calculated,,br_misp_retired.all_branches,,5.83,
2.030659213,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.86,% Clocks,,,,5.83,
2.030659213,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.21,% Clocks_Calculated,,br_misp_retired.all_branches,,5.83,
2.030659213,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,69.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
2.030659213,C1,Backend_Bound,54.14,% Slots,,,,5.84,
2.030659213,C1,Backend_Bound.Memory_Bound,79.75,% Slots,,,,5.83,<==
2.030659213,C2,Backend_Bound,51.68,% Slots,,,,5.83,
2.030659213,C2,Backend_Bound.Core_Bound,43.00,% Slots,,,,5.83,
2.030659213,C2-T0,Backend_Bound.Core_Bound.Divider,60.25,% Clocks,,arith.divider_uops,,5.84,<==
2.030659213,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.40,% Clocks,,,,5.83,
2.030659213,C3,Backend_Bound,31.52,% Slots,,,,5.84,
2.030659213,C3,Backend_Bound.Memory_Bound,19.92,% Slots,,,,5.83,
2.030659213,C3,Backend_Bound.Core_Bound,11.61,% Slots,,,,5.83,
2.030659213,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,77.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
2.030659213,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,72.31,% Clocks,,,,5.83,
3.099362577,C0,Backend_Bound,60.42,% Slots,,,,5.99,
3.099362577,C0,Retiring,23.03,% Slots,,,,5.99,
3.099362577,C0,Backend_Bound.Memory_Bound,63.72,% Slots,,,,5.99,
3.099362577,C0,Retiring.Microcode_Sequencer,6.74,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,5.99,
3.099362577,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.61,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.99,
3.099362577,C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.66,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.99,<==
3.099362577,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.70,% Clocks,,idq.ms_switches,,5.99,
3.099362577,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,61.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.61,<==
3.099362577,C1,Frontend_Bound,22.07,% Slots,,,,5.99,
3.099362577,C1,Backend_Bound,43.43,% Slots,,,,5.99,
3.099362577,C1,Backend_Bound.Memory_Bound,31.56,% Slots,,,,5.98,
3.099362577,C1,Backend_Bound.Core_Bound,11.87,% Slots,,,,5.98,
3.099362577,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,26.81,% Stalls,,mem_uops_retired.all_stores:pp,,5.99,<==
3.099362577,C2,Backend_Bound,43.00,% Slots,,,,5.99,
3.099362577,C2,Backend_Bound.Memory_Bound,41.46,% Slots,,,,5.98,<==
3.099362577,C3,Backend_Bound,64.21,% Slots,,,,5.99,
3.099362577,C3,Retiring,27.36,% Slots,,,,5.99,
3.099362577,C3,Backend_Bound.Memory_Bound,56.50,% Slots,,,,5.98,
3.099362577,C3,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,,5.99,
3.099362577,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.00,% Clocks,,idq.ms_switches,,5.99,
3.099362577,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,63.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.61,<==
3.099362577,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.54,% Clocks,,idq.ms_switches,,5.99,
4.151773125,C0,Backend_Bound,60.61,% Slots,,,,6.08,
4.151773125,C0,Backend_Bound.Memory_Bound,47.63,% Slots,,,,5.7,
4.151773125,C0,Backend_Bound.Core_Bound,12.99,% Slots,,,,5.7,
4.151773125,C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.27,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
4.151773125,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.23,% Clocks,,,,5.77,
4.151773125,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,40.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
4.151773125,C1,Backend_Bound,43.59,% Slots,,,,6.08,
4.151773125,C1,Backend_Bound.Memory_Bound,40.03,% Slots,,,,5.7,
4.151773125,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,64.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
4.151773125,C2,Backend_Bound,45.27,% Slots,,,,6.08,
4.151773125,C2,Backend_Bound.Memory_Bound,38.03,% Slots,,,,5.7,
4.151773125,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,67.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
4.151773125,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.84,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,
4.151773125,C3,Backend_Bound,57.54,% Slots,,,,6.08,
4.151773125,C3,Backend_Bound.Memory_Bound,45.65,% Slots,,,,5.7,
4.151773125,C3,Backend_Bound.Core_Bound,11.90,% Slots,,,,5.7,
4.151773125,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
4.151773125,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,39.22,% Clocks,,,,5.77,
5.224249479,C0,Backend_Bound,60.60,% Slots,,,,5.59,
5.224249479,C0,Backend_Bound.Memory_Bound,50.58,% Slots,,,,5.59,<==
5.224249479,C0,Backend_Bound.Core_Bound,10.01,% Slots,,,,5.59,
5.224249479,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.76,% Clocks,,,,5.59,
5.224249479,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,43.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
5.224249479,C1,Frontend_Bound,23.23,% Slots,,,,5.59,
5.224249479,C1,Backend_Bound,39.53,% Slots,,,,5.59,
5.224249479,C1,Backend_Bound.Memory_Bound,43.33,% Slots,,,,5.59,
5.224249479,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,79.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
5.224249479,C2,Frontend_Bound,25.51,% Slots,,,,5.59,
5.224249479,C2,Backend_Bound,42.54,% Slots,,,,5.59,
5.224249479,C2,Frontend_Bound.Frontend_Latency,20.55,% Slots,,rs_events.empty_end,,5.89,
5.224249479,C2,Backend_Bound.Memory_Bound,44.74,% Slots,,,,5.59,<==
5.224249479,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.22,% Clocks,,,,5.97,
5.224249479,C3,Backend_Bound,55.01,% Slots,,,,5.59,
5.224249479,C3,Backend_Bound.Memory_Bound,44.61,% Slots,,,,5.59,
5.224249479,C3,Backend_Bound.Core_Bound,10.40,% Slots,,,,5.59,
5.224249479,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
5.224249479,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,60.10,% Clocks,,,,5.59,
6.289907667,C0,Backend_Bound,54.31,% Slots,,,,6.0,
6.289907667,C0,Backend_Bound.Memory_Bound,44.33,% Slots,,,,6.0,
6.289907667,C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.27,% Stalls,,mem_uops_retired.all_stores:pp,,6.0,<==
6.289907667,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,40.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
6.289907667,C1,Frontend_Bound,22.53,% Slots,,,,6.01,
6.289907667,C1,Backend_Bound,35.51,% Slots,,,,6.01,
6.289907667,C1,Frontend_Bound.Frontend_Latency,15.93,% Slots,,rs_events.empty_end,,6.0,
6.289907667,C1,Backend_Bound.Memory_Bound,31.79,% Slots,,,,6.01,
6.289907667,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.81,% Clocks,,,,6.01,
6.289907667,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,44.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.64,<==
6.289907667,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,,6.01,
6.289907667,C2,Frontend_Bound,30.19,% Slots,,,,6.01,
6.289907667,C2,Bad_Speculation,4.02,% Slots,,,,6.01,
6.289907667,C2,Backend_Bound,49.13,% Slots,,,,6.01,
6.289907667,C2,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,,6.0,
6.289907667,C2,Backend_Bound.Memory_Bound,40.61,% Slots,,,,6.01,<==
6.289907667,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
6.289907667,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.51,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,5.95,
6.289907667,C3,Backend_Bound,58.87,% Slots,,,,6.01,
6.289907667,C3,Backend_Bound.Memory_Bound,49.19,% Slots,,,,6.01,
6.289907667,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
7.342303978,C0,Backend_Bound,58.85,% Slots,,,,5.7,
7.342303978,C0,Backend_Bound.Memory_Bound,41.01,% Slots,,,,5.7,<==
7.342303978,C0,Backend_Bound.Core_Bound,17.84,% Slots,,,,5.7,
7.342303978,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.26,% Clocks,,,,5.7,
7.342303978,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,42.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
7.342303978,C1,Frontend_Bound,21.85,% Slots,,,,5.7,
7.342303978,C1,Backend_Bound,45.09,% Slots,,,,5.7,
7.342303978,C1,Backend_Bound.Memory_Bound,44.72,% Slots,,,,5.7,<==
7.342303978,C2,Frontend_Bound,29.88,% Slots,,,,5.7,
7.342303978,C2,Backend_Bound,36.82,% Slots,,,,5.7,
7.342303978,C2,Frontend_Bound.Frontend_Latency,23.72,% Slots,,rs_events.empty_end,,5.7,
7.342303978,C2,Backend_Bound.Memory_Bound,47.07,% Slots,,,,5.7,<==
7.342303978,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,,5.7,
7.342303978,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
7.342303978,C3,Backend_Bound,51.10,% Slots,,,,5.7,
7.342303978,C3,Backend_Bound.Memory_Bound,38.22,% Slots,,,,5.7,
7.342303978,C3,Backend_Bound.Core_Bound,12.88,% Slots,,,,5.7,
7.342303978,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
7.342303978,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.97,% Clocks,,,,5.7,
8.398727302,C0,Backend_Bound,52.21,% Slots,,,,6.06,
8.398727302,C0,Backend_Bound.Memory_Bound,42.65,% Slots,,,,6.06,<==
8.398727302,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,59.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
8.398727302,C1,Backend_Bound,54.71,% Slots,,,,6.06,
8.398727302,C1,Backend_Bound.Memory_Bound,42.68,% Slots,,,,6.06,
8.398727302,C1,Backend_Bound.Core_Bound,12.03,% Slots,,,,6.06,
8.398727302,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,55.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
8.398727302,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.48,% Clocks,,,,5.68,
8.398727302,C2,Frontend_Bound,20.33,% Slots,,,,6.05,
8.398727302,C2,Backend_Bound,43.10,% Slots,,,,6.05,
8.398727302,C2,Backend_Bound.Memory_Bound,40.52,% Slots,,,,6.05,
8.398727302,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,85.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
8.398727302,C3,Backend_Bound,56.80,% Slots,,,,6.06,
8.398727302,C3,Backend_Bound.Memory_Bound,42.65,% Slots,,,,6.06,
8.398727302,C3,Backend_Bound.Core_Bound,14.15,% Slots,,,,6.06,
8.398727302,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,37.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
8.398727302,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,25.10,% Clocks,,,,5.68,
9.457483753,C0,Frontend_Bound,25.97,% Slots,,,,6.04,
9.457483753,C0,Bad_Speculation,4.89,% Slots,,,,6.04,
9.457483753,C0,Backend_Bound,39.24,% Slots,,,,6.04,
9.457483753,C0,Frontend_Bound.Frontend_Latency,16.83,% Slots,,rs_events.empty_end,,5.9,
9.457483753,C0,Backend_Bound.Memory_Bound,35.55,% Slots,,,,5.67,<==
9.457483753,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,,5.67,
9.457483753,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
9.457483753,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,,5.67,
9.457483753,C1,Backend_Bound,49.65,% Slots,,,,6.05,
9.457483753,C1,Backend_Bound.Memory_Bound,40.53,% Slots,,,,5.67,
9.457483753,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,37.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
9.457483753,C2,Frontend_Bound,26.75,% Slots,,,,6.05,
9.457483753,C2,Bad_Speculation,4.41,% Slots,,,,6.05,
9.457483753,C2,Backend_Bound,38.44,% Slots,,,,6.05,
9.457483753,C2,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,,5.9,
9.457483753,C2,Backend_Bound.Memory_Bound,45.25,% Slots,,,,5.67,<==
9.457483753,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,,5.67,
9.457483753,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
9.457483753,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,,5.67,
9.457483753,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,93.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
9.457483753,C3,Backend_Bound,58.37,% Slots,,,,6.05,
9.457483753,C3,Backend_Bound.Memory_Bound,45.41,% Slots,,,,5.67,
9.457483753,C3,Backend_Bound.Core_Bound,12.96,% Slots,,,,5.67,
9.457483753,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,36.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
9.457483753,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,36.94,% Clocks,,,,5.9,
10.548828873,C0,Frontend_Bound,28.07,% Slots,,,,5.87,
10.548828873,C0,Bad_Speculation,6.56,% Slots,,,,5.87,
10.548828873,C0,Backend_Bound,39.42,% Slots,,,,5.87,
10.548828873,C0,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,,5.99,
10.548828873,C0,Backend_Bound.Memory_Bound,38.19,% Slots,,,,5.86,
10.548828873,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,,5.87,
10.548828873,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.74,% Clocks_Calculated,,br_misp_retired.all_branches,,5.86,
10.548828873,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,102.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
10.548828873,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,,5.87,
10.548828873,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.77,% Clocks,,itlb_misses.walk_completed,,5.87,
10.548828873,C1,Backend_Bound,51.98,% Slots,,,,5.86,
10.548828873,C1,Backend_Bound.Memory_Bound,41.99,% Slots,,,,5.86,
10.548828873,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,35.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
10.548828873,C2,Frontend_Bound,26.08,% Slots,,,,5.86,
10.548828873,C2,Backend_Bound,39.55,% Slots,,,,5.86,
10.548828873,C2,Backend_Bound.Memory_Bound,26.59,% Slots,,,,5.86,<==
10.548828873,C2,Backend_Bound.Core_Bound,12.96,% Slots,,,,5.86,
10.548828873,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.82,% Clocks,,,,5.86,
10.548828873,C3,Backend_Bound,52.83,% Slots,,,,5.86,
10.548828873,C3,Backend_Bound.Memory_Bound,42.11,% Slots,,,,5.86,
10.548828873,C3,Backend_Bound.Core_Bound,10.72,% Slots,,,,5.86,
10.548828873,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,37.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
10.548828873,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,30.46,% Clocks,,,,5.86,
11.641864512,C0,Frontend_Bound,22.52,% Slots,,,,5.85,
11.641864512,C0,Backend_Bound,46.45,% Slots,,,,5.85,
11.641864512,C0,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,,5.85,
11.641864512,C0,Backend_Bound.Memory_Bound,46.84,% Slots,,,,5.85,
11.641864512,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,69.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
11.641864512,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.25,% Clocks,,,,5.85,
11.641864512,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.38,% Clocks_Calculated,,br_misp_retired.all_branches,,5.85,
11.641864512,C1,Frontend_Bound,24.82,% Slots,,,,5.85,
11.641864512,C1,Backend_Bound,40.09,% Slots,,,,5.85,
11.641864512,C1,Backend_Bound.Memory_Bound,41.87,% Slots,,,,5.85,
11.641864512,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,48.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
11.641864512,C2,Frontend_Bound,22.23,% Slots,,,,5.85,
11.641864512,C2,Backend_Bound,36.79,% Slots,,,,5.85,
11.641864512,C2,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,,5.86,
11.641864512,C2,Backend_Bound.Memory_Bound,30.05,% Slots,,,,5.85,
11.641864512,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,65.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
11.641864512,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,,5.85,
11.641864512,C3,Backend_Bound,37.92,% Slots,,,,5.85,
11.641864512,C3,Backend_Bound.Memory_Bound,40.99,% Slots,,,,5.85,
11.641864512,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,103.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
12.709791027,C0,Backend_Bound,41.62,% Slots,,,,5.62,
12.709791027,C0,Backend_Bound.Memory_Bound,37.14,% Slots,,,,5.62,
12.709791027,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,81.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
12.709791027,C1,Frontend_Bound,32.48,% Slots,,,,5.62,
12.709791027,C1,Bad_Speculation,4.46,% Slots,,,,5.62,
12.709791027,C1,Backend_Bound,37.67,% Slots,,,,5.62,
12.709791027,C1,Frontend_Bound.Frontend_Latency,32.14,% Slots,,rs_events.empty_end,,5.62,
12.709791027,C1,Backend_Bound.Memory_Bound,38.32,% Slots,,,,5.62,
12.709791027,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.97,% Clocks,,,,5.99,
12.709791027,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_Calculated,,br_misp_retired.all_branches,,5.62,
12.709791027,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,51.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
12.709791027,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,25.11,% Stalls,,mem_uops_retired.all_stores:pp,,5.99,
12.709791027,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.61,% Clocks,,,,5.99,
12.709791027,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.87,% Clocks_Calculated,,br_misp_retired.all_branches,,5.62,
12.709791027,C2,Frontend_Bound,20.93,% Slots,,,,5.62,
12.709791027,C2,Bad_Speculation,3.65,% Slots,,,,5.62,
12.709791027,C2,Backend_Bound,40.21,% Slots,,,,5.62,
12.709791027,C2,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,,5.62,
12.709791027,C2,Backend_Bound.Memory_Bound,31.37,% Slots,,,,5.62,<==
12.709791027,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,,5.99,
12.709791027,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.44,% Clocks_Calculated,,br_misp_retired.all_branches,,5.62,
12.709791027,C3,Backend_Bound,28.68,% Slots,,,,5.62,
12.709791027,C3,Backend_Bound.Memory_Bound,29.07,% Slots,,,,5.62,
12.709791027,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
13.772751679,C0,Frontend_Bound,24.62,% Slots,,,,6.02,
13.772751679,C0,Bad_Speculation,4.43,% Slots,,,,6.02,
13.772751679,C0,Backend_Bound,40.21,% Slots,,,,6.02,
13.772751679,C0,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,,6.02,
13.772751679,C0,Backend_Bound.Memory_Bound,24.38,% Slots,,,,6.02,
13.772751679,C0,Backend_Bound.Core_Bound,15.83,% Slots,,,,6.02,
13.772751679,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,,6.02,
13.772751679,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
13.772751679,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,62.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.65,<==
13.772751679,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.70,% Clocks,,,,6.03,
13.772751679,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
13.772751679,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,,6.03,
13.772751679,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,28.92,% Stalls,,mem_uops_retired.all_stores:pp,,6.02,<==
13.772751679,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,24.84,% Clocks,,,,5.69,
13.772751679,C1,Frontend_Bound,22.46,% Slots,,,,6.02,
13.772751679,C1,Backend_Bound,32.70,% Slots,,,,6.02,
13.772751679,C1,Backend_Bound.Memory_Bound,23.78,% Slots,,,,6.02,<==
13.772751679,C2,Frontend_Bound,30.06,% Slots,,,,6.02,
13.772751679,C2,Bad_Speculation,4.88,% Slots,,,,6.02,
13.772751679,C2,Backend_Bound,37.08,% Slots,,,,6.02,
13.772751679,C2,Frontend_Bound.Frontend_Latency,24.75,% Slots,,rs_events.empty_end,,6.02,
13.772751679,C2,Backend_Bound.Memory_Bound,33.40,% Slots,,,,6.02,<==
13.772751679,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.65,% Clocks,,,,6.02,
13.772751679,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.23,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
13.772751679,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,,6.02,
13.772751679,C3,Backend_Bound,38.31,% Slots,,,,6.02,
13.772751679,C3,Backend_Bound.Memory_Bound,32.47,% Slots,,,,6.01,
13.772751679,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,82.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.64,<==
14.821630128,C0,Frontend_Bound,29.16,% Slots,,,,5.72,
14.821630128,C0,Backend_Bound,43.25,% Slots,,,,5.72,
14.821630128,C0,Backend_Bound.Memory_Bound,26.40,% Slots,,,,5.72,
14.821630128,C0,Backend_Bound.Core_Bound,16.85,% Slots,,,,5.72,
14.821630128,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,70.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
14.821630128,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.05,% Clocks,,,,5.72,
14.821630128,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,32.22,% Stalls,,mem_uops_retired.all_stores:pp,,5.71,<==
14.821630128,C1,Frontend_Bound,24.05,% Slots,,,,5.72,
14.821630128,C1,Backend_Bound,29.20,% Slots,,,,5.72,
14.821630128,C1,Backend_Bound.Memory_Bound,22.36,% Slots,,,,5.72,
14.821630128,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,40.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
14.821630128,C2,Frontend_Bound,28.02,% Slots,,,,5.72,
14.821630128,C2,Backend_Bound,35.33,% Slots,,,,5.72,
14.821630128,C2,Frontend_Bound.Frontend_Latency,25.01,% Slots,,rs_events.empty_end,,5.72,
14.821630128,C2,Backend_Bound.Memory_Bound,32.83,% Slots,,,,5.72,<==
14.821630128,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.12,% Clocks,,,,5.72,
14.821630128,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.52,% Clocks,,,,5.72,
14.821630128,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.29,% Clocks,,itlb_misses.walk_completed,,5.72,
14.821630128,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.85,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
14.821630128,C3,Frontend_Bound,27.81,% Slots,,,,5.72,
14.821630128,C3,Backend_Bound,31.56,% Slots,,,,5.72,
14.821630128,C3,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,,5.72,
14.821630128,C3,Backend_Bound.Memory_Bound,38.44,% Slots,,,,5.72,
14.821630128,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,,5.73,
14.821630128,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,70.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
16.158149208,C0,Backend_Bound,40.46,% Slots,,,,5.99,
16.158149208,C0,Backend_Bound.Memory_Bound,36.39,% Slots,,,,5.97,<==
16.158149208,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,25.55,% Stalls,,mem_uops_retired.all_stores:pp,,5.98,<==
16.158149208,C1,Frontend_Bound,21.20,% Slots,,,,5.98,
16.158149208,C1,Backend_Bound,30.08,% Slots,,,,5.98,
16.158149208,C1,Frontend_Bound.Frontend_Latency,16.42,% Slots,,rs_events.empty_end,,5.98,
16.158149208,C1,Backend_Bound.Memory_Bound,29.08,% Slots,,,,5.97,<==
16.158149208,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,,5.99,
16.158149208,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,53.77,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
16.158149208,C2,Backend_Bound,36.28,% Slots,,,,5.98,
16.158149208,C2,Backend_Bound.Memory_Bound,37.55,% Slots,,,,5.97,
16.158149208,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,58.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
16.158149208,C3,Frontend_Bound,26.38,% Slots,,,,5.98,
16.158149208,C3,Bad_Speculation,3.75,% Slots,,,,5.98,
16.158149208,C3,Backend_Bound,36.15,% Slots,,,,5.98,
16.158149208,C3,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,,5.99,
16.158149208,C3,Backend_Bound.Memory_Bound,79.25,% Slots,,,,5.97,
16.158149208,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.03,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
16.158149208,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
16.158149208,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,,5.99,
16.158149208,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.39,% Clocks,,idq.ms_switches,,5.99,
17.209361443,C0,Frontend_Bound,23.09,% Slots,,,,6.08,
17.209361443,C0,Bad_Speculation,4.75,% Slots,,,,6.08,
17.209361443,C0,Backend_Bound,37.70,% Slots,,,,6.08,
17.209361443,C0,Retiring,36.55,% Slots,,,,6.08,
17.209361443,C0,Frontend_Bound.Frontend_Latency,16.85,% Slots,,rs_events.empty_end,,5.94,
17.209361443,C0,Backend_Bound.Memory_Bound,31.74,% Slots,,,,5.71,<==
17.209361443,C0,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,,5.71,
17.209361443,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.34,% Clocks,,,,5.7,
17.209361443,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.92,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
17.209361443,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,,5.7,
17.209361443,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.24,% Clocks,,,,5.7,
17.209361443,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
17.209361443,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,81.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
17.209361443,C1,Frontend_Bound,24.27,% Slots,,,,6.09,
17.209361443,C1,Backend_Bound,38.04,% Slots,,,,6.09,
17.209361443,C1,Frontend_Bound.Frontend_Latency,21.56,% Slots,,rs_events.empty_end,,5.93,
17.209361443,C1,Backend_Bound.Memory_Bound,30.72,% Slots,,,,5.71,<==
17.209361443,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,,5.71,
17.209361443,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,,5.71,
17.209361443,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_Calculated,,br_misp_retired.all_branches,,5.94,
17.209361443,C2,Frontend_Bound,28.81,% Slots,,,,6.08,
17.209361443,C2,Backend_Bound,38.78,% Slots,,,,6.08,
17.209361443,C2,Frontend_Bound.Frontend_Latency,26.81,% Slots,,rs_events.empty_end,,5.94,
17.209361443,C2,Backend_Bound.Memory_Bound,49.22,% Slots,,,,5.71,
17.209361443,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,,5.71,
17.209361443,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,31.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
17.209361443,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,,5.71,
17.209361443,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
17.209361443,C3,Frontend_Bound,21.94,% Slots,,,,6.1,
17.209361443,C3,Backend_Bound,36.12,% Slots,,,,6.1,
17.209361443,C3,Retiring,24.76,% Slots,,,,6.1,
17.209361443,C3,Backend_Bound.Memory_Bound,26.40,% Slots,,,,5.71,
17.209361443,C3,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,,5.71,
17.209361443,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.75,% Clocks,,idq.ms_switches,,5.7,
17.209361443,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,68.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
17.209361443,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.34,% Clocks,,idq.ms_switches,,5.7,
17.209361443,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,22.75,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
18.262139357,C0,Frontend_Bound,30.88,% Slots,,,,5.7,
18.262139357,C0,Bad_Speculation,4.01,% Slots,,,,5.7,
18.262139357,C0,Backend_Bound,42.75,% Slots,,,,5.7,
18.262139357,C0,Frontend_Bound.Frontend_Latency,59.25,% Slots,,rs_events.empty_end,,5.83,
18.262139357,C0,Backend_Bound.Memory_Bound,34.74,% Slots,,,,5.7,
18.262139357,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,,6.08,
18.262139357,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
18.262139357,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,28.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
18.262139357,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,,6.08,
18.262139357,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,,itlb_misses.walk_completed,,6.08,
18.262139357,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
18.262139357,C1,Frontend_Bound,25.37,% Slots,,,,5.7,
18.262139357,C1,Backend_Bound,39.30,% Slots,,,,5.7,
18.262139357,C1,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,,5.82,
18.262139357,C1,Backend_Bound.Memory_Bound,39.66,% Slots,,,,5.7,<==
18.262139357,C1-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.31,% Clocks,,itlb_misses.walk_completed,,6.07,
18.262139357,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.68,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
18.262139357,C2,Backend_Bound,36.01,% Slots,,,,5.7,
18.262139357,C2,Backend_Bound.Memory_Bound,33.18,% Slots,,,,5.7,<==
18.262139357,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,27.41,% Stalls,,mem_uops_retired.all_stores:pp,,6.08,<==
18.262139357,C3,Frontend_Bound,23.75,% Slots,,,,5.69,
18.262139357,C3,Bad_Speculation,13.90,% Slots,,,,5.69,
18.262139357,C3,Backend_Bound,35.56,% Slots,,,,5.69,
18.262139357,C3,Frontend_Bound.Frontend_Latency,33.01,% Slots,,rs_events.empty_end,,5.82,
18.262139357,C3,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,This metric represents slots fraction the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,,5.69,
18.262139357,C3,Backend_Bound.Memory_Bound,25.96,% Slots,,,,5.69,
18.262139357,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.37,% Clocks,,,,6.09,
18.262139357,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.48,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
18.262139357,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,35.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
18.262139357,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.01,% Clocks,,,,6.09,
18.262139357,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
18.262139357,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.48,% Clocks,,idq.ms_switches,,6.09,
19.324472192,C0,Backend_Bound,33.68,% Slots,,,,6.01,
19.324472192,C0,Backend_Bound.Memory_Bound,33.88,% Slots,,,,5.64,<==
19.324472192,C1,Frontend_Bound,39.16,% Slots,,,,6.01,
19.324472192,C1,Bad_Speculation,7.14,% Slots,,,,6.01,
19.324472192,C1,Backend_Bound,40.17,% Slots,,,,6.01,
19.324472192,C1,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,,6.02,
19.324472192,C1,Backend_Bound.Memory_Bound,39.90,% Slots,,,,5.64,<==
19.324472192,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,,5.65,
19.324472192,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.99,% Clocks_Calculated,,br_misp_retired.all_branches,,6.02,
19.324472192,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.56,% Clocks,,,,5.65,
19.324472192,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.08,% Clocks_Calculated,,br_misp_retired.all_branches,,6.02,
19.324472192,C2,Frontend_Bound,21.48,% Slots,,,,6.02,
19.324472192,C2,Backend_Bound,39.91,% Slots,,,,6.02,
19.324472192,C2,Backend_Bound.Memory_Bound,34.75,% Slots,,,,5.64,
19.324472192,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,69.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
19.324472192,C3,Frontend_Bound,30.86,% Slots,,,,6.01,
19.324472192,C3,Bad_Speculation,4.68,% Slots,,,,6.01,
19.324472192,C3,Backend_Bound,42.12,% Slots,,,,6.01,
19.324472192,C3,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,,6.02,
19.324472192,C3,Backend_Bound.Memory_Bound,38.35,% Slots,,,,5.64,
19.324472192,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,,5.66,
19.324472192,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.90,% Clocks_Calculated,,br_misp_retired.all_branches,,6.02,
19.324472192,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,38.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
19.324472192,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.44,% Clocks,,,,5.65,
19.324472192,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_Calculated,,br_misp_retired.all_branches,,6.02,
19.324472192,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,,5.65,
20.377761983,C0,Backend_Bound,33.28,% Slots,,,,5.7,
20.377761983,C0,Backend_Bound.Memory_Bound,19.85,% Slots,,,,5.7,
20.377761983,C0,Backend_Bound.Core_Bound,13.43,% Slots,,,,5.7,
20.377761983,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,56.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
20.377761983,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,66.72,% Clocks,,,,5.69,
20.377761983,C1,Frontend_Bound,20.65,% Slots,,,,5.7,
20.377761983,C1,Backend_Bound,38.36,% Slots,,,,5.7,
20.377761983,C1,Backend_Bound.Memory_Bound,23.41,% Slots,,,,5.7,
20.377761983,C1,Backend_Bound.Core_Bound,14.95,% Slots,,,,5.7,
20.377761983,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,59.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
20.377761983,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.36,% Clocks,,,,5.68,
20.377761983,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,58.29,% Clocks,,,,5.69,
20.377761983,C2,Backend_Bound,53.83,% Slots,,,,5.7,
20.377761983,C2,Backend_Bound.Memory_Bound,39.49,% Slots,,,,5.7,
20.377761983,C2,Backend_Bound.Core_Bound,14.34,% Slots,,,,5.7,
20.377761983,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,56.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
20.377761983,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.86,% Clocks,,,,5.69,
20.377761983,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,36.80,% Stalls,,mem_uops_retired.all_stores:pp,,6.07,<==
20.377761983,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.79,% Clocks,,,,5.69,
20.377761983,C3,Frontend_Bound,39.74,% Slots,,,,5.7,
20.377761983,C3,Bad_Speculation,6.86,% Slots,,,,5.7,
20.377761983,C3,Backend_Bound,33.88,% Slots,,,,5.7,
20.377761983,C3,Frontend_Bound.Frontend_Latency,29.57,% Slots,,rs_events.empty_end,,5.69,<==
20.377761983,C3,Backend_Bound.Memory_Bound,30.60,% Slots,,,,5.7,
20.377761983,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.18,% Clocks,,,,6.08,
20.377761983,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
20.377761983,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,,6.08,
20.377761983,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.64,% Clocks,,itlb_misses.walk_completed,,6.08,
21.425569211,C0,Frontend_Bound,30.10,% Slots,,,,6.11,
21.425569211,C0,Backend_Bound,37.74,% Slots,,,,6.11,
21.425569211,C0,Frontend_Bound.Frontend_Latency,21.44,% Slots,,rs_events.empty_end,,5.95,
21.425569211,C0,Backend_Bound.Memory_Bound,37.20,% Slots,,,,5.72,
21.425569211,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,,5.73,
21.425569211,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,76.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.79,<==
21.425569211,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.21,% Clocks,,,,5.73,
21.425569211,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,,5.73,
21.425569211,C1,Frontend_Bound,26.94,% Slots,,,,6.1,<==
21.425569211,C1,Bad_Speculation,2.97,% Slots,,,,6.1,
21.425569211,C1,Backend_Bound,25.61,% Slots,,,,6.1,
21.425569211,C1,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,,5.96,
21.425569211,C1,Frontend_Bound.Frontend_Bandwidth,12.25,% Slots,,,,5.96,
21.425569211,C1,Backend_Bound.Memory_Bound,22.41,% Slots,,,,5.72,
21.425569211,C1,Frontend_Bound.Frontend_Bandwidth.MITE,29.00,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,5.72,
21.425569211,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,,5.73,
21.425569211,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.86,% Clocks_Calculated,,br_misp_retired.all_branches,,5.98,
21.425569211,C1-T1,Frontend_Bound.Frontend_Latency.DSB_Switches,5.81,% Clocks,This metric represents cycles fraction the CPU was stalled due to switches from DSB to MITE pipelines...,,,5.73,
21.425569211,C2,Frontend_Bound,24.39,% Slots,,,,6.11,
21.425569211,C2,Backend_Bound,36.23,% Slots,,,,6.11,
21.425569211,C2,Backend_Bound.Memory_Bound,32.93,% Slots,,,,5.72,
21.425569211,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,66.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.79,<==
21.425569211,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,25.32,% Stalls,,mem_uops_retired.all_stores:pp,,5.73,<==
21.425569211,C3,Frontend_Bound,28.96,% Slots,,,,6.11,
21.425569211,C3,Bad_Speculation,5.21,% Slots,,,,6.11,
21.425569211,C3,Backend_Bound,30.34,% Slots,,,,6.11,
21.425569211,C3,Frontend_Bound.Frontend_Latency,15.60,% Slots,,rs_events.empty_end,,5.96,
21.425569211,C3,Backend_Bound.Memory_Bound,39.64,% Slots,,,,5.72,
21.425569211,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,,5.73,
21.425569211,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.52,% Clocks_Calculated,,br_misp_retired.all_branches,,5.98,
21.425569211,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,62.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.79,<==
21.425569211,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,20.10,% Clocks,,,,5.73,
22.474205464,C0,Frontend_Bound,25.06,% Slots,,,,5.72,
22.474205464,C0,Backend_Bound,29.01,% Slots,,,,5.72,<==
22.474205464,C0,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,,5.83,
22.474205464,C0,Backend_Bound.Memory_Bound,13.54,% Slots,,,,5.72,
22.474205464,C0,Backend_Bound.Core_Bound,15.47,% Slots,,,,5.72,
22.474205464,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,,6.09,
22.474205464,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,45.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,
22.474205464,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.17,% Clocks,,,,5.72,
22.474205464,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.52,% Clocks,,,,6.09,
22.474205464,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.14,% Clocks,,itlb_misses.walk_completed,,6.07,
22.474205464,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
22.474205464,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,61.77,% Clocks,,,,5.72,
22.474205464,C1,Backend_Bound,26.56,% Slots,,,,5.72,
22.474205464,C1,Backend_Bound.Memory_Bound,21.40,% Slots,,,,5.72,<==
22.474205464,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,101.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
22.474205464,C2,Frontend_Bound,37.95,% Slots,,,,5.72,
22.474205464,C2,Backend_Bound,40.27,% Slots,,,,5.72,
22.474205464,C2,Frontend_Bound.Frontend_Latency,29.95,% Slots,,rs_events.empty_end,,5.83,
22.474205464,C2,Backend_Bound.Memory_Bound,36.76,% Slots,,,,5.72,<==
22.474205464,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.16,% Clocks,,,,6.1,
22.474205464,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,,6.1,
22.474205464,C3,Frontend_Bound,30.58,% Slots,,,,5.72,
22.474205464,C3,Bad_Speculation,5.08,% Slots,,,,5.72,
22.474205464,C3,Backend_Bound,41.29,% Slots,,,,5.72,
22.474205464,C3,Frontend_Bound.Frontend_Latency,42.75,% Slots,,rs_events.empty_end,,5.82,
22.474205464,C3,Backend_Bound.Memory_Bound,58.42,% Slots,,,,5.72,<==
22.474205464,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.36,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
22.474205464,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.01,% Clocks,,,,6.09,
22.543996808,C0,Frontend_Bound,27.99,% Slots,,,,5.77,
22.543996808,C0,Frontend_Bound.Frontend_Latency,32.13,% Slots,,rs_events.empty_end,,5.77,
22.543996808,C0,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,,5.77,
22.543996808,C0,Frontend_Bound.Frontend_Bandwidth.MITE,32.72,% CoreClocks,,,,7.28,
22.543996808,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,20.60,% Clocks,,,,5.77,<==
22.543996808,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,19.24,% Clocks,,,,5.77,<==
22.543996808,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
22.543996808,C1,Backend_Bound,58.50,% Slots,,,,5.76,
22.543996808,C1,Backend_Bound.Memory_Bound,38.92,% Slots,,,,5.76,
22.543996808,C1,Backend_Bound.Core_Bound,19.58,% Slots,,,,5.76,
22.543996808,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,41.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
22.543996808,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,22.77,% Clocks,,,,5.73,
22.543996808,C2,Frontend_Bound,45.97,% Slots,,,,5.74,
22.543996808,C2,Backend_Bound,37.47,% Slots,,,,5.74,
22.543996808,C2,Retiring,43.68,% Slots,,,,5.74,
22.543996808,C2,Frontend_Bound.Frontend_Latency,76.62,% Slots,,rs_events.empty_end,,5.77,<==
22.543996808,C2,Backend_Bound.Memory_Bound,89.47,% Slots,,,,5.74,
22.543996808,C2,Retiring.Microcode_Sequencer,1.40,% Slots,,idq.ms_uops,,5.77,
22.543996808,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,,5.77,
22.543996808,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.37,% Clocks,,idq.ms_switches,,5.77,
22.543996808,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,101.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.74,
22.543996808,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,23.41,% Clocks,,,,5.77,<==
22.543996808,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.15,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
22.543996808,C3,Frontend_Bound,46.11,% Slots,,,,5.74,
22.543996808,C3,Bad_Speculation,8.50,% Slots,,,,5.74,
22.543996808,C3,Backend_Bound,34.89,% Slots,,,,5.74,
22.543996808,C3,Backend_Bound.Core_Bound,41.10,% Slots,,,,5.74,
22.543996808,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.05,% Clocks,,,,5.77,
22.543996808,C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.73,% Clocks,,itlb_misses.walk_completed,,6.14,
22.543996808,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.61,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,<==
22.543996808,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.57,% Clocks,,,,5.77,<==
22.543996808,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.36,% Clocks,,itlb_misses.walk_completed,,6.14,
