Selecting top level module top
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":109:7:109:14|Synthesizing module mc_cs_rf in library work.

	this_cs=3'b000
	reg_select=4'b0010
   Generated name = mc_cs_rf_0_2

@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":171:0:171:5|Pruning unused bits 1 to 0 of addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":109:7:109:14|Synthesizing module mc_cs_rf in library work.

	this_cs=3'b001
	reg_select=4'b0011
   Generated name = mc_cs_rf_1_3

@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":171:0:171:5|Pruning unused bits 1 to 0 of addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b010
   Generated name = mc_cs_rf_dummy_2

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b011
   Generated name = mc_cs_rf_dummy_3

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b100
   Generated name = mc_cs_rf_dummy_4

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b101
   Generated name = mc_cs_rf_dummy_5

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b110
   Generated name = mc_cs_rf_dummy_6

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_cs_rf.v":242:7:242:20|Synthesizing module mc_cs_rf_dummy in library work.

	this_cs=3'b111
   Generated name = mc_cs_rf_dummy_7

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_rf.v":119:7:119:11|Synthesizing module mc_rf in library work.

@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_rf.v":277:0:277:5|Pruning unused bits 1 to 0 of wb_addr_r[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_incn_r.v":73:7:73:15|Synthesizing module mc_incn_r in library work.

	incN_width=32'b00000000000000000000000000011000
	incN_center=32'b00000000000000000000000000001100
   Generated name = mc_incn_r_24s_12s

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_adr_sel.v":86:7:86:16|Synthesizing module mc_adr_sel in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_obct.v":100:7:100:13|Synthesizing module mc_obct in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_obct.v":216:7:216:19|Synthesizing module mc_obct_dummy in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_obct_top.v":78:7:78:17|Synthesizing module mc_obct_top in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_rd_fifo.v":80:7:80:16|Synthesizing module mc_rd_fifo in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_dp.v":105:7:105:11|Synthesizing module mc_dp in library work.

@W: CG133 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_dp.v":147:5:147:13|Object par_err_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_refresh.v":95:7:95:16|Synthesizing module mc_refresh in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_timing.v":124:7:124:15|Synthesizing module mc_timing in library work.

@W: CG133 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_timing.v":584:4:584:17|Object lookup_ready1a is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_timing.v":764:0:764:5|Pruning unused register burst_fp. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_wb_if.v":111:7:111:14|Synthesizing module mc_wb_if in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_mem_if.v":110:7:110:15|Synthesizing module mc_mem_if in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_top.v":113:7:113:12|Synthesizing module mc_top in library work.

@W: CG360 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_top.v":263:6:263:13|Removing wire mc_sts_i, as there is no assignment to it.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":66:7:66:15|Synthesizing module ac97_sout in library work.

@N: CL189 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Register bit slt12_r[0] is always 0.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Pruning register bit 0 of slt12_r[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sin.v":66:7:66:14|Synthesizing module ac97_sin in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_soc.v":71:7:71:14|Synthesizing module ac97_soc in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_out_fifo.v":74:7:74:19|Synthesizing module ac97_out_fifo in library work.

@N: CL134 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_out_fifo.v":154:0:154:5|Found RAM mem, depth=4, width=32
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_in_fifo.v":83:7:83:18|Synthesizing module ac97_in_fifo in library work.

@N: CL134 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_in_fifo.v":159:0:159:5|Found RAM mem, depth=4, width=32
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_wb_if.v":78:7:78:16|Synthesizing module ac97_wb_if in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_rf.v":78:7:78:13|Synthesizing module ac97_rf in library work.

@W: CL169 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_rf.v":181:0:181:5|Pruning unused register csr_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_rf.v":211:0:211:5|Pruning unused bits 31 to 8 of crac_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_fifo_ctrl.v":71:7:71:20|Synthesizing module ac97_fifo_ctrl in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":78:7:78:14|Synthesizing module ac97_prc in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_cra.v":72:7:72:14|Synthesizing module ac97_cra in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_dma_req.v":71:7:71:18|Synthesizing module ac97_dma_req in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_dma_if.v":78:7:78:17|Synthesizing module ac97_dma_if in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_int.v":71:7:71:14|Synthesizing module ac97_int in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_rst.v":59:7:59:14|Synthesizing module ac97_rst in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_top.v":77:7:77:14|Synthesizing module ac97_top in library work.

@W: CG360 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_top.v":177:12:177:17|Removing wire rf_din, as there is no assignment to it.
@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/sbox1.v":35:8:35:12|Synthesizing module sbox1 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/sbox2.v":35:8:35:12|Synthesizing module sbox2 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/sbox3.v":35:8:35:12|Synthesizing module sbox3 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/sbox4.v":35:8:35:12|Synthesizing module sbox4 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/sbox5.v":35:8:35:12|Synthesizing module sbox5 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/sbox6.v":35:8:35:12|Synthesizing module sbox6 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/sbox7.v":35:8:35:12|Synthesizing module sbox7 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/sbox8.v":35:8:35:12|Synthesizing module sbox8 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/crp.v":35:8:35:10|Synthesizing module crp in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/key_sel3.v":35:8:35:15|Synthesizing module key_sel3 in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/des3_area.v":35:7:35:15|Synthesizing module des3_area in library work.

@N: CG364 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/new/top.v":23:7:23:9|Synthesizing module top in library work.

@W: CG360 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/new/top.v":41:17:41:24|Removing wire wb_lcd_i, as there is no assignment to it.
@W: CG360 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/new/top.v":42:17:42:24|Removing wire wb_lcd_o, as there is no assignment to it.
@W: CL177 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/des3_area.v":99:0:99:5|Sharing sequential element R. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/hdl/des3_area.v":96:0:96:5|Sharing sequential element L. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_int.v":83:12:83:14|Input port bits 7 to 6 of cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_int.v":83:12:83:14|Input port bits 3 to 1 of cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_dma_req.v":73:12:73:14|Input port bit 7 of cfg[7:0] is unused

@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_dma_req.v":73:12:73:14|Input port bits 3 to 1 of cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_cra.v":86:13:86:20|Input port bits 30 to 23 of crac_out[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_cra.v":92:13:92:19|Input port bits 3 to 0 of in_slt2[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":105:13:105:19|Input port bits 14 to 13 of in_slt0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":105:13:105:19|Input port bit 10 of in_slt0[15:0] is unused

@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":105:13:105:19|Input port bits 8 to 0 of in_slt0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":106:13:106:19|Input port bits 19 to 12 of in_slt1[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":106:13:106:19|Input port bit 9 of in_slt1[19:0] is unused

@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":106:13:106:19|Input port bits 4 to 0 of in_slt1[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":111:12:111:18|Input port bits 7 to 2 of oc0_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":112:12:112:18|Input port bits 7 to 2 of oc1_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":113:12:113:18|Input port bits 7 to 2 of oc2_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":114:12:114:18|Input port bits 7 to 2 of oc3_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":115:12:115:18|Input port bits 7 to 2 of oc4_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":116:12:116:18|Input port bits 7 to 2 of oc5_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":118:12:118:18|Input port bits 7 to 2 of ic0_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":119:12:119:18|Input port bits 7 to 2 of ic1_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":120:12:120:18|Input port bits 7 to 2 of ic2_cfg[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_prc.v":100:12:100:14|Input rst is unused.
@W: CL247 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_rf.v":97:12:97:14|Input port bit 3 of adr[3:0] is unused

@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_wb_if.v":94:13:94:21|Input port bits 28 to 7 of wb_addr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_wb_if.v":94:13:94:21|Input port bits 1 to 0 of wb_addr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_wb_if.v":89:11:89:13|Input rst is unused.
@N: CL159 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_wb_if.v":95:12:95:19|Input wb_sel_i is unused.
@N: CL159 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_in_fifo.v":85:12:85:14|Input rst is unused.
@N: CL159 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_out_fifo.v":76:12:76:14|Input rst is unused.
@N: CL159 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sin.v":74:12:74:14|Input rst is unused.
@N: CL189 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Register bit slt12_r[1] is always 0.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Pruning register bit 1 of slt12_r[19:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Register bit slt12_r[2] is always 0.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Pruning register bit 2 of slt12_r[19:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Register bit slt12_r[3] is always 0.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Pruning register bit 3 of slt12_r[19:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Register bit slt12_r[4] is always 0.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Pruning register bit 4 of slt12_r[19:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Optimizing register bit slt12_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Pruning register bit 5 of slt12_r[19:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Optimizing register bit slt12_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":174:0:174:5|Pruning register bit 6 of slt12_r[19:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/ac97_sout.v":74:12:74:14|Input rst is unused.
@W: CL246 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_wb_if.v":119:13:119:21|Input port bits 28 to 0 of wb_addr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL135 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_timing.v":573:0:573:5|Found sequential shift cke_o_del with address depth of 3 words and data bit width of 1.
@N: CL201 :"/home/elicahill/icemachine/examples/ipassurance_designs/des3_area_base.srcs/sources_1/imports/src/mc_timing.v":803:0:803:5|Trying to extract state machine for register state.
