// Seed: 3418803774
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4,
    input wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    output wand id_12,
    output supply1 id_13
);
  assign id_12 = 1 ? 1'd0 : 1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    output uwire id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    output tri1 id_11,
    input wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    output tri1 id_16,
    output wor id_17,
    output tri1 id_18,
    output uwire id_19,
    input uwire id_20,
    input tri id_21,
    input wand id_22,
    output wire id_23,
    input uwire id_24
);
  always @(posedge id_14) begin
    id_3 = 1'b0;
    if (1 != id_20) id_0 <= id_10 == id_10;
  end
  module_0(
      id_20, id_9, id_12, id_8, id_16, id_12, id_3, id_17, id_16, id_8, id_12, id_5, id_17, id_7
  );
endmodule
