
RepHome2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009814  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003898  08009928  08009928  00019928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d1c0  0800d1c0  0001d1c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d1c8  0800d1c8  0001d1c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d1cc  0800d1cc  0001d1cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000069c  20000000  0800d1d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001668  200006a0  0800d86c  000206a0  2**3
                  ALLOC
  8 ._user_heap_stack 00000100  20001d08  0800d86c  00021d08  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0002069c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00050bbd  00000000  00000000  000206c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002f9c  00000000  00000000  00071282  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00002200  00000000  00000000  00074220  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002050  00000000  00000000  00076420  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008c13  00000000  00000000  00078470  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000f9dd  00000000  00000000  00081083  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00090a60  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000a204  00000000  00000000  00090adc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000014d  00000000  00000000  0009ace0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006a0 	.word	0x200006a0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800990c 	.word	0x0800990c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006a4 	.word	0x200006a4
 800014c:	0800990c 	.word	0x0800990c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2uiz>:
 8000a80:	004a      	lsls	r2, r1, #1
 8000a82:	d211      	bcs.n	8000aa8 <__aeabi_d2uiz+0x28>
 8000a84:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a88:	d211      	bcs.n	8000aae <__aeabi_d2uiz+0x2e>
 8000a8a:	d50d      	bpl.n	8000aa8 <__aeabi_d2uiz+0x28>
 8000a8c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a94:	d40e      	bmi.n	8000ab4 <__aeabi_d2uiz+0x34>
 8000a96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	4770      	bx	lr
 8000aa8:	f04f 0000 	mov.w	r0, #0
 8000aac:	4770      	bx	lr
 8000aae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_d2uiz+0x3a>
 8000ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0000 	mov.w	r0, #0
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_uldivmod>:
 8000ac0:	b953      	cbnz	r3, 8000ad8 <__aeabi_uldivmod+0x18>
 8000ac2:	b94a      	cbnz	r2, 8000ad8 <__aeabi_uldivmod+0x18>
 8000ac4:	2900      	cmp	r1, #0
 8000ac6:	bf08      	it	eq
 8000ac8:	2800      	cmpeq	r0, #0
 8000aca:	bf1c      	itt	ne
 8000acc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad4:	f000 b97a 	b.w	8000dcc <__aeabi_idiv0>
 8000ad8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000adc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae0:	f000 f806 	bl	8000af0 <__udivmoddi4>
 8000ae4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aec:	b004      	add	sp, #16
 8000aee:	4770      	bx	lr

08000af0 <__udivmoddi4>:
 8000af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af4:	468c      	mov	ip, r1
 8000af6:	460e      	mov	r6, r1
 8000af8:	4604      	mov	r4, r0
 8000afa:	9d08      	ldr	r5, [sp, #32]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d150      	bne.n	8000ba2 <__udivmoddi4+0xb2>
 8000b00:	428a      	cmp	r2, r1
 8000b02:	4617      	mov	r7, r2
 8000b04:	d96c      	bls.n	8000be0 <__udivmoddi4+0xf0>
 8000b06:	fab2 fe82 	clz	lr, r2
 8000b0a:	f1be 0f00 	cmp.w	lr, #0
 8000b0e:	d00b      	beq.n	8000b28 <__udivmoddi4+0x38>
 8000b10:	f1ce 0c20 	rsb	ip, lr, #32
 8000b14:	fa01 f60e 	lsl.w	r6, r1, lr
 8000b18:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b1c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b20:	ea4c 0c06 	orr.w	ip, ip, r6
 8000b24:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b28:	0c3a      	lsrs	r2, r7, #16
 8000b2a:	fbbc f9f2 	udiv	r9, ip, r2
 8000b2e:	b2bb      	uxth	r3, r7
 8000b30:	fb02 cc19 	mls	ip, r2, r9, ip
 8000b34:	fb09 fa03 	mul.w	sl, r9, r3
 8000b38:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000b3c:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000b40:	45b2      	cmp	sl, r6
 8000b42:	d90a      	bls.n	8000b5a <__udivmoddi4+0x6a>
 8000b44:	19f6      	adds	r6, r6, r7
 8000b46:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b4a:	f080 8125 	bcs.w	8000d98 <__udivmoddi4+0x2a8>
 8000b4e:	45b2      	cmp	sl, r6
 8000b50:	f240 8122 	bls.w	8000d98 <__udivmoddi4+0x2a8>
 8000b54:	f1a9 0902 	sub.w	r9, r9, #2
 8000b58:	443e      	add	r6, r7
 8000b5a:	eba6 060a 	sub.w	r6, r6, sl
 8000b5e:	fbb6 f0f2 	udiv	r0, r6, r2
 8000b62:	fb02 6610 	mls	r6, r2, r0, r6
 8000b66:	fb00 f303 	mul.w	r3, r0, r3
 8000b6a:	b2a4      	uxth	r4, r4
 8000b6c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000b70:	42a3      	cmp	r3, r4
 8000b72:	d909      	bls.n	8000b88 <__udivmoddi4+0x98>
 8000b74:	19e4      	adds	r4, r4, r7
 8000b76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b7a:	f080 810b 	bcs.w	8000d94 <__udivmoddi4+0x2a4>
 8000b7e:	42a3      	cmp	r3, r4
 8000b80:	f240 8108 	bls.w	8000d94 <__udivmoddi4+0x2a4>
 8000b84:	3802      	subs	r0, #2
 8000b86:	443c      	add	r4, r7
 8000b88:	2100      	movs	r1, #0
 8000b8a:	1ae4      	subs	r4, r4, r3
 8000b8c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b90:	2d00      	cmp	r5, #0
 8000b92:	d062      	beq.n	8000c5a <__udivmoddi4+0x16a>
 8000b94:	2300      	movs	r3, #0
 8000b96:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b9a:	602c      	str	r4, [r5, #0]
 8000b9c:	606b      	str	r3, [r5, #4]
 8000b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d907      	bls.n	8000bb6 <__udivmoddi4+0xc6>
 8000ba6:	2d00      	cmp	r5, #0
 8000ba8:	d055      	beq.n	8000c56 <__udivmoddi4+0x166>
 8000baa:	2100      	movs	r1, #0
 8000bac:	e885 0041 	stmia.w	r5, {r0, r6}
 8000bb0:	4608      	mov	r0, r1
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	f040 808f 	bne.w	8000cde <__udivmoddi4+0x1ee>
 8000bc0:	42b3      	cmp	r3, r6
 8000bc2:	d302      	bcc.n	8000bca <__udivmoddi4+0xda>
 8000bc4:	4282      	cmp	r2, r0
 8000bc6:	f200 80fc 	bhi.w	8000dc2 <__udivmoddi4+0x2d2>
 8000bca:	1a84      	subs	r4, r0, r2
 8000bcc:	eb66 0603 	sbc.w	r6, r6, r3
 8000bd0:	2001      	movs	r0, #1
 8000bd2:	46b4      	mov	ip, r6
 8000bd4:	2d00      	cmp	r5, #0
 8000bd6:	d040      	beq.n	8000c5a <__udivmoddi4+0x16a>
 8000bd8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be0:	b912      	cbnz	r2, 8000be8 <__udivmoddi4+0xf8>
 8000be2:	2701      	movs	r7, #1
 8000be4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000be8:	fab7 fe87 	clz	lr, r7
 8000bec:	f1be 0f00 	cmp.w	lr, #0
 8000bf0:	d135      	bne.n	8000c5e <__udivmoddi4+0x16e>
 8000bf2:	2101      	movs	r1, #1
 8000bf4:	1bf6      	subs	r6, r6, r7
 8000bf6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000bfa:	fa1f f887 	uxth.w	r8, r7
 8000bfe:	fbb6 f2fc 	udiv	r2, r6, ip
 8000c02:	fb0c 6612 	mls	r6, ip, r2, r6
 8000c06:	fb08 f002 	mul.w	r0, r8, r2
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000c10:	42b0      	cmp	r0, r6
 8000c12:	d907      	bls.n	8000c24 <__udivmoddi4+0x134>
 8000c14:	19f6      	adds	r6, r6, r7
 8000c16:	f102 33ff 	add.w	r3, r2, #4294967295
 8000c1a:	d202      	bcs.n	8000c22 <__udivmoddi4+0x132>
 8000c1c:	42b0      	cmp	r0, r6
 8000c1e:	f200 80d2 	bhi.w	8000dc6 <__udivmoddi4+0x2d6>
 8000c22:	461a      	mov	r2, r3
 8000c24:	1a36      	subs	r6, r6, r0
 8000c26:	fbb6 f0fc 	udiv	r0, r6, ip
 8000c2a:	fb0c 6610 	mls	r6, ip, r0, r6
 8000c2e:	fb08 f800 	mul.w	r8, r8, r0
 8000c32:	b2a3      	uxth	r3, r4
 8000c34:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	d907      	bls.n	8000c4c <__udivmoddi4+0x15c>
 8000c3c:	19e4      	adds	r4, r4, r7
 8000c3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c42:	d202      	bcs.n	8000c4a <__udivmoddi4+0x15a>
 8000c44:	45a0      	cmp	r8, r4
 8000c46:	f200 80b9 	bhi.w	8000dbc <__udivmoddi4+0x2cc>
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	eba4 0408 	sub.w	r4, r4, r8
 8000c50:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000c54:	e79c      	b.n	8000b90 <__udivmoddi4+0xa0>
 8000c56:	4629      	mov	r1, r5
 8000c58:	4628      	mov	r0, r5
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c62:	f1ce 0320 	rsb	r3, lr, #32
 8000c66:	fa26 f203 	lsr.w	r2, r6, r3
 8000c6a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c6e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000c72:	fa1f f887 	uxth.w	r8, r7
 8000c76:	fb0c 2211 	mls	r2, ip, r1, r2
 8000c7a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c7e:	fa20 f303 	lsr.w	r3, r0, r3
 8000c82:	fb01 f908 	mul.w	r9, r1, r8
 8000c86:	4333      	orrs	r3, r6
 8000c88:	0c1e      	lsrs	r6, r3, #16
 8000c8a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c8e:	45b1      	cmp	r9, r6
 8000c90:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x1ba>
 8000c96:	19f6      	adds	r6, r6, r7
 8000c98:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c9c:	f080 808c 	bcs.w	8000db8 <__udivmoddi4+0x2c8>
 8000ca0:	45b1      	cmp	r9, r6
 8000ca2:	f240 8089 	bls.w	8000db8 <__udivmoddi4+0x2c8>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443e      	add	r6, r7
 8000caa:	eba6 0609 	sub.w	r6, r6, r9
 8000cae:	fbb6 f0fc 	udiv	r0, r6, ip
 8000cb2:	fb0c 6210 	mls	r2, ip, r0, r6
 8000cb6:	fb00 f908 	mul.w	r9, r0, r8
 8000cba:	b29e      	uxth	r6, r3
 8000cbc:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000cc0:	45b1      	cmp	r9, r6
 8000cc2:	d907      	bls.n	8000cd4 <__udivmoddi4+0x1e4>
 8000cc4:	19f6      	adds	r6, r6, r7
 8000cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cca:	d271      	bcs.n	8000db0 <__udivmoddi4+0x2c0>
 8000ccc:	45b1      	cmp	r9, r6
 8000cce:	d96f      	bls.n	8000db0 <__udivmoddi4+0x2c0>
 8000cd0:	3802      	subs	r0, #2
 8000cd2:	443e      	add	r6, r7
 8000cd4:	eba6 0609 	sub.w	r6, r6, r9
 8000cd8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cdc:	e78f      	b.n	8000bfe <__udivmoddi4+0x10e>
 8000cde:	f1c1 0720 	rsb	r7, r1, #32
 8000ce2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ce6:	408b      	lsls	r3, r1
 8000ce8:	ea48 0303 	orr.w	r3, r8, r3
 8000cec:	fa26 f407 	lsr.w	r4, r6, r7
 8000cf0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000cf4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cf8:	fa1f fc83 	uxth.w	ip, r3
 8000cfc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d00:	408e      	lsls	r6, r1
 8000d02:	fa20 f807 	lsr.w	r8, r0, r7
 8000d06:	fb09 fa0c 	mul.w	sl, r9, ip
 8000d0a:	ea48 0806 	orr.w	r8, r8, r6
 8000d0e:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000d12:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000d16:	45a2      	cmp	sl, r4
 8000d18:	fa02 f201 	lsl.w	r2, r2, r1
 8000d1c:	fa00 f601 	lsl.w	r6, r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x244>
 8000d22:	18e4      	adds	r4, r4, r3
 8000d24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d28:	d244      	bcs.n	8000db4 <__udivmoddi4+0x2c4>
 8000d2a:	45a2      	cmp	sl, r4
 8000d2c:	d942      	bls.n	8000db4 <__udivmoddi4+0x2c4>
 8000d2e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d32:	441c      	add	r4, r3
 8000d34:	eba4 040a 	sub.w	r4, r4, sl
 8000d38:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d3c:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d40:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d44:	fa1f f888 	uxth.w	r8, r8
 8000d48:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d907      	bls.n	8000d60 <__udivmoddi4+0x270>
 8000d50:	18e4      	adds	r4, r4, r3
 8000d52:	f100 3eff 	add.w	lr, r0, #4294967295
 8000d56:	d229      	bcs.n	8000dac <__udivmoddi4+0x2bc>
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d927      	bls.n	8000dac <__udivmoddi4+0x2bc>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	441c      	add	r4, r3
 8000d60:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d64:	fba0 8902 	umull	r8, r9, r0, r2
 8000d68:	eba4 0c0c 	sub.w	ip, r4, ip
 8000d6c:	45cc      	cmp	ip, r9
 8000d6e:	46c2      	mov	sl, r8
 8000d70:	46ce      	mov	lr, r9
 8000d72:	d315      	bcc.n	8000da0 <__udivmoddi4+0x2b0>
 8000d74:	d012      	beq.n	8000d9c <__udivmoddi4+0x2ac>
 8000d76:	b155      	cbz	r5, 8000d8e <__udivmoddi4+0x29e>
 8000d78:	ebb6 030a 	subs.w	r3, r6, sl
 8000d7c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000d80:	fa06 f707 	lsl.w	r7, r6, r7
 8000d84:	40cb      	lsrs	r3, r1
 8000d86:	431f      	orrs	r7, r3
 8000d88:	40ce      	lsrs	r6, r1
 8000d8a:	602f      	str	r7, [r5, #0]
 8000d8c:	606e      	str	r6, [r5, #4]
 8000d8e:	2100      	movs	r1, #0
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	4610      	mov	r0, r2
 8000d96:	e6f7      	b.n	8000b88 <__udivmoddi4+0x98>
 8000d98:	4689      	mov	r9, r1
 8000d9a:	e6de      	b.n	8000b5a <__udivmoddi4+0x6a>
 8000d9c:	4546      	cmp	r6, r8
 8000d9e:	d2ea      	bcs.n	8000d76 <__udivmoddi4+0x286>
 8000da0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000da4:	eb69 0e03 	sbc.w	lr, r9, r3
 8000da8:	3801      	subs	r0, #1
 8000daa:	e7e4      	b.n	8000d76 <__udivmoddi4+0x286>
 8000dac:	4670      	mov	r0, lr
 8000dae:	e7d7      	b.n	8000d60 <__udivmoddi4+0x270>
 8000db0:	4618      	mov	r0, r3
 8000db2:	e78f      	b.n	8000cd4 <__udivmoddi4+0x1e4>
 8000db4:	4681      	mov	r9, r0
 8000db6:	e7bd      	b.n	8000d34 <__udivmoddi4+0x244>
 8000db8:	4611      	mov	r1, r2
 8000dba:	e776      	b.n	8000caa <__udivmoddi4+0x1ba>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	e744      	b.n	8000c4c <__udivmoddi4+0x15c>
 8000dc2:	4608      	mov	r0, r1
 8000dc4:	e706      	b.n	8000bd4 <__udivmoddi4+0xe4>
 8000dc6:	3a02      	subs	r2, #2
 8000dc8:	443e      	add	r6, r7
 8000dca:	e72b      	b.n	8000c24 <__udivmoddi4+0x134>

08000dcc <__aeabi_idiv0>:
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000dd8:	4a05      	ldr	r2, [pc, #20]	; (8000df0 <NVIC_PriorityGroupConfig+0x20>)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de4:	60d3      	str	r3, [r2, #12]
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b087      	sub	sp, #28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	617b      	str	r3, [r7, #20]
 8000e00:	2300      	movs	r3, #0
 8000e02:	613b      	str	r3, [r7, #16]
 8000e04:	230f      	movs	r3, #15
 8000e06:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	78db      	ldrb	r3, [r3, #3]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d03a      	beq.n	8000e86 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000e10:	4b27      	ldr	r3, [pc, #156]	; (8000eb0 <NVIC_Init+0xbc>)
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	43db      	mvns	r3, r3
 8000e16:	0a1b      	lsrs	r3, r3, #8
 8000e18:	f003 0307 	and.w	r3, r3, #7
 8000e1c:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	f1c3 0304 	rsb	r3, r3, #4
 8000e24:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000e26:	68fa      	ldr	r2, [r7, #12]
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e2e:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	785b      	ldrb	r3, [r3, #1]
 8000e34:	461a      	mov	r2, r3
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	789b      	ldrb	r3, [r3, #2]
 8000e42:	461a      	mov	r2, r3
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4013      	ands	r3, r2
 8000e48:	697a      	ldr	r2, [r7, #20]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	011b      	lsls	r3, r3, #4
 8000e52:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000e54:	4a17      	ldr	r2, [pc, #92]	; (8000eb4 <NVIC_Init+0xc0>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	6979      	ldr	r1, [r7, #20]
 8000e5c:	b2c9      	uxtb	r1, r1
 8000e5e:	4413      	add	r3, r2
 8000e60:	460a      	mov	r2, r1
 8000e62:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e66:	4a13      	ldr	r2, [pc, #76]	; (8000eb4 <NVIC_Init+0xc0>)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	095b      	lsrs	r3, r3, #5
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	f003 031f 	and.w	r3, r3, #31
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e80:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000e84:	e00f      	b.n	8000ea6 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e86:	490b      	ldr	r1, [pc, #44]	; (8000eb4 <NVIC_Init+0xc0>)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	095b      	lsrs	r3, r3, #5
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	f003 031f 	and.w	r3, r3, #31
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e9e:	f100 0320 	add.w	r3, r0, #32
 8000ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ea6:	bf00      	nop
 8000ea8:	371c      	adds	r7, #28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	e000ed00 	.word	0xe000ed00
 8000eb4:	e000e100 	.word	0xe000e100

08000eb8 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000ec4:	4b34      	ldr	r3, [pc, #208]	; (8000f98 <EXTI_Init+0xe0>)
 8000ec6:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	799b      	ldrb	r3, [r3, #6]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d04f      	beq.n	8000f70 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000ed0:	4931      	ldr	r1, [pc, #196]	; (8000f98 <EXTI_Init+0xe0>)
 8000ed2:	4b31      	ldr	r3, [pc, #196]	; (8000f98 <EXTI_Init+0xe0>)
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	43db      	mvns	r3, r3
 8000edc:	4013      	ands	r3, r2
 8000ede:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000ee0:	492d      	ldr	r1, [pc, #180]	; (8000f98 <EXTI_Init+0xe0>)
 8000ee2:	4b2d      	ldr	r3, [pc, #180]	; (8000f98 <EXTI_Init+0xe0>)
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	43db      	mvns	r3, r3
 8000eec:	4013      	ands	r3, r2
 8000eee:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	791b      	ldrb	r3, [r3, #4]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	4413      	add	r3, r2
 8000efa:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	68fa      	ldr	r2, [r7, #12]
 8000f00:	6811      	ldr	r1, [r2, #0]
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	6812      	ldr	r2, [r2, #0]
 8000f06:	430a      	orrs	r2, r1
 8000f08:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000f0a:	4923      	ldr	r1, [pc, #140]	; (8000f98 <EXTI_Init+0xe0>)
 8000f0c:	4b22      	ldr	r3, [pc, #136]	; (8000f98 <EXTI_Init+0xe0>)
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	43db      	mvns	r3, r3
 8000f16:	4013      	ands	r3, r2
 8000f18:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000f1a:	491f      	ldr	r1, [pc, #124]	; (8000f98 <EXTI_Init+0xe0>)
 8000f1c:	4b1e      	ldr	r3, [pc, #120]	; (8000f98 <EXTI_Init+0xe0>)
 8000f1e:	68da      	ldr	r2, [r3, #12]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	43db      	mvns	r3, r3
 8000f26:	4013      	ands	r3, r2
 8000f28:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	795b      	ldrb	r3, [r3, #5]
 8000f2e:	2b10      	cmp	r3, #16
 8000f30:	d10e      	bne.n	8000f50 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000f32:	4919      	ldr	r1, [pc, #100]	; (8000f98 <EXTI_Init+0xe0>)
 8000f34:	4b18      	ldr	r3, [pc, #96]	; (8000f98 <EXTI_Init+0xe0>)
 8000f36:	689a      	ldr	r2, [r3, #8]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000f40:	4915      	ldr	r1, [pc, #84]	; (8000f98 <EXTI_Init+0xe0>)
 8000f42:	4b15      	ldr	r3, [pc, #84]	; (8000f98 <EXTI_Init+0xe0>)
 8000f44:	68da      	ldr	r2, [r3, #12]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000f4e:	e01d      	b.n	8000f8c <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <EXTI_Init+0xe0>)
 8000f52:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	795b      	ldrb	r3, [r3, #5]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	6811      	ldr	r1, [r2, #0]
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	6812      	ldr	r2, [r2, #0]
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]
}
 8000f6e:	e00d      	b.n	8000f8c <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	791b      	ldrb	r3, [r3, #4]
 8000f74:	461a      	mov	r2, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	4413      	add	r3, r2
 8000f7a:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	68fa      	ldr	r2, [r7, #12]
 8000f80:	6811      	ldr	r1, [r2, #0]
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	6812      	ldr	r2, [r2, #0]
 8000f86:	43d2      	mvns	r2, r2
 8000f88:	400a      	ands	r2, r1
 8000f8a:	601a      	str	r2, [r3, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40010400 	.word	0x40010400

08000f9c <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000fac:	4b0c      	ldr	r3, [pc, #48]	; (8000fe0 <EXTI_GetITStatus+0x44>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <EXTI_GetITStatus+0x44>)
 8000fb8:	695a      	ldr	r2, [r3, #20]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d005      	beq.n	8000fce <EXTI_GetITStatus+0x32>
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d002      	beq.n	8000fce <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	73fb      	strb	r3, [r7, #15]
 8000fcc:	e001      	b.n	8000fd2 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	40010400 	.word	0x40010400

08000fe4 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000fec:	4a03      	ldr	r2, [pc, #12]	; (8000ffc <EXTI_ClearITPendingBit+0x18>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6153      	str	r3, [r2, #20]
}
 8000ff2:	bf00      	nop
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bc80      	pop	{r7}
 8000ffa:	4770      	bx	lr
 8000ffc:	40010400 	.word	0x40010400

08001000 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001000:	b480      	push	{r7}
 8001002:	b089      	sub	sp, #36	; 0x24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]
 8001012:	2300      	movs	r3, #0
 8001014:	61bb      	str	r3, [r7, #24]
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
 800101e:	2300      	movs	r3, #0
 8001020:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	78db      	ldrb	r3, [r3, #3]
 8001026:	f003 030f 	and.w	r3, r3, #15
 800102a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	78db      	ldrb	r3, [r3, #3]
 8001030:	f003 0310 	and.w	r3, r3, #16
 8001034:	2b00      	cmp	r3, #0
 8001036:	d005      	beq.n	8001044 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	789b      	ldrb	r3, [r3, #2]
 800103c:	461a      	mov	r2, r3
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	4313      	orrs	r3, r2
 8001042:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	d044      	beq.n	80010d8 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
 8001058:	e038      	b.n	80010cc <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800105a:	2201      	movs	r2, #1
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	429a      	cmp	r2, r3
 8001076:	d126      	bne.n	80010c6 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800107e:	220f      	movs	r2, #15
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	43db      	mvns	r3, r3
 800108c:	697a      	ldr	r2, [r7, #20]
 800108e:	4013      	ands	r3, r2
 8001090:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001092:	69fa      	ldr	r2, [r7, #28]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	4313      	orrs	r3, r2
 800109e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	78db      	ldrb	r3, [r3, #3]
 80010a4:	2b28      	cmp	r3, #40	; 0x28
 80010a6:	d105      	bne.n	80010b4 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80010a8:	2201      	movs	r2, #1
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	409a      	lsls	r2, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	615a      	str	r2, [r3, #20]
 80010b2:	e008      	b.n	80010c6 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	78db      	ldrb	r3, [r3, #3]
 80010b8:	2b48      	cmp	r3, #72	; 0x48
 80010ba:	d104      	bne.n	80010c6 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80010bc:	2201      	movs	r2, #1
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	409a      	lsls	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	3301      	adds	r3, #1
 80010ca:	61bb      	str	r3, [r7, #24]
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	2b07      	cmp	r3, #7
 80010d0:	d9c3      	bls.n	800105a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	881b      	ldrh	r3, [r3, #0]
 80010dc:	2bff      	cmp	r3, #255	; 0xff
 80010de:	d946      	bls.n	800116e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	e03a      	b.n	8001162 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	3308      	adds	r3, #8
 80010f0:	2201      	movs	r2, #1
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	4013      	ands	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d127      	bne.n	800115c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8001112:	220f      	movs	r2, #15
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	fa02 f303 	lsl.w	r3, r2, r3
 800111a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	43db      	mvns	r3, r3
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	4013      	ands	r3, r2
 8001124:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001126:	69fa      	ldr	r2, [r7, #28]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	697a      	ldr	r2, [r7, #20]
 8001130:	4313      	orrs	r3, r2
 8001132:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	78db      	ldrb	r3, [r3, #3]
 8001138:	2b28      	cmp	r3, #40	; 0x28
 800113a:	d105      	bne.n	8001148 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	3308      	adds	r3, #8
 8001140:	2201      	movs	r2, #1
 8001142:	409a      	lsls	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	78db      	ldrb	r3, [r3, #3]
 800114c:	2b48      	cmp	r3, #72	; 0x48
 800114e:	d105      	bne.n	800115c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	3308      	adds	r3, #8
 8001154:	2201      	movs	r2, #1
 8001156:	409a      	lsls	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	3301      	adds	r3, #1
 8001160:	61bb      	str	r3, [r7, #24]
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	2b07      	cmp	r3, #7
 8001166:	d9c1      	bls.n	80010ec <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	605a      	str	r2, [r3, #4]
  }
}
 800116e:	bf00      	nop
 8001170:	3724      	adds	r7, #36	; 0x24
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	807b      	strh	r3, [r7, #2]
 8001184:	4613      	mov	r3, r2
 8001186:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8001188:	787b      	ldrb	r3, [r7, #1]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800118e:	887a      	ldrh	r2, [r7, #2]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 8001194:	e002      	b.n	800119c <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 8001196:	887a      	ldrh	r2, [r7, #2]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	615a      	str	r2, [r3, #20]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr
	...

080011a8 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 80011a8:	b490      	push	{r4, r7}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	460a      	mov	r2, r1
 80011b2:	71fb      	strb	r3, [r7, #7]
 80011b4:	4613      	mov	r3, r2
 80011b6:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80011b8:	2300      	movs	r3, #0
 80011ba:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 80011bc:	79bb      	ldrb	r3, [r7, #6]
 80011be:	f003 0303 	and.w	r3, r3, #3
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	220f      	movs	r2, #15
 80011c6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ca:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 80011cc:	4916      	ldr	r1, [pc, #88]	; (8001228 <GPIO_EXTILineConfig+0x80>)
 80011ce:	79bb      	ldrb	r3, [r7, #6]
 80011d0:	089b      	lsrs	r3, r3, #2
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	4618      	mov	r0, r3
 80011d6:	4a14      	ldr	r2, [pc, #80]	; (8001228 <GPIO_EXTILineConfig+0x80>)
 80011d8:	79bb      	ldrb	r3, [r7, #6]
 80011da:	089b      	lsrs	r3, r3, #2
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	3302      	adds	r3, #2
 80011e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	401a      	ands	r2, r3
 80011ea:	1c83      	adds	r3, r0, #2
 80011ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 80011f0:	480d      	ldr	r0, [pc, #52]	; (8001228 <GPIO_EXTILineConfig+0x80>)
 80011f2:	79bb      	ldrb	r3, [r7, #6]
 80011f4:	089b      	lsrs	r3, r3, #2
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	461c      	mov	r4, r3
 80011fa:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <GPIO_EXTILineConfig+0x80>)
 80011fc:	79bb      	ldrb	r3, [r7, #6]
 80011fe:	089b      	lsrs	r3, r3, #2
 8001200:	b2db      	uxtb	r3, r3
 8001202:	3302      	adds	r3, #2
 8001204:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001208:	79f9      	ldrb	r1, [r7, #7]
 800120a:	79bb      	ldrb	r3, [r7, #6]
 800120c:	f003 0303 	and.w	r3, r3, #3
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	fa01 f303 	lsl.w	r3, r1, r3
 8001216:	431a      	orrs	r2, r3
 8001218:	1ca3      	adds	r3, r4, #2
 800121a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bc90      	pop	{r4, r7}
 8001226:	4770      	bx	lr
 8001228:	40010000 	.word	0x40010000

0800122c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800122c:	b480      	push	{r7}
 800122e:	b087      	sub	sp, #28
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]
 8001238:	2300      	movs	r3, #0
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	2300      	movs	r3, #0
 8001242:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001244:	4b4c      	ldr	r3, [pc, #304]	; (8001378 <RCC_GetClocksFreq+0x14c>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f003 030c 	and.w	r3, r3, #12
 800124c:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	2b04      	cmp	r3, #4
 8001252:	d007      	beq.n	8001264 <RCC_GetClocksFreq+0x38>
 8001254:	2b08      	cmp	r3, #8
 8001256:	d009      	beq.n	800126c <RCC_GetClocksFreq+0x40>
 8001258:	2b00      	cmp	r3, #0
 800125a:	d133      	bne.n	80012c4 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4a47      	ldr	r2, [pc, #284]	; (800137c <RCC_GetClocksFreq+0x150>)
 8001260:	601a      	str	r2, [r3, #0]
      break;
 8001262:	e033      	b.n	80012cc <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4a45      	ldr	r2, [pc, #276]	; (800137c <RCC_GetClocksFreq+0x150>)
 8001268:	601a      	str	r2, [r3, #0]
      break;
 800126a:	e02f      	b.n	80012cc <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800126c:	4b42      	ldr	r3, [pc, #264]	; (8001378 <RCC_GetClocksFreq+0x14c>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001274:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001276:	4b40      	ldr	r3, [pc, #256]	; (8001378 <RCC_GetClocksFreq+0x14c>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800127e:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	0c9b      	lsrs	r3, r3, #18
 8001284:	3302      	adds	r3, #2
 8001286:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d106      	bne.n	800129c <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	4a3b      	ldr	r2, [pc, #236]	; (8001380 <RCC_GetClocksFreq+0x154>)
 8001292:	fb02 f203 	mul.w	r2, r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800129a:	e017      	b.n	80012cc <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 800129c:	4b36      	ldr	r3, [pc, #216]	; (8001378 <RCC_GetClocksFreq+0x14c>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d006      	beq.n	80012b6 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	4a35      	ldr	r2, [pc, #212]	; (8001380 <RCC_GetClocksFreq+0x154>)
 80012ac:	fb02 f203 	mul.w	r2, r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	601a      	str	r2, [r3, #0]
      break;
 80012b4:	e00a      	b.n	80012cc <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	4a30      	ldr	r2, [pc, #192]	; (800137c <RCC_GetClocksFreq+0x150>)
 80012ba:	fb02 f203 	mul.w	r2, r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	601a      	str	r2, [r3, #0]
      break;
 80012c2:	e003      	b.n	80012cc <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a2d      	ldr	r2, [pc, #180]	; (800137c <RCC_GetClocksFreq+0x150>)
 80012c8:	601a      	str	r2, [r3, #0]
      break;
 80012ca:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80012cc:	4b2a      	ldr	r3, [pc, #168]	; (8001378 <RCC_GetClocksFreq+0x14c>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012d4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	091b      	lsrs	r3, r3, #4
 80012da:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80012dc:	4a29      	ldr	r2, [pc, #164]	; (8001384 <RCC_GetClocksFreq+0x158>)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	4413      	add	r3, r2
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	40da      	lsrs	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80012f4:	4b20      	ldr	r3, [pc, #128]	; (8001378 <RCC_GetClocksFreq+0x14c>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80012fc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	0a1b      	lsrs	r3, r3, #8
 8001302:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001304:	4a1f      	ldr	r2, [pc, #124]	; (8001384 <RCC_GetClocksFreq+0x158>)
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	4413      	add	r3, r2
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	b2db      	uxtb	r3, r3
 800130e:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685a      	ldr	r2, [r3, #4]
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	40da      	lsrs	r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800131c:	4b16      	ldr	r3, [pc, #88]	; (8001378 <RCC_GetClocksFreq+0x14c>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001324:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	0adb      	lsrs	r3, r3, #11
 800132a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800132c:	4a15      	ldr	r2, [pc, #84]	; (8001384 <RCC_GetClocksFreq+0x158>)
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685a      	ldr	r2, [r3, #4]
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	40da      	lsrs	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001344:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <RCC_GetClocksFreq+0x14c>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800134c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	0b9b      	lsrs	r3, r3, #14
 8001352:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8001354:	4a0c      	ldr	r2, [pc, #48]	; (8001388 <RCC_GetClocksFreq+0x15c>)
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	4413      	add	r3, r2
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	68da      	ldr	r2, [r3, #12]
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	fbb2 f2f3 	udiv	r2, r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	611a      	str	r2, [r3, #16]
}
 800136e:	bf00      	nop
 8001370:	371c      	adds	r7, #28
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr
 8001378:	40021000 	.word	0x40021000
 800137c:	007a1200 	.word	0x007a1200
 8001380:	003d0900 	.word	0x003d0900
 8001384:	20000000 	.word	0x20000000
 8001388:	20000010 	.word	0x20000010

0800138c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001398:	78fb      	ldrb	r3, [r7, #3]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d006      	beq.n	80013ac <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800139e:	4909      	ldr	r1, [pc, #36]	; (80013c4 <RCC_APB2PeriphClockCmd+0x38>)
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <RCC_APB2PeriphClockCmd+0x38>)
 80013a2:	699a      	ldr	r2, [r3, #24]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80013aa:	e006      	b.n	80013ba <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80013ac:	4905      	ldr	r1, [pc, #20]	; (80013c4 <RCC_APB2PeriphClockCmd+0x38>)
 80013ae:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <RCC_APB2PeriphClockCmd+0x38>)
 80013b0:	699a      	ldr	r2, [r3, #24]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	43db      	mvns	r3, r3
 80013b6:	4013      	ands	r3, r2
 80013b8:	618b      	str	r3, [r1, #24]
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr
 80013c4:	40021000 	.word	0x40021000

080013c8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80013d4:	78fb      	ldrb	r3, [r7, #3]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d006      	beq.n	80013e8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80013da:	4909      	ldr	r1, [pc, #36]	; (8001400 <RCC_APB1PeriphClockCmd+0x38>)
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <RCC_APB1PeriphClockCmd+0x38>)
 80013de:	69da      	ldr	r2, [r3, #28]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80013e6:	e006      	b.n	80013f6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80013e8:	4905      	ldr	r1, [pc, #20]	; (8001400 <RCC_APB1PeriphClockCmd+0x38>)
 80013ea:	4b05      	ldr	r3, [pc, #20]	; (8001400 <RCC_APB1PeriphClockCmd+0x38>)
 80013ec:	69da      	ldr	r2, [r3, #28]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	43db      	mvns	r3, r3
 80013f2:	4013      	ands	r3, r2
 80013f4:	61cb      	str	r3, [r1, #28]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr
 8001400:	40021000 	.word	0x40021000

08001404 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	881b      	ldrh	r3, [r3, #0]
 8001416:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a2e      	ldr	r2, [pc, #184]	; (80014d4 <TIM_TimeBaseInit+0xd0>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d013      	beq.n	8001448 <TIM_TimeBaseInit+0x44>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a2d      	ldr	r2, [pc, #180]	; (80014d8 <TIM_TimeBaseInit+0xd4>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d00f      	beq.n	8001448 <TIM_TimeBaseInit+0x44>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800142e:	d00b      	beq.n	8001448 <TIM_TimeBaseInit+0x44>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a2a      	ldr	r2, [pc, #168]	; (80014dc <TIM_TimeBaseInit+0xd8>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d007      	beq.n	8001448 <TIM_TimeBaseInit+0x44>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4a29      	ldr	r2, [pc, #164]	; (80014e0 <TIM_TimeBaseInit+0xdc>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d003      	beq.n	8001448 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4a28      	ldr	r2, [pc, #160]	; (80014e4 <TIM_TimeBaseInit+0xe0>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d108      	bne.n	800145a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8001448:	89fb      	ldrh	r3, [r7, #14]
 800144a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800144e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	885a      	ldrh	r2, [r3, #2]
 8001454:	89fb      	ldrh	r3, [r7, #14]
 8001456:	4313      	orrs	r3, r2
 8001458:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a22      	ldr	r2, [pc, #136]	; (80014e8 <TIM_TimeBaseInit+0xe4>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d00c      	beq.n	800147c <TIM_TimeBaseInit+0x78>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a21      	ldr	r2, [pc, #132]	; (80014ec <TIM_TimeBaseInit+0xe8>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d008      	beq.n	800147c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 800146a:	89fb      	ldrh	r3, [r7, #14]
 800146c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001470:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	88da      	ldrh	r2, [r3, #6]
 8001476:	89fb      	ldrh	r3, [r7, #14]
 8001478:	4313      	orrs	r3, r2
 800147a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	89fa      	ldrh	r2, [r7, #14]
 8001480:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	889a      	ldrh	r2, [r3, #4]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	881a      	ldrh	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a0f      	ldr	r2, [pc, #60]	; (80014d4 <TIM_TimeBaseInit+0xd0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d00f      	beq.n	80014ba <TIM_TimeBaseInit+0xb6>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a0e      	ldr	r2, [pc, #56]	; (80014d8 <TIM_TimeBaseInit+0xd4>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d00b      	beq.n	80014ba <TIM_TimeBaseInit+0xb6>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a12      	ldr	r2, [pc, #72]	; (80014f0 <TIM_TimeBaseInit+0xec>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d007      	beq.n	80014ba <TIM_TimeBaseInit+0xb6>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a11      	ldr	r2, [pc, #68]	; (80014f4 <TIM_TimeBaseInit+0xf0>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d003      	beq.n	80014ba <TIM_TimeBaseInit+0xb6>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a10      	ldr	r2, [pc, #64]	; (80014f8 <TIM_TimeBaseInit+0xf4>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d104      	bne.n	80014c4 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	7a1b      	ldrb	r3, [r3, #8]
 80014be:	b29a      	uxth	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2201      	movs	r2, #1
 80014c8:	829a      	strh	r2, [r3, #20]
}
 80014ca:	bf00      	nop
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	40012c00 	.word	0x40012c00
 80014d8:	40013400 	.word	0x40013400
 80014dc:	40000400 	.word	0x40000400
 80014e0:	40000800 	.word	0x40000800
 80014e4:	40000c00 	.word	0x40000c00
 80014e8:	40001000 	.word	0x40001000
 80014ec:	40001400 	.word	0x40001400
 80014f0:	40014000 	.word	0x40014000
 80014f4:	40014400 	.word	0x40014400
 80014f8:	40014800 	.word	0x40014800

080014fc <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800150a:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	721a      	strb	r2, [r3, #8]
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr

0800152e <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800152e:	b480      	push	{r7}
 8001530:	b083      	sub	sp, #12
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
 8001536:	460b      	mov	r3, r1
 8001538:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800153a:	78fb      	ldrb	r3, [r7, #3]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d008      	beq.n	8001552 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	b29b      	uxth	r3, r3
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	b29a      	uxth	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8001550:	e007      	b.n	8001562 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	881b      	ldrh	r3, [r3, #0]
 8001556:	b29b      	uxth	r3, r3
 8001558:	f023 0301 	bic.w	r3, r3, #1
 800155c:	b29a      	uxth	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	801a      	strh	r2, [r3, #0]
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	807b      	strh	r3, [r7, #2]
 8001578:	4613      	mov	r3, r2
 800157a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800157c:	787b      	ldrb	r3, [r7, #1]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d008      	beq.n	8001594 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	899b      	ldrh	r3, [r3, #12]
 8001586:	b29a      	uxth	r2, r3
 8001588:	887b      	ldrh	r3, [r7, #2]
 800158a:	4313      	orrs	r3, r2
 800158c:	b29a      	uxth	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001592:	e009      	b.n	80015a8 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	899b      	ldrh	r3, [r3, #12]
 8001598:	b29a      	uxth	r2, r3
 800159a:	887b      	ldrh	r3, [r7, #2]
 800159c:	43db      	mvns	r3, r3
 800159e:	b29b      	uxth	r3, r3
 80015a0:	4013      	ands	r3, r2
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	819a      	strh	r2, [r3, #12]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr

080015b2 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b085      	sub	sp, #20
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	460b      	mov	r3, r1
 80015bc:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80015be:	2300      	movs	r3, #0
 80015c0:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	81bb      	strh	r3, [r7, #12]
 80015c6:	2300      	movs	r3, #0
 80015c8:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	8a1b      	ldrh	r3, [r3, #16]
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	887b      	ldrh	r3, [r7, #2]
 80015d2:	4013      	ands	r3, r2
 80015d4:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	899b      	ldrh	r3, [r3, #12]
 80015da:	b29a      	uxth	r2, r3
 80015dc:	887b      	ldrh	r3, [r7, #2]
 80015de:	4013      	ands	r3, r2
 80015e0:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80015e2:	89bb      	ldrh	r3, [r7, #12]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d005      	beq.n	80015f4 <TIM_GetITStatus+0x42>
 80015e8:	897b      	ldrh	r3, [r7, #10]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d002      	beq.n	80015f4 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80015ee:	2301      	movs	r3, #1
 80015f0:	73fb      	strb	r3, [r7, #15]
 80015f2:	e001      	b.n	80015f8 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80015f4:	2300      	movs	r3, #0
 80015f6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3714      	adds	r7, #20
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001610:	887b      	ldrh	r3, [r7, #2]
 8001612:	43db      	mvns	r3, r3
 8001614:	b29a      	uxth	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	821a      	strh	r2, [r3, #16]
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr

08001624 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08c      	sub	sp, #48	; 0x30
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800162e:	2300      	movs	r3, #0
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001632:	2300      	movs	r3, #0
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001636:	2300      	movs	r3, #0
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	8a1b      	ldrh	r3, [r3, #16]
 800164a:	b29b      	uxth	r3, r3
 800164c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800164e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001650:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001654:	4013      	ands	r3, r2
 8001656:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	88db      	ldrh	r3, [r3, #6]
 800165c:	461a      	mov	r2, r3
 800165e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001660:	4313      	orrs	r3, r2
 8001662:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001666:	b29a      	uxth	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	899b      	ldrh	r3, [r3, #12]
 8001670:	b29b      	uxth	r3, r3
 8001672:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001674:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001676:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 800167a:	4013      	ands	r3, r2
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	889a      	ldrh	r2, [r3, #4]
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	891b      	ldrh	r3, [r3, #8]
 8001686:	4313      	orrs	r3, r2
 8001688:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800168e:	4313      	orrs	r3, r2
 8001690:	b29b      	uxth	r3, r3
 8001692:	461a      	mov	r2, r3
 8001694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001696:	4313      	orrs	r3, r2
 8001698:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800169a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800169c:	b29a      	uxth	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	8a9b      	ldrh	r3, [r3, #20]
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80016aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016ac:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80016b0:	4013      	ands	r3, r2
 80016b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	899b      	ldrh	r3, [r3, #12]
 80016b8:	461a      	mov	r2, r3
 80016ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016bc:	4313      	orrs	r3, r2
 80016be:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80016c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80016c8:	f107 0308 	add.w	r3, r7, #8
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fdad 	bl	800122c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	4a2e      	ldr	r2, [pc, #184]	; (8001790 <USART_Init+0x16c>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d102      	bne.n	80016e0 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80016de:	e001      	b.n	80016e4 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	899b      	ldrh	r3, [r3, #12]
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	da0c      	bge.n	800170a <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80016f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016f2:	4613      	mov	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	009a      	lsls	r2, r3, #2
 80016fa:	441a      	add	r2, r3
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	fbb2 f3f3 	udiv	r3, r2, r3
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
 8001708:	e00b      	b.n	8001722 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800170a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800170c:	4613      	mov	r3, r2
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	4413      	add	r3, r2
 8001712:	009a      	lsls	r2, r3, #2
 8001714:	441a      	add	r2, r3
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	4a1b      	ldr	r2, [pc, #108]	; (8001794 <USART_Init+0x170>)
 8001726:	fba2 2303 	umull	r2, r3, r2, r3
 800172a:	095b      	lsrs	r3, r3, #5
 800172c:	011b      	lsls	r3, r3, #4
 800172e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001732:	091b      	lsrs	r3, r3, #4
 8001734:	2264      	movs	r2, #100	; 0x64
 8001736:	fb02 f303 	mul.w	r3, r2, r3
 800173a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	899b      	ldrh	r3, [r3, #12]
 8001744:	b29b      	uxth	r3, r3
 8001746:	b21b      	sxth	r3, r3
 8001748:	2b00      	cmp	r3, #0
 800174a:	da0c      	bge.n	8001766 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800174c:	6a3b      	ldr	r3, [r7, #32]
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	3332      	adds	r3, #50	; 0x32
 8001752:	4a10      	ldr	r2, [pc, #64]	; (8001794 <USART_Init+0x170>)
 8001754:	fba2 2303 	umull	r2, r3, r2, r3
 8001758:	095b      	lsrs	r3, r3, #5
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001760:	4313      	orrs	r3, r2
 8001762:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001764:	e00b      	b.n	800177e <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001766:	6a3b      	ldr	r3, [r7, #32]
 8001768:	011b      	lsls	r3, r3, #4
 800176a:	3332      	adds	r3, #50	; 0x32
 800176c:	4a09      	ldr	r2, [pc, #36]	; (8001794 <USART_Init+0x170>)
 800176e:	fba2 2303 	umull	r2, r3, r2, r3
 8001772:	095b      	lsrs	r3, r3, #5
 8001774:	f003 030f 	and.w	r3, r3, #15
 8001778:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800177a:	4313      	orrs	r3, r2
 800177c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800177e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001780:	b29a      	uxth	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	811a      	strh	r2, [r3, #8]
}
 8001786:	bf00      	nop
 8001788:	3730      	adds	r7, #48	; 0x30
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40013800 	.word	0x40013800
 8001794:	51eb851f 	.word	0x51eb851f

08001798 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	8a1b      	ldrh	r3, [r3, #16]
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 80017b4:	4013      	ands	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	881a      	ldrh	r2, [r3, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80017c0:	4313      	orrs	r3, r2
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	889b      	ldrh	r3, [r3, #4]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	88db      	ldrh	r3, [r3, #6]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	461a      	mov	r2, r3
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	4313      	orrs	r3, r2
 80017da:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	b29a      	uxth	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	821a      	strh	r2, [r3, #16]
}
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr

080017ee <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b083      	sub	sp, #12
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2200      	movs	r2, #0
 8001806:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	80da      	strh	r2, [r3, #6]
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr

08001818 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001824:	78fb      	ldrb	r3, [r7, #3]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d008      	beq.n	800183c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	899b      	ldrh	r3, [r3, #12]
 800182e:	b29b      	uxth	r3, r3
 8001830:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001834:	b29a      	uxth	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 800183a:	e007      	b.n	800184c <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	899b      	ldrh	r3, [r3, #12]
 8001840:	b29b      	uxth	r3, r3
 8001842:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001846:	b29a      	uxth	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	819a      	strh	r2, [r3, #12]
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr

08001856 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001856:	b480      	push	{r7}
 8001858:	b087      	sub	sp, #28
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
 800185e:	460b      	mov	r3, r1
 8001860:	807b      	strh	r3, [r7, #2]
 8001862:	4613      	mov	r3, r2
 8001864:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001866:	2300      	movs	r3, #0
 8001868:	613b      	str	r3, [r7, #16]
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800187a:	887b      	ldrh	r3, [r7, #2]
 800187c:	b2db      	uxtb	r3, r3
 800187e:	095b      	lsrs	r3, r3, #5
 8001880:	b2db      	uxtb	r3, r3
 8001882:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001884:	887b      	ldrh	r3, [r7, #2]
 8001886:	f003 031f 	and.w	r3, r3, #31
 800188a:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800188c:	2201      	movs	r2, #1
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d103      	bne.n	80018a4 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	330c      	adds	r3, #12
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	e009      	b.n	80018b8 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d103      	bne.n	80018b2 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	3310      	adds	r3, #16
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	e002      	b.n	80018b8 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	3314      	adds	r3, #20
 80018b6:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80018b8:	787b      	ldrb	r3, [r7, #1]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d006      	beq.n	80018cc <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	6811      	ldr	r1, [r2, #0]
 80018c4:	68ba      	ldr	r2, [r7, #8]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80018ca:	e006      	b.n	80018da <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	6811      	ldr	r1, [r2, #0]
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	43d2      	mvns	r2, r2
 80018d6:	400a      	ands	r2, r1
 80018d8:	601a      	str	r2, [r3, #0]
}
 80018da:	bf00      	nop
 80018dc:	371c      	adds	r7, #28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	460b      	mov	r3, r1
 80018ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80018f0:	887b      	ldrh	r3, [r7, #2]
 80018f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	809a      	strh	r2, [r3, #4]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr

08001906 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	889b      	ldrh	r3, [r3, #4]
 8001912:	b29b      	uxth	r3, r3
 8001914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001918:	b29b      	uxth	r3, r3
}
 800191a:	4618      	mov	r0, r3
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001924:	b480      	push	{r7}
 8001926:	b087      	sub	sp, #28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	460b      	mov	r3, r1
 800192e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	2300      	movs	r3, #0
 800193a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800193c:	2300      	movs	r3, #0
 800193e:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001940:	887b      	ldrh	r3, [r7, #2]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	095b      	lsrs	r3, r3, #5
 8001946:	b2db      	uxtb	r3, r3
 8001948:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 800194a:	887b      	ldrh	r3, [r7, #2]
 800194c:	f003 031f 	and.w	r3, r3, #31
 8001950:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001952:	2201      	movs	r2, #1
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d107      	bne.n	8001972 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	899b      	ldrh	r3, [r3, #12]
 8001966:	b29b      	uxth	r3, r3
 8001968:	461a      	mov	r2, r3
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	4013      	ands	r3, r2
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	e011      	b.n	8001996 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	2b02      	cmp	r3, #2
 8001976:	d107      	bne.n	8001988 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	8a1b      	ldrh	r3, [r3, #16]
 800197c:	b29b      	uxth	r3, r3
 800197e:	461a      	mov	r2, r3
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	4013      	ands	r3, r2
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	e006      	b.n	8001996 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	8a9b      	ldrh	r3, [r3, #20]
 800198c:	b29b      	uxth	r3, r3
 800198e:	461a      	mov	r2, r3
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	4013      	ands	r3, r2
 8001994:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001996:	887b      	ldrh	r3, [r7, #2]
 8001998:	0a1b      	lsrs	r3, r3, #8
 800199a:	b29b      	uxth	r3, r3
 800199c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800199e:	2201      	movs	r2, #1
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	461a      	mov	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4013      	ands	r3, r2
 80019b4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d005      	beq.n	80019c8 <USART_GetITStatus+0xa4>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d002      	beq.n	80019c8 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80019c2:	2301      	movs	r3, #1
 80019c4:	74fb      	strb	r3, [r7, #19]
 80019c6:	e001      	b.n	80019cc <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80019c8:	2300      	movs	r3, #0
 80019ca:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80019cc:	7cfb      	ldrb	r3, [r7, #19]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	371c      	adds	r7, #28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr

080019d8 <BufferInit>:
 */
#include "buffer.h"

//typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
void BufferInit(__IO FIFO_TypeDef *buffer)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	buffer->count = 0;//0 bytes in buffer
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	809a      	strh	r2, [r3, #4]
	buffer->in = 0;//index points to start
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	801a      	strh	r2, [r3, #0]
	buffer->out = 0;//index points to start
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	805a      	strh	r2, [r3, #2]
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <BufferPut>:

ErrorStatus BufferPut(__IO FIFO_TypeDef *buffer, uint8_t ch)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	460b      	mov	r3, r1
 8001a06:	70fb      	strb	r3, [r7, #3]
	if(buffer->count==USARTBUFFSIZE)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	889b      	ldrh	r3, [r3, #4]
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a12:	d101      	bne.n	8001a18 <BufferPut+0x1c>
		return ERROR;//buffer full
 8001a14:	2300      	movs	r3, #0
 8001a16:	e01c      	b.n	8001a52 <BufferPut+0x56>
	buffer->buff[buffer->in++]=ch;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	1c5a      	adds	r2, r3, #1
 8001a20:	b291      	uxth	r1, r2
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	8011      	strh	r1, [r2, #0]
 8001a26:	461a      	mov	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	78fa      	ldrb	r2, [r7, #3]
 8001a2e:	719a      	strb	r2, [r3, #6]
	buffer->count++;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	889b      	ldrh	r3, [r3, #4]
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	3301      	adds	r3, #1
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	809a      	strh	r2, [r3, #4]
	if(buffer->in==USARTBUFFSIZE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	881b      	ldrh	r3, [r3, #0]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a48:	d102      	bne.n	8001a50 <BufferPut+0x54>
	{
		buffer->in=0;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	801a      	strh	r2, [r3, #0]
	}//start from beginning
	return SUCCESS;
 8001a50:	2301      	movs	r3, #1
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr

08001a5c <BufferGet>:

ErrorStatus BufferGet(__IO FIFO_TypeDef *buffer, uint8_t *ch)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]
	if(buffer->count==0)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	889b      	ldrh	r3, [r3, #4]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <BufferGet+0x18>
		return ERROR;//buffer empty
 8001a70:	2300      	movs	r3, #0
 8001a72:	e01e      	b.n	8001ab2 <BufferGet+0x56>
	*ch=buffer->buff[buffer->out++];
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	885b      	ldrh	r3, [r3, #2]
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	b291      	uxth	r1, r2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	8051      	strh	r1, [r2, #2]
 8001a82:	461a      	mov	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4413      	add	r3, r2
 8001a88:	799b      	ldrb	r3, [r3, #6]
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	701a      	strb	r2, [r3, #0]
	buffer->count--;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	889b      	ldrh	r3, [r3, #4]
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	3b01      	subs	r3, #1
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	809a      	strh	r2, [r3, #4]
	if(buffer->out==USARTBUFFSIZE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	885b      	ldrh	r3, [r3, #2]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001aa8:	d102      	bne.n	8001ab0 <BufferGet+0x54>
	{
		buffer->out=0;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	805a      	strh	r2, [r3, #2]
	}//start from beginning
	return SUCCESS;
 8001ab0:	2301      	movs	r3, #1
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <BufferIsEmpty>:
ErrorStatus BufferIsEmpty(__IO FIFO_TypeDef buffer)
{
 8001abc:	b084      	sub	sp, #16
 8001abe:	b490      	push	{r4, r7}
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	f107 0408 	add.w	r4, r7, #8
 8001ac6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if(buffer.count==0)
 8001aca:	89bb      	ldrh	r3, [r7, #12]
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <BufferIsEmpty+0x1a>
		return SUCCESS;//buffer full
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e000      	b.n	8001ad8 <BufferIsEmpty+0x1c>
	return ERROR;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc90      	pop	{r4, r7}
 8001ade:	b004      	add	sp, #16
 8001ae0:	4770      	bx	lr
	...

08001ae4 <_delay_system_ticks_sub>:
  Delay by the provided number of system ticks.
  The delay must be smaller than the RELOAD value.
  This delay has an imprecision of about +/- 20 system ticks.   
*/
static void _delay_system_ticks_sub(uint32_t sys_ticks)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b087      	sub	sp, #28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t start_val, end_val, curr_val;
  uint32_t load;
  
  start_val = SysTick->VAL;
 8001aec:	4b24      	ldr	r3, [pc, #144]	; (8001b80 <_delay_system_ticks_sub+0x9c>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	613b      	str	r3, [r7, #16]
  start_val &= 0x0ffffffUL;
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001af8:	613b      	str	r3, [r7, #16]
  end_val = start_val;
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	617b      	str	r3, [r7, #20]
  
  if ( end_val < sys_ticks )
 8001afe:	697a      	ldr	r2, [r7, #20]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d20a      	bcs.n	8001b1c <_delay_system_ticks_sub+0x38>
  {
    /* check, if the operation after this if clause would lead to a negative result */
    /* if this would be the case, then add the reload value first */
    load = SysTick->LOAD;
 8001b06:	4b1e      	ldr	r3, [pc, #120]	; (8001b80 <_delay_system_ticks_sub+0x9c>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	60fb      	str	r3, [r7, #12]
    load &= 0x0ffffffUL;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001b12:	60fb      	str	r3, [r7, #12]
    end_val += load;
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	4413      	add	r3, r2
 8001b1a:	617b      	str	r3, [r7, #20]
  }
  /* counter goes towards zero, so end_val is below start value */
  end_val -= sys_ticks;		
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	617b      	str	r3, [r7, #20]
  
  
  /* wait until interval is left */
  if ( start_val >= end_val )
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d30f      	bcc.n	8001b4c <_delay_system_ticks_sub+0x68>
  {
    for(;;)
    {
      curr_val = SysTick->VAL;
 8001b2c:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <_delay_system_ticks_sub+0x9c>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	60bb      	str	r3, [r7, #8]
      curr_val &= 0x0ffffffUL;
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001b38:	60bb      	str	r3, [r7, #8]
      if ( curr_val <= end_val )
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d914      	bls.n	8001b6c <_delay_system_ticks_sub+0x88>
	break;
      if ( curr_val > start_val )
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d812      	bhi.n	8001b70 <_delay_system_ticks_sub+0x8c>
      curr_val = SysTick->VAL;
 8001b4a:	e7ef      	b.n	8001b2c <_delay_system_ticks_sub+0x48>
  }
  else
  {
    for(;;)
    {
      curr_val = SysTick->VAL;
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <_delay_system_ticks_sub+0x9c>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	60bb      	str	r3, [r7, #8]
      curr_val &= 0x0ffffffUL;
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001b58:	60bb      	str	r3, [r7, #8]
      if ( curr_val <= end_val && curr_val > start_val )
 8001b5a:	68ba      	ldr	r2, [r7, #8]
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d8f4      	bhi.n	8001b4c <_delay_system_ticks_sub+0x68>
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d804      	bhi.n	8001b74 <_delay_system_ticks_sub+0x90>
      curr_val = SysTick->VAL;
 8001b6a:	e7ef      	b.n	8001b4c <_delay_system_ticks_sub+0x68>
	break;
 8001b6c:	bf00      	nop
 8001b6e:	e002      	b.n	8001b76 <_delay_system_ticks_sub+0x92>
	break;
 8001b70:	bf00      	nop
 8001b72:	e000      	b.n	8001b76 <_delay_system_ticks_sub+0x92>
	break;
 8001b74:	bf00      	nop
    }
  }
}
 8001b76:	bf00      	nop
 8001b78:	371c      	adds	r7, #28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	e000e010 	.word	0xe000e010

08001b84 <delay_system_ticks>:
/*
  Delay by the provided number of system ticks.
  Any values between 0 and 0x0ffffffff are allowed.
*/
void delay_system_ticks(uint32_t sys_ticks)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t load4;
  load4 = SysTick->LOAD;
 8001b8c:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <delay_system_ticks+0x44>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	60fb      	str	r3, [r7, #12]
  load4 &= 0x0ffffffUL;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001b98:	60fb      	str	r3, [r7, #12]
  load4 >>= 2;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	089b      	lsrs	r3, r3, #2
 8001b9e:	60fb      	str	r3, [r7, #12]
  
  while ( sys_ticks > load4 )
 8001ba0:	e006      	b.n	8001bb0 <delay_system_ticks+0x2c>
  {
    sys_ticks -= load4;
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	607b      	str	r3, [r7, #4]
    _delay_system_ticks_sub(load4);
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f7ff ff9a 	bl	8001ae4 <_delay_system_ticks_sub>
  while ( sys_ticks > load4 )
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d8f4      	bhi.n	8001ba2 <delay_system_ticks+0x1e>
  }
  _delay_system_ticks_sub(sys_ticks);
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ff93 	bl	8001ae4 <_delay_system_ticks_sub>
}
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	e000e010 	.word	0xe000e010

08001bcc <Usart1Init>:
#ifdef BUFFERED
//initialize buffers
volatile FIFO_TypeDef U1Rx, U1Tx;
#endif
void Usart1Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b088      	sub	sp, #32
 8001bd0:	af00      	add	r7, sp, #0
#ifdef BUFFERED
	//initialize buffers
	BufferInit(&U1Rx);
 8001bd2:	482f      	ldr	r0, [pc, #188]	; (8001c90 <Usart1Init+0xc4>)
 8001bd4:	f7ff ff00 	bl	80019d8 <BufferInit>
	BufferInit(&U1Tx);
 8001bd8:	482e      	ldr	r0, [pc, #184]	; (8001c94 <Usart1Init+0xc8>)
 8001bda:	f7ff fefd 	bl	80019d8 <BufferInit>
#endif
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	USART_ClockInitTypeDef  USART_ClockInitStructure;
	//enable bus clocks
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 8001bde:	2101      	movs	r1, #1
 8001be0:	f244 0005 	movw	r0, #16389	; 0x4005
 8001be4:	f7ff fbd2 	bl	800138c <RCC_APB2PeriphClockCmd>
	//Set USART1 Tx (PA.09) as AF push-pull
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8001be8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bec:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001bee:	2318      	movs	r3, #24
 8001bf0:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001bf6:	f107 031c 	add.w	r3, r7, #28
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4826      	ldr	r0, [pc, #152]	; (8001c98 <Usart1Init+0xcc>)
 8001bfe:	f7ff f9ff 	bl	8001000 <GPIO_Init>
	//Set USART1 Rx (PA.10) as input floating
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8001c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c06:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001c08:	2304      	movs	r3, #4
 8001c0a:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001c0c:	f107 031c 	add.w	r3, r7, #28
 8001c10:	4619      	mov	r1, r3
 8001c12:	4821      	ldr	r0, [pc, #132]	; (8001c98 <Usart1Init+0xcc>)
 8001c14:	f7ff f9f4 	bl	8001000 <GPIO_Init>
	USART_ClockStructInit(&USART_ClockInitStructure);
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff fde7 	bl	80017ee <USART_ClockStructInit>
	USART_ClockInit(USART1, &USART_ClockInitStructure);
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	4619      	mov	r1, r3
 8001c24:	481d      	ldr	r0, [pc, #116]	; (8001c9c <Usart1Init+0xd0>)
 8001c26:	f7ff fdb7 	bl	8001798 <USART_ClockInit>

	USART_InitStructure.USART_BaudRate = 115200;
 8001c2a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001c2e:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001c30:	2300      	movs	r3, #0
 8001c32:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001c3c:	230c      	movs	r3, #12
 8001c3e:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001c40:	2300      	movs	r3, #0
 8001c42:	833b      	strh	r3, [r7, #24]
	//Write USART1 parameters
	USART_Init(USART1, &USART_InitStructure);
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4814      	ldr	r0, [pc, #80]	; (8001c9c <Usart1Init+0xd0>)
 8001c4c:	f7ff fcea 	bl	8001624 <USART_Init>
	//Enable USART1
	USART_Cmd(USART1, ENABLE);
 8001c50:	2101      	movs	r1, #1
 8001c52:	4812      	ldr	r0, [pc, #72]	; (8001c9c <Usart1Init+0xd0>)
 8001c54:	f7ff fde0 	bl	8001818 <USART_Cmd>
#ifdef BUFFERED
	//configure NVIC
	NVIC_InitTypeDef NVIC_InitStructure;
	//select NVIC channel to configure
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 8001c58:	2325      	movs	r3, #37	; 0x25
 8001c5a:	703b      	strb	r3, [r7, #0]
	//set priority to lowest
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	707b      	strb	r3, [r7, #1]
	//set subpriority to lowest
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	70bb      	strb	r3, [r7, #2]
	//enable IRQ channel
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001c64:	2301      	movs	r3, #1
 8001c66:	70fb      	strb	r3, [r7, #3]
	//update NVIC registers
	NVIC_Init(&NVIC_InitStructure);
 8001c68:	463b      	mov	r3, r7
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff f8c2 	bl	8000df4 <NVIC_Init>

	//disable Transmit Data Register empty interrupt
	USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 8001c70:	2200      	movs	r2, #0
 8001c72:	f240 7127 	movw	r1, #1831	; 0x727
 8001c76:	4809      	ldr	r0, [pc, #36]	; (8001c9c <Usart1Init+0xd0>)
 8001c78:	f7ff fded 	bl	8001856 <USART_ITConfig>
	//enable Receive Data register not empty interrupt
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f240 5125 	movw	r1, #1317	; 0x525
 8001c82:	4806      	ldr	r0, [pc, #24]	; (8001c9c <Usart1Init+0xd0>)
 8001c84:	f7ff fde7 	bl	8001856 <USART_ITConfig>
#endif
}
 8001c88:	bf00      	nop
 8001c8a:	3720      	adds	r7, #32
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000b60 	.word	0x20000b60
 8001c94:	20001368 	.word	0x20001368
 8001c98:	40010800 	.word	0x40010800
 8001c9c:	40013800 	.word	0x40013800

08001ca0 <Usart1Put>:
void Usart1Put(uint8_t ch)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
#ifdef BUFFERED
	//put char to the buffer
	BufferPut(&U1Tx, ch);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4619      	mov	r1, r3
 8001cae:	4806      	ldr	r0, [pc, #24]	; (8001cc8 <Usart1Put+0x28>)
 8001cb0:	f7ff fea4 	bl	80019fc <BufferPut>
	//enable Transmit Data Register empty interrupt
	USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f240 7127 	movw	r1, #1831	; 0x727
 8001cba:	4804      	ldr	r0, [pc, #16]	; (8001ccc <Usart1Put+0x2c>)
 8001cbc:	f7ff fdcb 	bl	8001856 <USART_ITConfig>
	//Loop until the end of transmission
	while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
	{
	}
#endif
}
 8001cc0:	bf00      	nop
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20001368 	.word	0x20001368
 8001ccc:	40013800 	.word	0x40013800

08001cd0 <Usart1Get>:
ErrorStatus Usart1Get(uint8_t *ch){
 8001cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cd4:	f6ad 0d08 	subw	sp, sp, #2056	; 0x808
 8001cd8:	f44f 67ff 	mov.w	r7, #2040	; 0x7f8
 8001cdc:	446f      	add	r7, sp
 8001cde:	6078      	str	r0, [r7, #4]
#ifdef BUFFERED

	uint8_t c;
	//check if buffer is empty
	if(BufferIsEmpty(U1Rx) != SUCCESS)
 8001ce0:	4b14      	ldr	r3, [pc, #80]	; (8001d34 <Usart1Get+0x64>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4690      	mov	r8, r2
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	4616      	mov	r6, r2
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	4615      	mov	r5, r2
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	4614      	mov	r4, r2
 8001cf2:	4668      	mov	r0, sp
 8001cf4:	3310      	adds	r3, #16
 8001cf6:	f240 72f6 	movw	r2, #2038	; 0x7f6
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f003 fee0 	bl	8005ac0 <memcpy>
 8001d00:	4640      	mov	r0, r8
 8001d02:	4631      	mov	r1, r6
 8001d04:	462a      	mov	r2, r5
 8001d06:	4623      	mov	r3, r4
 8001d08:	f7ff fed8 	bl	8001abc <BufferIsEmpty>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d00a      	beq.n	8001d28 <Usart1Get+0x58>
	{
		BufferGet(&U1Rx, &c);
 8001d12:	f107 030f 	add.w	r3, r7, #15
 8001d16:	4619      	mov	r1, r3
 8001d18:	4806      	ldr	r0, [pc, #24]	; (8001d34 <Usart1Get+0x64>)
 8001d1a:	f7ff fe9f 	bl	8001a5c <BufferGet>
		*ch = c;
 8001d1e:	7bfa      	ldrb	r2, [r7, #15]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	701a      	strb	r2, [r3, #0]
		return SUCCESS;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e000      	b.n	8001d2a <Usart1Get+0x5a>
	}
	else
	{
		return ERROR;
 8001d28:	2300      	movs	r3, #0

#else
	while ( USART_GetFlagStatus(USART1, USART_FLAG_RXNE) == RESET);
	return (uint8_t)USART_ReceiveData(USART1);
#endif
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d34:	20000b60 	.word	0x20000b60

08001d38 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	7c1b      	ldrb	r3, [r3, #16]
 8001d46:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d4e:	461a      	mov	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	fb02 f303 	mul.w	r3, r2, r3
 8001d56:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	00db      	lsls	r3, r3, #3
 8001d5c:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	2100      	movs	r1, #0
 8001d66:	4618      	mov	r0, r3
 8001d68:	f003 feb5 	bl	8005ad6 <memset>
}
 8001d6c:	bf00      	nop
 8001d6e:	3710      	adds	r7, #16
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af02      	add	r7, sp, #8
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	70fb      	strb	r3, [r7, #3]
 8001d80:	4613      	mov	r3, r2
 8001d82:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	7c1b      	ldrb	r3, [r3, #16]
 8001d8a:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8001d8c:	78fb      	ldrb	r3, [r7, #3]
 8001d8e:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d94:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	89ba      	ldrh	r2, [r7, #12]
 8001d9c:	fb02 f303 	mul.w	r3, r2, r3
 8001da0:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8001da2:	89bb      	ldrh	r3, [r7, #12]
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8001da8:	89bb      	ldrh	r3, [r7, #12]
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	4413      	add	r3, r2
 8001dae:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001db0:	7bf9      	ldrb	r1, [r7, #15]
 8001db2:	78ba      	ldrb	r2, [r7, #2]
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	460b      	mov	r3, r1
 8001dba:	2100      	movs	r1, #0
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f001 fd80 	bl	80038c2 <u8x8_DrawTile>
}
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b084      	sub	sp, #16
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ddc:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001de4:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	7c5b      	ldrb	r3, [r3, #17]
 8001dec:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001dee:	7bba      	ldrb	r2, [r7, #14]
 8001df0:	7bfb      	ldrb	r3, [r7, #15]
 8001df2:	4619      	mov	r1, r3
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f7ff ffbd 	bl	8001d74 <u8g2_send_tile_row>
    src_row++;
 8001dfa:	7bfb      	ldrb	r3, [r7, #15]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001e00:	7bbb      	ldrb	r3, [r7, #14]
 8001e02:	3301      	adds	r3, #1
 8001e04:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001e06:	7bfa      	ldrb	r2, [r7, #15]
 8001e08:	7b7b      	ldrb	r3, [r7, #13]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d203      	bcs.n	8001e16 <u8g2_send_buffer+0x4c>
 8001e0e:	7bba      	ldrb	r2, [r7, #14]
 8001e10:	7b3b      	ldrb	r3, [r7, #12]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d3eb      	bcc.n	8001dee <u8g2_send_buffer+0x24>
}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff ffcf 	bl	8001dca <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f001 fdaa 	bl	8003986 <u8x8_RefreshDisplay>
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
	...

08001e3c <u8g2_m_16_8_f>:
  static uint8_t buf[256];
  *page_cnt = 2;
  return buf;
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  static uint8_t buf[1024];
  *page_cnt = 8;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2208      	movs	r2, #8
 8001e48:	701a      	strb	r2, [r3, #0]
  return buf;
 8001e4a:	4b03      	ldr	r3, [pc, #12]	; (8001e58 <u8g2_m_16_8_f+0x1c>)
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	200006bc 	.word	0x200006bc

08001e5c <u8g2_Setup_ssd1306_128x64_noname_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 f */
void u8g2_Setup_ssd1306_128x64_noname_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b088      	sub	sp, #32
 8001e60:	af02      	add	r7, sp, #8
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
 8001e68:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_noname, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a0b      	ldr	r2, [pc, #44]	; (8001ea0 <u8g2_Setup_ssd1306_128x64_noname_f+0x44>)
 8001e72:	490c      	ldr	r1, [pc, #48]	; (8001ea4 <u8g2_Setup_ssd1306_128x64_noname_f+0x48>)
 8001e74:	68f8      	ldr	r0, [r7, #12]
 8001e76:	f001 fde5 	bl	8003a44 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8001e7a:	f107 0313 	add.w	r3, r7, #19
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff ffdc 	bl	8001e3c <u8g2_m_16_8_f>
 8001e84:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8001e86:	7cfa      	ldrb	r2, [r7, #19]
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	9300      	str	r3, [sp, #0]
 8001e8c:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <u8g2_Setup_ssd1306_128x64_noname_f+0x4c>)
 8001e8e:	6979      	ldr	r1, [r7, #20]
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	f001 f8fe 	bl	8003092 <u8g2_SetupBuffer>
}
 8001e96:	bf00      	nop
 8001e98:	3718      	adds	r7, #24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	080035f1 	.word	0x080035f1
 8001ea4:	080037c1 	.word	0x080037c1
 8001ea8:	08002f53 	.word	0x08002f53

08001eac <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8001eb8:	78fb      	ldrb	r3, [r7, #3]
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	781b      	ldrb	r3, [r3, #0]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8001eda:	78fb      	ldrb	r3, [r7, #3]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	4413      	add	r3, r2
 8001ee0:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	81fb      	strh	r3, [r7, #14]
    font++;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3301      	adds	r3, #1
 8001eec:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8001eee:	89fb      	ldrh	r3, [r7, #14]
 8001ef0:	021b      	lsls	r3, r3, #8
 8001ef2:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	89fb      	ldrh	r3, [r7, #14]
 8001efc:	4413      	add	r3, r2
 8001efe:	81fb      	strh	r3, [r7, #14]
    return pos;
 8001f00:	89fb      	ldrh	r3, [r7, #14]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8001f16:	2100      	movs	r1, #0
 8001f18:	6838      	ldr	r0, [r7, #0]
 8001f1a:	f7ff ffc7 	bl	8001eac <u8g2_font_get_byte>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	461a      	mov	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8001f26:	2101      	movs	r1, #1
 8001f28:	6838      	ldr	r0, [r7, #0]
 8001f2a:	f7ff ffbf 	bl	8001eac <u8g2_font_get_byte>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	461a      	mov	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8001f36:	2102      	movs	r1, #2
 8001f38:	6838      	ldr	r0, [r7, #0]
 8001f3a:	f7ff ffb7 	bl	8001eac <u8g2_font_get_byte>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	461a      	mov	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8001f46:	2103      	movs	r1, #3
 8001f48:	6838      	ldr	r0, [r7, #0]
 8001f4a:	f7ff ffaf 	bl	8001eac <u8g2_font_get_byte>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	461a      	mov	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8001f56:	2104      	movs	r1, #4
 8001f58:	6838      	ldr	r0, [r7, #0]
 8001f5a:	f7ff ffa7 	bl	8001eac <u8g2_font_get_byte>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	461a      	mov	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8001f66:	2105      	movs	r1, #5
 8001f68:	6838      	ldr	r0, [r7, #0]
 8001f6a:	f7ff ff9f 	bl	8001eac <u8g2_font_get_byte>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	461a      	mov	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8001f76:	2106      	movs	r1, #6
 8001f78:	6838      	ldr	r0, [r7, #0]
 8001f7a:	f7ff ff97 	bl	8001eac <u8g2_font_get_byte>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	461a      	mov	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8001f86:	2107      	movs	r1, #7
 8001f88:	6838      	ldr	r0, [r7, #0]
 8001f8a:	f7ff ff8f 	bl	8001eac <u8g2_font_get_byte>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	461a      	mov	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8001f96:	2108      	movs	r1, #8
 8001f98:	6838      	ldr	r0, [r7, #0]
 8001f9a:	f7ff ff87 	bl	8001eac <u8g2_font_get_byte>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8001fa6:	2109      	movs	r1, #9
 8001fa8:	6838      	ldr	r0, [r7, #0]
 8001faa:	f7ff ff7f 	bl	8001eac <u8g2_font_get_byte>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	b25a      	sxtb	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8001fb6:	210a      	movs	r1, #10
 8001fb8:	6838      	ldr	r0, [r7, #0]
 8001fba:	f7ff ff77 	bl	8001eac <u8g2_font_get_byte>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	b25a      	sxtb	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8001fc6:	210b      	movs	r1, #11
 8001fc8:	6838      	ldr	r0, [r7, #0]
 8001fca:	f7ff ff6f 	bl	8001eac <u8g2_font_get_byte>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	b25a      	sxtb	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8001fd6:	210c      	movs	r1, #12
 8001fd8:	6838      	ldr	r0, [r7, #0]
 8001fda:	f7ff ff67 	bl	8001eac <u8g2_font_get_byte>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	b25a      	sxtb	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8001fe6:	210d      	movs	r1, #13
 8001fe8:	6838      	ldr	r0, [r7, #0]
 8001fea:	f7ff ff5f 	bl	8001eac <u8g2_font_get_byte>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	b25a      	sxtb	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8001ff6:	210e      	movs	r1, #14
 8001ff8:	6838      	ldr	r0, [r7, #0]
 8001ffa:	f7ff ff57 	bl	8001eac <u8g2_font_get_byte>
 8001ffe:	4603      	mov	r3, r0
 8002000:	b25a      	sxtb	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8002006:	210f      	movs	r1, #15
 8002008:	6838      	ldr	r0, [r7, #0]
 800200a:	f7ff ff4f 	bl	8001eac <u8g2_font_get_byte>
 800200e:	4603      	mov	r3, r0
 8002010:	b25a      	sxtb	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8002016:	2110      	movs	r1, #16
 8002018:	6838      	ldr	r0, [r7, #0]
 800201a:	f7ff ff47 	bl	8001eac <u8g2_font_get_byte>
 800201e:	4603      	mov	r3, r0
 8002020:	b25a      	sxtb	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8002026:	2111      	movs	r1, #17
 8002028:	6838      	ldr	r0, [r7, #0]
 800202a:	f7ff ff50 	bl	8001ece <u8g2_font_get_word>
 800202e:	4603      	mov	r3, r0
 8002030:	461a      	mov	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8002036:	2113      	movs	r1, #19
 8002038:	6838      	ldr	r0, [r7, #0]
 800203a:	f7ff ff48 	bl	8001ece <u8g2_font_get_word>
 800203e:	4603      	mov	r3, r0
 8002040:	461a      	mov	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8002046:	2115      	movs	r1, #21
 8002048:	6838      	ldr	r0, [r7, #0]
 800204a:	f7ff ff40 	bl	8001ece <u8g2_font_get_word>
 800204e:	4603      	mov	r3, r0
 8002050:	461a      	mov	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	82da      	strh	r2, [r3, #22]
#endif
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 800205e:	b480      	push	{r7}
 8002060:	b085      	sub	sp, #20
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	460b      	mov	r3, r1
 8002068:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	7a9b      	ldrb	r3, [r3, #10]
 800206e:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8002078:	7bfa      	ldrb	r2, [r7, #15]
 800207a:	7b7b      	ldrb	r3, [r7, #13]
 800207c:	fa42 f303 	asr.w	r3, r2, r3
 8002080:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8002082:	7b7b      	ldrb	r3, [r7, #13]
 8002084:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8002086:	7bba      	ldrb	r2, [r7, #14]
 8002088:	78fb      	ldrb	r3, [r7, #3]
 800208a:	4413      	add	r3, r2
 800208c:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 800208e:	7bbb      	ldrb	r3, [r7, #14]
 8002090:	2b07      	cmp	r3, #7
 8002092:	d91a      	bls.n	80020ca <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8002094:	2308      	movs	r3, #8
 8002096:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8002098:	7b3a      	ldrb	r2, [r7, #12]
 800209a:	7b7b      	ldrb	r3, [r7, #13]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	7b3b      	ldrb	r3, [r7, #12]
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	b25a      	sxtb	r2, r3
 80020ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020be:	4313      	orrs	r3, r2
 80020c0:	b25b      	sxtb	r3, r3
 80020c2:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80020c4:	7bbb      	ldrb	r3, [r7, #14]
 80020c6:	3b08      	subs	r3, #8
 80020c8:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80020ca:	78fb      	ldrb	r3, [r7, #3]
 80020cc:	2201      	movs	r2, #1
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	3b01      	subs	r3, #1
 80020d6:	b2da      	uxtb	r2, r3
 80020d8:	7bfb      	ldrb	r3, [r7, #15]
 80020da:	4013      	ands	r3, r2
 80020dc:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	7bba      	ldrb	r2, [r7, #14]
 80020e2:	729a      	strb	r2, [r3, #10]
  return val;
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	460b      	mov	r3, r1
 80020fa:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80020fc:	78fb      	ldrb	r3, [r7, #3]
 80020fe:	4619      	mov	r1, r3
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f7ff ffac 	bl	800205e <u8g2_font_decode_get_unsigned_bits>
 8002106:	4603      	mov	r3, r0
 8002108:	73fb      	strb	r3, [r7, #15]
  d = 1;
 800210a:	2301      	movs	r3, #1
 800210c:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800210e:	78fb      	ldrb	r3, [r7, #3]
 8002110:	3b01      	subs	r3, #1
 8002112:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8002114:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8002118:	78fb      	ldrb	r3, [r7, #3]
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8002120:	7bfa      	ldrb	r2, [r7, #15]
 8002122:	7bbb      	ldrb	r3, [r7, #14]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	b2db      	uxtb	r3, r3
 8002128:	73fb      	strb	r3, [r7, #15]
  return v;
 800212a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 800212e:	4618      	mov	r0, r3
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8002136:	b490      	push	{r4, r7}
 8002138:	b082      	sub	sp, #8
 800213a:	af00      	add	r7, sp, #0
 800213c:	4604      	mov	r4, r0
 800213e:	4608      	mov	r0, r1
 8002140:	4611      	mov	r1, r2
 8002142:	461a      	mov	r2, r3
 8002144:	4623      	mov	r3, r4
 8002146:	71fb      	strb	r3, [r7, #7]
 8002148:	4603      	mov	r3, r0
 800214a:	71bb      	strb	r3, [r7, #6]
 800214c:	460b      	mov	r3, r1
 800214e:	717b      	strb	r3, [r7, #5]
 8002150:	4613      	mov	r3, r2
 8002152:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8002154:	793b      	ldrb	r3, [r7, #4]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d008      	beq.n	800216c <u8g2_add_vector_y+0x36>
 800215a:	2b02      	cmp	r3, #2
 800215c:	d00b      	beq.n	8002176 <u8g2_add_vector_y+0x40>
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10e      	bne.n	8002180 <u8g2_add_vector_y+0x4a>
  {
    case 0:
      dy += y;
 8002162:	797a      	ldrb	r2, [r7, #5]
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	4413      	add	r3, r2
 8002168:	71fb      	strb	r3, [r7, #7]
      break;
 800216a:	e00e      	b.n	800218a <u8g2_add_vector_y+0x54>
    case 1:
      dy += x;
 800216c:	79ba      	ldrb	r2, [r7, #6]
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	4413      	add	r3, r2
 8002172:	71fb      	strb	r3, [r7, #7]
      break;
 8002174:	e009      	b.n	800218a <u8g2_add_vector_y+0x54>
    case 2:
      dy -= y;
 8002176:	797b      	ldrb	r3, [r7, #5]
 8002178:	79fa      	ldrb	r2, [r7, #7]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	71fb      	strb	r3, [r7, #7]
      break;
 800217e:	e004      	b.n	800218a <u8g2_add_vector_y+0x54>
    default:
      dy -= x;
 8002180:	79bb      	ldrb	r3, [r7, #6]
 8002182:	79fa      	ldrb	r2, [r7, #7]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	71fb      	strb	r3, [r7, #7]
      break;      
 8002188:	bf00      	nop
  }
  return dy;
 800218a:	79fb      	ldrb	r3, [r7, #7]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bc90      	pop	{r4, r7}
 8002194:	4770      	bx	lr

08002196 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8002196:	b490      	push	{r4, r7}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	4604      	mov	r4, r0
 800219e:	4608      	mov	r0, r1
 80021a0:	4611      	mov	r1, r2
 80021a2:	461a      	mov	r2, r3
 80021a4:	4623      	mov	r3, r4
 80021a6:	71fb      	strb	r3, [r7, #7]
 80021a8:	4603      	mov	r3, r0
 80021aa:	71bb      	strb	r3, [r7, #6]
 80021ac:	460b      	mov	r3, r1
 80021ae:	717b      	strb	r3, [r7, #5]
 80021b0:	4613      	mov	r3, r2
 80021b2:	713b      	strb	r3, [r7, #4]
  switch(dir)
 80021b4:	793b      	ldrb	r3, [r7, #4]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d008      	beq.n	80021cc <u8g2_add_vector_x+0x36>
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d00b      	beq.n	80021d6 <u8g2_add_vector_x+0x40>
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10e      	bne.n	80021e0 <u8g2_add_vector_x+0x4a>
  {
    case 0:
      dx += x;
 80021c2:	79ba      	ldrb	r2, [r7, #6]
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	4413      	add	r3, r2
 80021c8:	71fb      	strb	r3, [r7, #7]
      break;
 80021ca:	e00e      	b.n	80021ea <u8g2_add_vector_x+0x54>
    case 1:
      dx -= y;
 80021cc:	797b      	ldrb	r3, [r7, #5]
 80021ce:	79fa      	ldrb	r2, [r7, #7]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	71fb      	strb	r3, [r7, #7]
      break;
 80021d4:	e009      	b.n	80021ea <u8g2_add_vector_x+0x54>
    case 2:
      dx -= x;
 80021d6:	79bb      	ldrb	r3, [r7, #6]
 80021d8:	79fa      	ldrb	r2, [r7, #7]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	71fb      	strb	r3, [r7, #7]
      break;
 80021de:	e004      	b.n	80021ea <u8g2_add_vector_x+0x54>
    default:
      dx += y;
 80021e0:	797a      	ldrb	r2, [r7, #5]
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	4413      	add	r3, r2
 80021e6:	71fb      	strb	r3, [r7, #7]
      break;      
 80021e8:	bf00      	nop
  }
  return dx;
 80021ea:	79fb      	ldrb	r3, [r7, #7]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bc90      	pop	{r4, r7}
 80021f4:	4770      	bx	lr

080021f6 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b088      	sub	sp, #32
 80021fa:	af02      	add	r7, sp, #8
 80021fc:	6078      	str	r0, [r7, #4]
 80021fe:	460b      	mov	r3, r1
 8002200:	70fb      	strb	r3, [r7, #3]
 8002202:	4613      	mov	r3, r2
 8002204:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3350      	adds	r3, #80	; 0x50
 800220a:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 800220c:	78fb      	ldrb	r3, [r7, #3]
 800220e:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8002216:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	f993 3007 	ldrsb.w	r3, [r3, #7]
 800221e:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002226:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8002228:	7bfa      	ldrb	r2, [r7, #15]
 800222a:	7d7b      	ldrb	r3, [r7, #21]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8002230:	7bfb      	ldrb	r3, [r7, #15]
 8002232:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8002234:	7dfa      	ldrb	r2, [r7, #23]
 8002236:	7bfb      	ldrb	r3, [r7, #15]
 8002238:	429a      	cmp	r2, r3
 800223a:	d201      	bcs.n	8002240 <u8g2_font_decode_len+0x4a>
      current = cnt;
 800223c:	7dfb      	ldrb	r3, [r7, #23]
 800223e:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	791b      	ldrb	r3, [r3, #4]
 8002244:	73bb      	strb	r3, [r7, #14]
    y = decode->target_y;
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	795b      	ldrb	r3, [r3, #5]
 800224a:	737b      	strb	r3, [r7, #13]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 800224c:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8002250:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	7b9b      	ldrb	r3, [r3, #14]
 8002258:	7bb8      	ldrb	r0, [r7, #14]
 800225a:	f7ff ff9c 	bl	8002196 <u8g2_add_vector_x>
 800225e:	4603      	mov	r3, r0
 8002260:	73bb      	strb	r3, [r7, #14]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8002262:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8002266:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	7b9b      	ldrb	r3, [r3, #14]
 800226e:	7b78      	ldrb	r0, [r7, #13]
 8002270:	f7ff ff61 	bl	8002136 <u8g2_add_vector_y>
 8002274:	4603      	mov	r3, r0
 8002276:	737b      	strb	r3, [r7, #13]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8002278:	78bb      	ldrb	r3, [r7, #2]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00f      	beq.n	800229e <u8g2_font_decode_len+0xa8>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	7b1a      	ldrb	r2, [r3, #12]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
      u8g2_DrawHVLine(u8g2, 
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	7b9b      	ldrb	r3, [r3, #14]
 800228c:	7db8      	ldrb	r0, [r7, #22]
 800228e:	7b7a      	ldrb	r2, [r7, #13]
 8002290:	7bb9      	ldrb	r1, [r7, #14]
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	4603      	mov	r3, r0
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f000 fd15 	bl	8002cc6 <u8g2_DrawHVLine>
 800229c:	e012      	b.n	80022c4 <u8g2_font_decode_len+0xce>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	7adb      	ldrb	r3, [r3, #11]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d10e      	bne.n	80022c4 <u8g2_font_decode_len+0xce>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	7b5a      	ldrb	r2, [r3, #13]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
      u8g2_DrawHVLine(u8g2, 
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	7b9b      	ldrb	r3, [r3, #14]
 80022b4:	7db8      	ldrb	r0, [r7, #22]
 80022b6:	7b7a      	ldrb	r2, [r7, #13]
 80022b8:	7bb9      	ldrb	r1, [r7, #14]
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	4603      	mov	r3, r0
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 fd01 	bl	8002cc6 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80022c4:	7dfa      	ldrb	r2, [r7, #23]
 80022c6:	7bfb      	ldrb	r3, [r7, #15]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d309      	bcc.n	80022e0 <u8g2_font_decode_len+0xea>
      break;
    cnt -= rem;
 80022cc:	7dfa      	ldrb	r2, [r7, #23]
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	757b      	strb	r3, [r7, #21]
    ly++;
 80022d8:	7d3b      	ldrb	r3, [r7, #20]
 80022da:	3301      	adds	r3, #1
 80022dc:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 80022de:	e79f      	b.n	8002220 <u8g2_font_decode_len+0x2a>
      break;
 80022e0:	bf00      	nop
  }
  lx += cnt;
 80022e2:	7d7a      	ldrb	r2, [r7, #21]
 80022e4:	7dfb      	ldrb	r3, [r7, #23]
 80022e6:	4413      	add	r3, r2
 80022e8:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 80022ea:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 80022f2:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	71da      	strb	r2, [r3, #7]
  
}
 80022fa:	bf00      	nop
 80022fc:	3718      	adds	r7, #24
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b084      	sub	sp, #16
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
 800230a:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3350      	adds	r3, #80	; 0x50
 8002310:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	729a      	strb	r2, [r3, #10]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8002324:	4619      	mov	r1, r3
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f7ff fe99 	bl	800205e <u8g2_font_decode_get_unsigned_bits>
 800232c:	4603      	mov	r3, r0
 800232e:	b25a      	sxtb	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	721a      	strb	r2, [r3, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 800233a:	4619      	mov	r1, r3
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f7ff fe8e 	bl	800205e <u8g2_font_decode_get_unsigned_bits>
 8002342:	4603      	mov	r3, r0
 8002344:	b25a      	sxtb	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	725a      	strb	r2, [r3, #9]
  
  decode->fg_color = u8g2->draw_color;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	731a      	strb	r2, [r3, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	7b1b      	ldrb	r3, [r3, #12]
 8002358:	2b00      	cmp	r3, #0
 800235a:	bf0c      	ite	eq
 800235c:	2301      	moveq	r3, #1
 800235e:	2300      	movne	r3, #0
 8002360:	b2db      	uxtb	r3, r3
 8002362:	461a      	mov	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	735a      	strb	r2, [r3, #13]
}
 8002368:	bf00      	nop
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af02      	add	r7, sp, #8
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	3350      	adds	r3, #80	; 0x50
 800237e:	613b      	str	r3, [r7, #16]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 8002380:	6839      	ldr	r1, [r7, #0]
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f7ff ffbd 	bl	8002302 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800238e:	73fb      	strb	r3, [r7, #15]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8002396:	4619      	mov	r1, r3
 8002398:	6938      	ldr	r0, [r7, #16]
 800239a:	f7ff fea9 	bl	80020f0 <u8g2_font_decode_get_signed_bits>
 800239e:	4603      	mov	r3, r0
 80023a0:	73bb      	strb	r3, [r7, #14]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80023a8:	4619      	mov	r1, r3
 80023aa:	6938      	ldr	r0, [r7, #16]
 80023ac:	f7ff fea0 	bl	80020f0 <u8g2_font_decode_get_signed_bits>
 80023b0:	4603      	mov	r3, r0
 80023b2:	737b      	strb	r3, [r7, #13]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80023ba:	4619      	mov	r1, r3
 80023bc:	6938      	ldr	r0, [r7, #16]
 80023be:	f7ff fe97 	bl	80020f0 <u8g2_font_decode_get_signed_bits>
 80023c2:	4603      	mov	r3, r0
 80023c4:	733b      	strb	r3, [r7, #12]
  
  if ( decode->glyph_width > 0 )
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f340 80cf 	ble.w	8002570 <u8g2_font_decode_glyph+0x200>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	7918      	ldrb	r0, [r3, #4]
 80023d6:	7bfa      	ldrb	r2, [r7, #15]
 80023d8:	7b7b      	ldrb	r3, [r7, #13]
 80023da:	4413      	add	r3, r2
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	425b      	negs	r3, r3
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	b25a      	sxtb	r2, r3
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	7b9b      	ldrb	r3, [r3, #14]
 80023e8:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80023ec:	f7ff fed3 	bl	8002196 <u8g2_add_vector_x>
 80023f0:	4603      	mov	r3, r0
 80023f2:	461a      	mov	r2, r3
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	711a      	strb	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	7958      	ldrb	r0, [r3, #5]
 80023fc:	7bfa      	ldrb	r2, [r7, #15]
 80023fe:	7b7b      	ldrb	r3, [r7, #13]
 8002400:	4413      	add	r3, r2
 8002402:	b2db      	uxtb	r3, r3
 8002404:	425b      	negs	r3, r3
 8002406:	b2db      	uxtb	r3, r3
 8002408:	b25a      	sxtb	r2, r3
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	7b9b      	ldrb	r3, [r3, #14]
 800240e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8002412:	f7ff fe90 	bl	8002136 <u8g2_add_vector_y>
 8002416:	4603      	mov	r3, r0
 8002418:	461a      	mov	r2, r3
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	715a      	strb	r2, [r3, #5]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	791b      	ldrb	r3, [r3, #4]
 8002422:	75fb      	strb	r3, [r7, #23]
      y0 = decode->target_y;
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	795b      	ldrb	r3, [r3, #5]
 8002428:	757b      	strb	r3, [r7, #21]
      x1 = x0;
 800242a:	7dfb      	ldrb	r3, [r7, #23]
 800242c:	75bb      	strb	r3, [r7, #22]
      y1 = y0;
 800242e:	7d7b      	ldrb	r3, [r7, #21]
 8002430:	753b      	strb	r3, [r7, #20]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	7b9b      	ldrb	r3, [r3, #14]
 8002436:	2b03      	cmp	r3, #3
 8002438:	d852      	bhi.n	80024e0 <u8g2_font_decode_glyph+0x170>
 800243a:	a201      	add	r2, pc, #4	; (adr r2, 8002440 <u8g2_font_decode_glyph+0xd0>)
 800243c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002440:	08002451 	.word	0x08002451
 8002444:	08002469 	.word	0x08002469
 8002448:	0800248d 	.word	0x0800248d
 800244c:	080024bd 	.word	0x080024bd
      {
	case 0:
	    x1 += decode->glyph_width;
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002456:	b2da      	uxtb	r2, r3
 8002458:	7dbb      	ldrb	r3, [r7, #22]
 800245a:	4413      	add	r3, r2
 800245c:	75bb      	strb	r3, [r7, #22]
	    y1 += h;
 800245e:	7bfa      	ldrb	r2, [r7, #15]
 8002460:	7d3b      	ldrb	r3, [r7, #20]
 8002462:	4413      	add	r3, r2
 8002464:	753b      	strb	r3, [r7, #20]
	    break;
 8002466:	e03b      	b.n	80024e0 <u8g2_font_decode_glyph+0x170>
	case 1:
	    x0 -= h;
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	7dfa      	ldrb	r2, [r7, #23]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002470:	7dfb      	ldrb	r3, [r7, #23]
 8002472:	3301      	adds	r3, #1
 8002474:	75fb      	strb	r3, [r7, #23]
	    x1++;
 8002476:	7dbb      	ldrb	r3, [r7, #22]
 8002478:	3301      	adds	r3, #1
 800247a:	75bb      	strb	r3, [r7, #22]
	    y1 += decode->glyph_width;
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002482:	b2da      	uxtb	r2, r3
 8002484:	7d3b      	ldrb	r3, [r7, #20]
 8002486:	4413      	add	r3, r2
 8002488:	753b      	strb	r3, [r7, #20]
	    break;
 800248a:	e029      	b.n	80024e0 <u8g2_font_decode_glyph+0x170>
	case 2:
	    x0 -= decode->glyph_width;
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002492:	b2db      	uxtb	r3, r3
 8002494:	7dfa      	ldrb	r2, [r7, #23]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800249a:	7dfb      	ldrb	r3, [r7, #23]
 800249c:	3301      	adds	r3, #1
 800249e:	75fb      	strb	r3, [r7, #23]
	    x1++;
 80024a0:	7dbb      	ldrb	r3, [r7, #22]
 80024a2:	3301      	adds	r3, #1
 80024a4:	75bb      	strb	r3, [r7, #22]
	    y0 -= h;
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
 80024a8:	7d7a      	ldrb	r2, [r7, #21]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80024ae:	7d7b      	ldrb	r3, [r7, #21]
 80024b0:	3301      	adds	r3, #1
 80024b2:	757b      	strb	r3, [r7, #21]
	    y1++;
 80024b4:	7d3b      	ldrb	r3, [r7, #20]
 80024b6:	3301      	adds	r3, #1
 80024b8:	753b      	strb	r3, [r7, #20]
	    break;	  
 80024ba:	e011      	b.n	80024e0 <u8g2_font_decode_glyph+0x170>
	case 3:
	    x1 += h;
 80024bc:	7bfa      	ldrb	r2, [r7, #15]
 80024be:	7dbb      	ldrb	r3, [r7, #22]
 80024c0:	4413      	add	r3, r2
 80024c2:	75bb      	strb	r3, [r7, #22]
	    y0 -= decode->glyph_width;
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	7d7a      	ldrb	r2, [r7, #21]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80024d2:	7d7b      	ldrb	r3, [r7, #21]
 80024d4:	3301      	adds	r3, #1
 80024d6:	757b      	strb	r3, [r7, #21]
	    y1++;
 80024d8:	7d3b      	ldrb	r3, [r7, #20]
 80024da:	3301      	adds	r3, #1
 80024dc:	753b      	strb	r3, [r7, #20]
	    break;	  
 80024de:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 80024e0:	7db8      	ldrb	r0, [r7, #22]
 80024e2:	7d7a      	ldrb	r2, [r7, #21]
 80024e4:	7df9      	ldrb	r1, [r7, #23]
 80024e6:	7d3b      	ldrb	r3, [r7, #20]
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	4603      	mov	r3, r0
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f000 fc6f 	bl	8002dd0 <u8g2_IsIntersection>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d102      	bne.n	80024fe <u8g2_font_decode_glyph+0x18e>
	return d;
 80024f8:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80024fc:	e03a      	b.n	8002574 <u8g2_font_decode_glyph+0x204>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	2200      	movs	r2, #0
 8002502:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	2200      	movs	r2, #0
 8002508:	71da      	strb	r2, [r3, #7]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8002510:	4619      	mov	r1, r3
 8002512:	6938      	ldr	r0, [r7, #16]
 8002514:	f7ff fda3 	bl	800205e <u8g2_font_decode_get_unsigned_bits>
 8002518:	4603      	mov	r3, r0
 800251a:	72fb      	strb	r3, [r7, #11]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 8002522:	4619      	mov	r1, r3
 8002524:	6938      	ldr	r0, [r7, #16]
 8002526:	f7ff fd9a 	bl	800205e <u8g2_font_decode_get_unsigned_bits>
 800252a:	4603      	mov	r3, r0
 800252c:	72bb      	strb	r3, [r7, #10]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800252e:	7afb      	ldrb	r3, [r7, #11]
 8002530:	2200      	movs	r2, #0
 8002532:	4619      	mov	r1, r3
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f7ff fe5e 	bl	80021f6 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800253a:	7abb      	ldrb	r3, [r7, #10]
 800253c:	2201      	movs	r2, #1
 800253e:	4619      	mov	r1, r3
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f7ff fe58 	bl	80021f6 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8002546:	2101      	movs	r1, #1
 8002548:	6938      	ldr	r0, [r7, #16]
 800254a:	f7ff fd88 	bl	800205e <u8g2_font_decode_get_unsigned_bits>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1ec      	bne.n	800252e <u8g2_font_decode_glyph+0x1be>

      if ( decode->y >= h )
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	f993 3007 	ldrsb.w	r3, [r3, #7]
 800255a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800255e:	429a      	cmp	r2, r3
 8002560:	dd00      	ble.n	8002564 <u8g2_font_decode_glyph+0x1f4>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8002562:	e7d2      	b.n	800250a <u8g2_font_decode_glyph+0x19a>
	break;
 8002564:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	7b1a      	ldrb	r2, [r3, #12]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
  return d;
 8002570:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3718      	adds	r7, #24
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	460b      	mov	r3, r1
 8002586:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800258c:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	3317      	adds	r3, #23
 8002592:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8002594:	887b      	ldrh	r3, [r7, #2]
 8002596:	2bff      	cmp	r3, #255	; 0xff
 8002598:	d82a      	bhi.n	80025f0 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 800259a:	887b      	ldrh	r3, [r7, #2]
 800259c:	2b60      	cmp	r3, #96	; 0x60
 800259e:	d907      	bls.n	80025b0 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 80025a6:	461a      	mov	r2, r3
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	4413      	add	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	e009      	b.n	80025c4 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80025b0:	887b      	ldrh	r3, [r7, #2]
 80025b2:	2b40      	cmp	r3, #64	; 0x40
 80025b4:	d906      	bls.n	80025c4 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	; 0x72
 80025bc:	461a      	mov	r2, r3
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	4413      	add	r3, r2
 80025c2:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	3301      	adds	r3, #1
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d04e      	beq.n	800266c <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	887a      	ldrh	r2, [r7, #2]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d102      	bne.n	80025e0 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	3302      	adds	r3, #2
 80025de:	e049      	b.n	8002674 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	3301      	adds	r3, #1
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	461a      	mov	r2, r3
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	4413      	add	r3, r2
 80025ec:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80025ee:	e7e9      	b.n	80025c4 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 80025f6:	461a      	mov	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	4413      	add	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8002602:	2100      	movs	r1, #0
 8002604:	6938      	ldr	r0, [r7, #16]
 8002606:	f7ff fc62 	bl	8001ece <u8g2_font_get_word>
 800260a:	4603      	mov	r3, r0
 800260c:	461a      	mov	r2, r3
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	4413      	add	r3, r2
 8002612:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8002614:	2102      	movs	r1, #2
 8002616:	6938      	ldr	r0, [r7, #16]
 8002618:	f7ff fc59 	bl	8001ece <u8g2_font_get_word>
 800261c:	4603      	mov	r3, r0
 800261e:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	3304      	adds	r3, #4
 8002624:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8002626:	89fa      	ldrh	r2, [r7, #14]
 8002628:	887b      	ldrh	r3, [r7, #2]
 800262a:	429a      	cmp	r2, r3
 800262c:	d3e9      	bcc.n	8002602 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8002634:	89fb      	ldrh	r3, [r7, #14]
 8002636:	021b      	lsls	r3, r3, #8
 8002638:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	3301      	adds	r3, #1
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	b29a      	uxth	r2, r3
 8002642:	89fb      	ldrh	r3, [r7, #14]
 8002644:	4313      	orrs	r3, r2
 8002646:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8002648:	89fb      	ldrh	r3, [r7, #14]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d010      	beq.n	8002670 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 800264e:	89fa      	ldrh	r2, [r7, #14]
 8002650:	887b      	ldrh	r3, [r7, #2]
 8002652:	429a      	cmp	r2, r3
 8002654:	d102      	bne.n	800265c <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	3303      	adds	r3, #3
 800265a:	e00b      	b.n	8002674 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3302      	adds	r3, #2
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	461a      	mov	r2, r3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	4413      	add	r3, r2
 8002668:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 800266a:	e7e0      	b.n	800262e <u8g2_font_get_glyph_data+0xb2>
	break;
 800266c:	bf00      	nop
 800266e:	e000      	b.n	8002672 <u8g2_font_get_glyph_data+0xf6>
	break;
 8002670:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	4608      	mov	r0, r1
 8002686:	4611      	mov	r1, r2
 8002688:	461a      	mov	r2, r3
 800268a:	4603      	mov	r3, r0
 800268c:	70fb      	strb	r3, [r7, #3]
 800268e:	460b      	mov	r3, r1
 8002690:	70bb      	strb	r3, [r7, #2]
 8002692:	4613      	mov	r3, r2
 8002694:	803b      	strh	r3, [r7, #0]
  u8g2_uint_t dx = 0;
 8002696:	2300      	movs	r3, #0
 8002698:	73fb      	strb	r3, [r7, #15]
  u8g2->font_decode.target_x = x;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	78fa      	ldrb	r2, [r7, #3]
 800269e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  u8g2->font_decode.target_y = y;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	78ba      	ldrb	r2, [r7, #2]
 80026a6:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80026aa:	883b      	ldrh	r3, [r7, #0]
 80026ac:	4619      	mov	r1, r3
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7ff ff64 	bl	800257c <u8g2_font_get_glyph_data>
 80026b4:	60b8      	str	r0, [r7, #8]
  if ( glyph_data != NULL )
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d005      	beq.n	80026c8 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80026bc:	68b9      	ldr	r1, [r7, #8]
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f7ff fe56 	bl	8002370 <u8g2_font_decode_glyph>
 80026c4:	4603      	mov	r3, r0
 80026c6:	73fb      	strb	r3, [r7, #15]
  }
  return dx;
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <u8g2_GetGlyphWidth>:
  return 0;
}

/* side effect: updates u8g2->font_decode and u8g2->glyph_x_offset */
int8_t u8g2_GetGlyphWidth(u8g2_t *u8g2, uint16_t requested_encoding)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b084      	sub	sp, #16
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
 80026da:	460b      	mov	r3, r1
 80026dc:	807b      	strh	r3, [r7, #2]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, requested_encoding);
 80026de:	887b      	ldrh	r3, [r7, #2]
 80026e0:	4619      	mov	r1, r3
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f7ff ff4a 	bl	800257c <u8g2_font_get_glyph_data>
 80026e8:	60f8      	str	r0, [r7, #12]
  if ( glyph_data == NULL )
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <u8g2_GetGlyphWidth+0x22>
    return 0; 
 80026f0:	2300      	movs	r3, #0
 80026f2:	e027      	b.n	8002744 <u8g2_GetGlyphWidth+0x72>
  
  u8g2_font_setup_decode(u8g2, glyph_data);
 80026f4:	68f9      	ldr	r1, [r7, #12]
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7ff fe03 	bl	8002302 <u8g2_font_setup_decode>
  u8g2->glyph_x_offset = u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_x);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8002708:	4619      	mov	r1, r3
 800270a:	4610      	mov	r0, r2
 800270c:	f7ff fcf0 	bl	80020f0 <u8g2_font_decode_get_signed_bits>
 8002710:	4603      	mov	r3, r0
 8002712:	461a      	mov	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
  u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_y);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8002726:	4619      	mov	r1, r3
 8002728:	4610      	mov	r0, r2
 800272a:	f7ff fce1 	bl	80020f0 <u8g2_font_decode_get_signed_bits>
  
  /* glyph width is here: u8g2->font_decode.glyph_width */

  return u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_delta_x);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800273a:	4619      	mov	r1, r3
 800273c:	4610      	mov	r0, r2
 800273e:	f7ff fcd7 	bl	80020f0 <u8g2_font_decode_get_signed_bits>
 8002742:	4603      	mov	r3, r0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	4608      	mov	r0, r1
 8002756:	4611      	mov	r1, r2
 8002758:	461a      	mov	r2, r3
 800275a:	4603      	mov	r3, r0
 800275c:	70fb      	strb	r3, [r7, #3]
 800275e:	460b      	mov	r3, r1
 8002760:	70bb      	strb	r3, [r7, #2]
 8002762:	4613      	mov	r3, r2
 8002764:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800276c:	2b03      	cmp	r3, #3
 800276e:	d833      	bhi.n	80027d8 <u8g2_DrawGlyph+0x8c>
 8002770:	a201      	add	r2, pc, #4	; (adr r2, 8002778 <u8g2_DrawGlyph+0x2c>)
 8002772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002776:	bf00      	nop
 8002778:	08002789 	.word	0x08002789
 800277c:	0800279d 	.word	0x0800279d
 8002780:	080027b1 	.word	0x080027b1
 8002784:	080027c5 	.word	0x080027c5
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	4798      	blx	r3
 8002790:	4603      	mov	r3, r0
 8002792:	461a      	mov	r2, r3
 8002794:	78bb      	ldrb	r3, [r7, #2]
 8002796:	4413      	add	r3, r2
 8002798:	70bb      	strb	r3, [r7, #2]
      break;
 800279a:	e01d      	b.n	80027d8 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	4798      	blx	r3
 80027a4:	4603      	mov	r3, r0
 80027a6:	461a      	mov	r2, r3
 80027a8:	78fb      	ldrb	r3, [r7, #3]
 80027aa:	1a9b      	subs	r3, r3, r2
 80027ac:	70fb      	strb	r3, [r7, #3]
      break;
 80027ae:	e013      	b.n	80027d8 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	4798      	blx	r3
 80027b8:	4603      	mov	r3, r0
 80027ba:	461a      	mov	r2, r3
 80027bc:	78bb      	ldrb	r3, [r7, #2]
 80027be:	1a9b      	subs	r3, r3, r2
 80027c0:	70bb      	strb	r3, [r7, #2]
      break;
 80027c2:	e009      	b.n	80027d8 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	4798      	blx	r3
 80027cc:	4603      	mov	r3, r0
 80027ce:	461a      	mov	r2, r3
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	4413      	add	r3, r2
 80027d4:	70fb      	strb	r3, [r7, #3]
      break;
 80027d6:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80027d8:	883b      	ldrh	r3, [r7, #0]
 80027da:	78ba      	ldrb	r2, [r7, #2]
 80027dc:	78f9      	ldrb	r1, [r7, #3]
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff ff4c 	bl	800267c <u8g2_font_draw_glyph>
 80027e4:	4603      	mov	r3, r0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop

080027f0 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	607b      	str	r3, [r7, #4]
 80027fa:	460b      	mov	r3, r1
 80027fc:	72fb      	strb	r3, [r7, #11]
 80027fe:	4613      	mov	r3, r2
 8002800:	72bb      	strb	r3, [r7, #10]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8002802:	68f8      	ldr	r0, [r7, #12]
 8002804:	f000 fd30 	bl	8003268 <u8x8_utf8_init>
  sum = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	75fb      	strb	r3, [r7, #23]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	7812      	ldrb	r2, [r2, #0]
 8002814:	4611      	mov	r1, r2
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	4798      	blx	r3
 800281a:	4603      	mov	r3, r0
 800281c:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 800281e:	8abb      	ldrh	r3, [r7, #20]
 8002820:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002824:	4293      	cmp	r3, r2
 8002826:	d038      	beq.n	800289a <u8g2_draw_string+0xaa>
      break;
    str++;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3301      	adds	r3, #1
 800282c:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 800282e:	8abb      	ldrh	r3, [r7, #20]
 8002830:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002834:	4293      	cmp	r3, r2
 8002836:	d0e9      	beq.n	800280c <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8002838:	8abb      	ldrh	r3, [r7, #20]
 800283a:	7aba      	ldrb	r2, [r7, #10]
 800283c:	7af9      	ldrb	r1, [r7, #11]
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f7ff ff84 	bl	800274c <u8g2_DrawGlyph>
 8002844:	4603      	mov	r3, r0
 8002846:	74fb      	strb	r3, [r7, #19]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800284e:	2b03      	cmp	r3, #3
 8002850:	d81e      	bhi.n	8002890 <u8g2_draw_string+0xa0>
 8002852:	a201      	add	r2, pc, #4	; (adr r2, 8002858 <u8g2_draw_string+0x68>)
 8002854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002858:	08002869 	.word	0x08002869
 800285c:	08002873 	.word	0x08002873
 8002860:	0800287d 	.word	0x0800287d
 8002864:	08002887 	.word	0x08002887
      {
	case 0:
	  x += delta;
 8002868:	7afa      	ldrb	r2, [r7, #11]
 800286a:	7cfb      	ldrb	r3, [r7, #19]
 800286c:	4413      	add	r3, r2
 800286e:	72fb      	strb	r3, [r7, #11]
	  break;
 8002870:	e00e      	b.n	8002890 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8002872:	7aba      	ldrb	r2, [r7, #10]
 8002874:	7cfb      	ldrb	r3, [r7, #19]
 8002876:	4413      	add	r3, r2
 8002878:	72bb      	strb	r3, [r7, #10]
	  break;
 800287a:	e009      	b.n	8002890 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 800287c:	7afa      	ldrb	r2, [r7, #11]
 800287e:	7cfb      	ldrb	r3, [r7, #19]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	72fb      	strb	r3, [r7, #11]
	  break;
 8002884:	e004      	b.n	8002890 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8002886:	7aba      	ldrb	r2, [r7, #10]
 8002888:	7cfb      	ldrb	r3, [r7, #19]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	72bb      	strb	r3, [r7, #10]
	  break;
 800288e:	bf00      	nop
      }
#else
      x += delta;
#endif

      sum += delta;    
 8002890:	7dfa      	ldrb	r2, [r7, #23]
 8002892:	7cfb      	ldrb	r3, [r7, #19]
 8002894:	4413      	add	r3, r2
 8002896:	75fb      	strb	r3, [r7, #23]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002898:	e7b8      	b.n	800280c <u8g2_draw_string+0x1c>
      break;
 800289a:	bf00      	nop
    }
  }
  return sum;
 800289c:	7dfb      	ldrb	r3, [r7, #23]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3718      	adds	r7, #24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop

080028a8 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	607b      	str	r3, [r7, #4]
 80028b2:	460b      	mov	r3, r1
 80028b4:	72fb      	strb	r3, [r7, #11]
 80028b6:	4613      	mov	r3, r2
 80028b8:	72bb      	strb	r3, [r7, #10]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	4a06      	ldr	r2, [pc, #24]	; (80028d8 <u8g2_DrawStr+0x30>)
 80028be:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80028c0:	7aba      	ldrb	r2, [r7, #10]
 80028c2:	7af9      	ldrb	r1, [r7, #11]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68f8      	ldr	r0, [r7, #12]
 80028c8:	f7ff ff92 	bl	80027f0 <u8g2_draw_string>
 80028cc:	4603      	mov	r3, r0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	08003283 	.word	0x08003283

080028dc <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d05d      	beq.n	80029a8 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f993 206d 	ldrsb.w	r2, [r3, #109]	; 0x6d
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f993 206e 	ldrsb.w	r2, [r3, #110]	; 0x6e
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 800290a:	2b00      	cmp	r3, #0
 800290c:	d04d      	beq.n	80029aa <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002914:	2b01      	cmp	r3, #1
 8002916:	d11c      	bne.n	8002952 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f993 2079 	ldrsb.w	r2, [r3, #121]	; 0x79
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f993 306f 	ldrsb.w	r3, [r3, #111]	; 0x6f
 8002924:	429a      	cmp	r2, r3
 8002926:	da05      	bge.n	8002934 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f993 206f 	ldrsb.w	r2, [r3, #111]	; 0x6f
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f993 207a 	ldrsb.w	r2, [r3, #122]	; 0x7a
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f993 3070 	ldrsb.w	r3, [r3, #112]	; 0x70
 8002940:	429a      	cmp	r2, r3
 8002942:	dd32      	ble.n	80029aa <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f993 2070 	ldrsb.w	r2, [r3, #112]	; 0x70
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 8002950:	e02b      	b.n	80029aa <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f993 3079 	ldrsb.w	r3, [r3, #121]	; 0x79
 8002958:	461a      	mov	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f993 306a 	ldrsb.w	r3, [r3, #106]	; 0x6a
 8002960:	4619      	mov	r1, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f993 306c 	ldrsb.w	r3, [r3, #108]	; 0x6c
 8002968:	440b      	add	r3, r1
 800296a:	429a      	cmp	r2, r3
 800296c:	da0d      	bge.n	800298a <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f993 306a 	ldrsb.w	r3, [r3, #106]	; 0x6a
 8002974:	b2da      	uxtb	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f993 306c 	ldrsb.w	r3, [r3, #108]	; 0x6c
 800297c:	b2db      	uxtb	r3, r3
 800297e:	4413      	add	r3, r2
 8002980:	b2db      	uxtb	r3, r3
 8002982:	b25a      	sxtb	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f993 207a 	ldrsb.w	r2, [r3, #122]	; 0x7a
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f993 306c 	ldrsb.w	r3, [r3, #108]	; 0x6c
 8002996:	429a      	cmp	r2, r3
 8002998:	dd07      	ble.n	80029aa <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f993 206c 	ldrsb.w	r2, [r3, #108]	; 0x6c
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 80029a6:	e000      	b.n	80029aa <u8g2_UpdateRefHeight+0xce>
    return;
 80029a8:	bf00      	nop
  }  
}
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr

080029b2 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  return 0;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr
	...

080029c8 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a03      	ldr	r2, [pc, #12]	; (80029e0 <u8g2_SetFontPosBaseline+0x18>)
 80029d4:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr
 80029e0:	080029b3 	.word	0x080029b3

080029e4 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d00b      	beq.n	8002a10 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	649a      	str	r2, [r3, #72]	; 0x48
    u8g2_read_font_info(&(u8g2->font_info), font);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	3360      	adds	r3, #96	; 0x60
 8002a02:	6839      	ldr	r1, [r7, #0]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff fa81 	bl	8001f0c <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff ff66 	bl	80028dc <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8002a10:	bf00      	nop
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <u8g2_string_width>:
/*===============================================*/

/* string calculation is stilll not 100% perfect as it addes the initial string offset to the overall size */
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint16_t e;
  u8g2_uint_t  w, dx;
  
  u8g2->font_decode.glyph_width = 0;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 fc1c 	bl	8003268 <u8x8_utf8_init>
  
  /* reset the total width to zero, this will be expanded during calculation */
  w = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	73fb      	strb	r3, [r7, #15]
  dx = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	73bb      	strb	r3, [r7, #14]

  // printf("str=<%s>\n", str);
	
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	7812      	ldrb	r2, [r2, #0]
 8002a40:	4611      	mov	r1, r2
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	4798      	blx	r3
 8002a46:	4603      	mov	r3, r0
 8002a48:	81bb      	strh	r3, [r7, #12]
    if ( e == 0x0ffff )
 8002a4a:	89bb      	ldrh	r3, [r7, #12]
 8002a4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d013      	beq.n	8002a7c <u8g2_string_width+0x64>
      break;
    str++;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	3301      	adds	r3, #1
 8002a58:	603b      	str	r3, [r7, #0]
    if ( e != 0x0fffe )
 8002a5a:	89bb      	ldrh	r3, [r7, #12]
 8002a5c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d0e9      	beq.n	8002a38 <u8g2_string_width+0x20>
    {
      dx = u8g2_GetGlyphWidth(u8g2, e);		/* delta x value of the glyph */
 8002a64:	89bb      	ldrh	r3, [r7, #12]
 8002a66:	4619      	mov	r1, r3
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7ff fe32 	bl	80026d2 <u8g2_GetGlyphWidth>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	73bb      	strb	r3, [r7, #14]
      w += dx;
 8002a72:	7bfa      	ldrb	r2, [r7, #15]
 8002a74:	7bbb      	ldrb	r3, [r7, #14]
 8002a76:	4413      	add	r3, r2
 8002a78:	73fb      	strb	r3, [r7, #15]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002a7a:	e7dd      	b.n	8002a38 <u8g2_string_width+0x20>
      break;
 8002a7c:	bf00      	nop
    }
  }
  
  /* adjust the last glyph, check for issue #16: do not adjust if width is 0 */
  if ( u8g2->font_decode.glyph_width != 0 )
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f993 3058 	ldrsb.w	r3, [r3, #88]	; 0x58
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d011      	beq.n	8002aac <u8g2_string_width+0x94>
  {
    w -= dx;
 8002a88:	7bfa      	ldrb	r2, [r7, #15]
 8002a8a:	7bbb      	ldrb	r3, [r7, #14]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	73fb      	strb	r3, [r7, #15]
    w += u8g2->font_decode.glyph_width;  /* the real pixel width of the glyph, sideeffect of GetGlyphWidth */
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f993 3058 	ldrsb.w	r3, [r3, #88]	; 0x58
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	7bfb      	ldrb	r3, [r7, #15]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	73fb      	strb	r3, [r7, #15]
    /* issue #46: we have to add the x offset also */
    w += u8g2->glyph_x_offset;	/* this value is set as a side effect of u8g2_GetGlyphWidth() */
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f993 307b 	ldrsb.w	r3, [r3, #123]	; 0x7b
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	7bfb      	ldrb	r3, [r7, #15]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	73fb      	strb	r3, [r7, #15]
  }
  // printf("w=%d \n", w);
  
  return w;  
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
	...

08002ab8 <u8g2_GetStrWidth>:




u8g2_uint_t u8g2_GetStrWidth(u8g2_t *u8g2, const char *s)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a05      	ldr	r2, [pc, #20]	; (8002adc <u8g2_GetStrWidth+0x24>)
 8002ac6:	605a      	str	r2, [r3, #4]
  return u8g2_string_width(u8g2, s);
 8002ac8:	6839      	ldr	r1, [r7, #0]
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7ff ffa4 	bl	8002a18 <u8g2_string_width>
 8002ad0:	4603      	mov	r3, r0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	08003283 	.word	0x08003283

08002ae0 <u8g2_clip_intersection>:

  optimized clipping: c is set to 0
*/
//static uint8_t u8g2_clip_intersection(u8g2_uint_t *ap, u8g2_uint_t *bp, u8g2_uint_t c, u8g2_uint_t d)
static uint8_t u8g2_clip_intersection(u8g2_uint_t *ap, u8g2_uint_t *bp, u8g2_uint_t d)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	4613      	mov	r3, r2
 8002aec:	71fb      	strb	r3, [r7, #7]
  u8g2_uint_t a = *ap;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	75fb      	strb	r3, [r7, #23]
  u8g2_uint_t b = *bp;
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	75bb      	strb	r3, [r7, #22]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8002afa:	7dfa      	ldrb	r2, [r7, #23]
 8002afc:	7dbb      	ldrb	r3, [r7, #22]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d911      	bls.n	8002b26 <u8g2_clip_intersection+0x46>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8002b02:	7dfa      	ldrb	r2, [r7, #23]
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d208      	bcs.n	8002b1c <u8g2_clip_intersection+0x3c>
    {
      b = d;
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	75bb      	strb	r3, [r7, #22]
      b--;
 8002b0e:	7dbb      	ldrb	r3, [r7, #22]
 8002b10:	3b01      	subs	r3, #1
 8002b12:	75bb      	strb	r3, [r7, #22]
      *bp = b;
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	7dba      	ldrb	r2, [r7, #22]
 8002b18:	701a      	strb	r2, [r3, #0]
 8002b1a:	e004      	b.n	8002b26 <u8g2_clip_intersection+0x46>
    }
    else
    {
      a = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	75fb      	strb	r3, [r7, #23]
      *ap = a;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	7dfa      	ldrb	r2, [r7, #23]
 8002b24:	701a      	strb	r2, [r3, #0]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8002b26:	7dfa      	ldrb	r2, [r7, #23]
 8002b28:	79fb      	ldrb	r3, [r7, #7]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d301      	bcc.n	8002b32 <u8g2_clip_intersection+0x52>
    return 0;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	e00c      	b.n	8002b4c <u8g2_clip_intersection+0x6c>
  if ( b <= 0 )		// was b <= c, could be replaced with b == 0
 8002b32:	7dbb      	ldrb	r3, [r7, #22]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <u8g2_clip_intersection+0x5c>
    return 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	e007      	b.n	8002b4c <u8g2_clip_intersection+0x6c>
  //if ( a < c )		// never true with c == 0
  //  *ap = c;
  if ( b > d )
 8002b3c:	7dba      	ldrb	r2, [r7, #22]
 8002b3e:	79fb      	ldrb	r3, [r7, #7]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d902      	bls.n	8002b4a <u8g2_clip_intersection+0x6a>
    *bp = d;
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	79fa      	ldrb	r2, [r7, #7]
 8002b48:	701a      	strb	r2, [r3, #0]
    
  return 1;
 8002b4a:	2301      	movs	r3, #1
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	371c      	adds	r7, #28
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bc80      	pop	{r7}
 8002b54:	4770      	bx	lr

08002b56 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
static void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002b56:	b5b0      	push	{r4, r5, r7, lr}
 8002b58:	b086      	sub	sp, #24
 8002b5a:	af02      	add	r7, sp, #8
 8002b5c:	6078      	str	r0, [r7, #4]
 8002b5e:	4608      	mov	r0, r1
 8002b60:	4611      	mov	r1, r2
 8002b62:	461a      	mov	r2, r3
 8002b64:	4603      	mov	r3, r0
 8002b66:	70fb      	strb	r3, [r7, #3]
 8002b68:	460b      	mov	r3, r1
 8002b6a:	70bb      	strb	r3, [r7, #2]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t a;
  register u8g2_uint_t w, h;

  h = u8g2->pixel_buf_height;		// this must be the real buffer height
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 403b 	ldrb.w	r4, [r3, #59]	; 0x3b
  w = u8g2->pixel_buf_width;		// this could be replaced by u8g2->u8x8.display_info->pixel_width
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 503a 	ldrb.w	r5, [r3, #58]	; 0x3a


  if ( dir == 0 )
 8002b7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d11a      	bne.n	8002bba <u8g2_draw_hv_line_2dir+0x64>
  {
    if ( y >= h )
 8002b84:	78bb      	ldrb	r3, [r7, #2]
 8002b86:	42a3      	cmp	r3, r4
 8002b88:	d23d      	bcs.n	8002c06 <u8g2_draw_hv_line_2dir+0xb0>
      return;
    a = x;
 8002b8a:	78fb      	ldrb	r3, [r7, #3]
 8002b8c:	73fb      	strb	r3, [r7, #15]
    a += len;
 8002b8e:	7bfa      	ldrb	r2, [r7, #15]
 8002b90:	787b      	ldrb	r3, [r7, #1]
 8002b92:	4413      	add	r3, r2
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	73fb      	strb	r3, [r7, #15]
    if ( u8g2_clip_intersection(&x, &a, w) == 0 )
 8002b98:	f107 010f 	add.w	r1, r7, #15
 8002b9c:	1cfb      	adds	r3, r7, #3
 8002b9e:	462a      	mov	r2, r5
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff9d 	bl	8002ae0 <u8g2_clip_intersection>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d02e      	beq.n	8002c0a <u8g2_draw_hv_line_2dir+0xb4>
      return;
    len = a;
 8002bac:	7bfb      	ldrb	r3, [r7, #15]
 8002bae:	707b      	strb	r3, [r7, #1]
    len -= x;
 8002bb0:	78fb      	ldrb	r3, [r7, #3]
 8002bb2:	787a      	ldrb	r2, [r7, #1]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	707b      	strb	r3, [r7, #1]
 8002bb8:	e019      	b.n	8002bee <u8g2_draw_hv_line_2dir+0x98>
  }
  else
  {
    if ( x >= w )
 8002bba:	78fb      	ldrb	r3, [r7, #3]
 8002bbc:	42ab      	cmp	r3, r5
 8002bbe:	d226      	bcs.n	8002c0e <u8g2_draw_hv_line_2dir+0xb8>
      return;
    a = y;
 8002bc0:	78bb      	ldrb	r3, [r7, #2]
 8002bc2:	73fb      	strb	r3, [r7, #15]
    a += len;
 8002bc4:	7bfa      	ldrb	r2, [r7, #15]
 8002bc6:	787b      	ldrb	r3, [r7, #1]
 8002bc8:	4413      	add	r3, r2
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	73fb      	strb	r3, [r7, #15]
    if ( u8g2_clip_intersection(&y, &a, h) == 0 )
 8002bce:	f107 010f 	add.w	r1, r7, #15
 8002bd2:	1cbb      	adds	r3, r7, #2
 8002bd4:	4622      	mov	r2, r4
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff ff82 	bl	8002ae0 <u8g2_clip_intersection>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d017      	beq.n	8002c12 <u8g2_draw_hv_line_2dir+0xbc>
      return;
    len = a;
 8002be2:	7bfb      	ldrb	r3, [r7, #15]
 8002be4:	707b      	strb	r3, [r7, #1]
    len -= y;
 8002be6:	78bb      	ldrb	r3, [r7, #2]
 8002be8:	787a      	ldrb	r2, [r7, #1]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	707b      	strb	r3, [r7, #1]
  }
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8002bf2:	78f9      	ldrb	r1, [r7, #3]
 8002bf4:	78ba      	ldrb	r2, [r7, #2]
 8002bf6:	7878      	ldrb	r0, [r7, #1]
 8002bf8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bfc:	9300      	str	r3, [sp, #0]
 8002bfe:	4603      	mov	r3, r0
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	47a0      	blx	r4
 8002c04:	e006      	b.n	8002c14 <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8002c06:	bf00      	nop
 8002c08:	e004      	b.n	8002c14 <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8002c0a:	bf00      	nop
 8002c0c:	e002      	b.n	8002c14 <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8002c0e:	bf00      	nop
 8002c10:	e000      	b.n	8002c14 <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8002c12:	bf00      	nop
}
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bdb0      	pop	{r4, r5, r7, pc}

08002c1a <u8g2_draw_hv_line_4dir>:

  This function will remove directions 2 and 3. Instead 0 and 1 are used.

*/
void u8g2_draw_hv_line_4dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002c1a:	b590      	push	{r4, r7, lr}
 8002c1c:	b085      	sub	sp, #20
 8002c1e:	af02      	add	r7, sp, #8
 8002c20:	6078      	str	r0, [r7, #4]
 8002c22:	4608      	mov	r0, r1
 8002c24:	4611      	mov	r1, r2
 8002c26:	461a      	mov	r2, r3
 8002c28:	4603      	mov	r3, r0
 8002c2a:	70fb      	strb	r3, [r7, #3]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	70bb      	strb	r3, [r7, #2]
 8002c30:	4613      	mov	r3, r2
 8002c32:	707b      	strb	r3, [r7, #1]
#ifdef U8G2_WITH_HVLINE_COUNT
  u8g2->hv_cnt++;
#endif /* U8G2_WITH_HVLINE_COUNT */   

  /* transform to pixel buffer coordinates */
   y -= u8g2->tile_curr_row*8;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	78ba      	ldrb	r2, [r7, #2]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	70bb      	strb	r3, [r7, #2]

  /* additional optimization for one pixel draw */
  /* requires about 60 bytes on the ATMega flash memory */
  /* 20% improvement for single pixel draw test in FPS.ino */
#ifdef U8G2_WITH_ONE_PIXEL_OPTIMIZATION
  if ( len == 1 )
 8002c44:	787b      	ldrb	r3, [r7, #1]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d116      	bne.n	8002c78 <u8g2_draw_hv_line_4dir+0x5e>
  {
    if ( x < u8g2->pixel_buf_width && y < u8g2->pixel_buf_height )
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002c50:	78fa      	ldrb	r2, [r7, #3]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d233      	bcs.n	8002cbe <u8g2_draw_hv_line_4dir+0xa4>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8002c5c:	78ba      	ldrb	r2, [r7, #2]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d22d      	bcs.n	8002cbe <u8g2_draw_hv_line_4dir+0xa4>
      u8g2->ll_hvline(u8g2, x, y, len, dir);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8002c66:	7878      	ldrb	r0, [r7, #1]
 8002c68:	78ba      	ldrb	r2, [r7, #2]
 8002c6a:	78f9      	ldrb	r1, [r7, #3]
 8002c6c:	7e3b      	ldrb	r3, [r7, #24]
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	4603      	mov	r3, r0
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	47a0      	blx	r4
    return;
 8002c76:	e022      	b.n	8002cbe <u8g2_draw_hv_line_4dir+0xa4>
  }
#endif
  
  if ( dir == 2 )
 8002c78:	7e3b      	ldrb	r3, [r7, #24]
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d107      	bne.n	8002c8e <u8g2_draw_hv_line_4dir+0x74>
  {
    x -= len;
 8002c7e:	78fa      	ldrb	r2, [r7, #3]
 8002c80:	787b      	ldrb	r3, [r7, #1]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	70fb      	strb	r3, [r7, #3]
    x++;
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	70fb      	strb	r3, [r7, #3]
 8002c8c:	e009      	b.n	8002ca2 <u8g2_draw_hv_line_4dir+0x88>
  }
  else if ( dir == 3 )
 8002c8e:	7e3b      	ldrb	r3, [r7, #24]
 8002c90:	2b03      	cmp	r3, #3
 8002c92:	d106      	bne.n	8002ca2 <u8g2_draw_hv_line_4dir+0x88>
  {
    y -= len;
 8002c94:	78ba      	ldrb	r2, [r7, #2]
 8002c96:	787b      	ldrb	r3, [r7, #1]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	70bb      	strb	r3, [r7, #2]
    y++;
 8002c9c:	78bb      	ldrb	r3, [r7, #2]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	70bb      	strb	r3, [r7, #2]
  }
  dir &= 1;  
 8002ca2:	7e3b      	ldrb	r3, [r7, #24]
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	763b      	strb	r3, [r7, #24]
#ifdef U8G2_WITH_CLIPPING
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8002caa:	7878      	ldrb	r0, [r7, #1]
 8002cac:	78ba      	ldrb	r2, [r7, #2]
 8002cae:	78f9      	ldrb	r1, [r7, #3]
 8002cb0:	7e3b      	ldrb	r3, [r7, #24]
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7ff ff4d 	bl	8002b56 <u8g2_draw_hv_line_2dir>
 8002cbc:	e000      	b.n	8002cc0 <u8g2_draw_hv_line_4dir+0xa6>
    return;
 8002cbe:	bf00      	nop
#else
  u8g2->ll_hvline(u8g2, x, y, len, dir);
#endif
}
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd90      	pop	{r4, r7, pc}

08002cc6 <u8g2_DrawHVLine>:
/*
  This is the toplevel function for the hv line draw procedures.
  This function should be called by the user.
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002cc6:	b590      	push	{r4, r7, lr}
 8002cc8:	b085      	sub	sp, #20
 8002cca:	af02      	add	r7, sp, #8
 8002ccc:	6078      	str	r0, [r7, #4]
 8002cce:	4608      	mov	r0, r1
 8002cd0:	4611      	mov	r1, r2
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	70fb      	strb	r3, [r7, #3]
 8002cd8:	460b      	mov	r3, r1
 8002cda:	70bb      	strb	r3, [r7, #2]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	707b      	strb	r3, [r7, #1]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  if ( len != 0 )
 8002ce0:	787b      	ldrb	r3, [r7, #1]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00a      	beq.n	8002cfc <u8g2_DrawHVLine+0x36>
    u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	685c      	ldr	r4, [r3, #4]
 8002cec:	7878      	ldrb	r0, [r7, #1]
 8002cee:	78ba      	ldrb	r2, [r7, #2]
 8002cf0:	78f9      	ldrb	r1, [r7, #3]
 8002cf2:	7e3b      	ldrb	r3, [r7, #24]
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	47a0      	blx	r4
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd90      	pop	{r4, r7, pc}

08002d04 <u8g2_DrawPixel>:
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
}

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af02      	add	r7, sp, #8
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	70fb      	strb	r3, [r7, #3]
 8002d10:	4613      	mov	r3, r2
 8002d12:	70bb      	strb	r3, [r7, #2]
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002d1a:	78ba      	ldrb	r2, [r7, #2]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d31a      	bcc.n	8002d56 <u8g2_DrawPixel+0x52>
    return;
  if ( y >= u8g2->user_y1 )
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d26:	78ba      	ldrb	r2, [r7, #2]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d216      	bcs.n	8002d5a <u8g2_DrawPixel+0x56>
    return;
  if ( x < u8g2->user_x0 )
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d312      	bcc.n	8002d5e <u8g2_DrawPixel+0x5a>
    return;
  if ( x >= u8g2->user_x1 )
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d3e:	78fa      	ldrb	r2, [r7, #3]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d20e      	bcs.n	8002d62 <u8g2_DrawPixel+0x5e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8002d44:	78ba      	ldrb	r2, [r7, #2]
 8002d46:	78f9      	ldrb	r1, [r7, #3]
 8002d48:	2300      	movs	r3, #0
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff ffb9 	bl	8002cc6 <u8g2_DrawHVLine>
 8002d54:	e006      	b.n	8002d64 <u8g2_DrawPixel+0x60>
    return;
 8002d56:	bf00      	nop
 8002d58:	e004      	b.n	8002d64 <u8g2_DrawPixel+0x60>
    return;
 8002d5a:	bf00      	nop
 8002d5c:	e002      	b.n	8002d64 <u8g2_DrawPixel+0x60>
    return;
 8002d5e:	bf00      	nop
 8002d60:	e000      	b.n	8002d64 <u8g2_DrawPixel+0x60>
    return;
 8002d62:	bf00      	nop
}
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002d6a:	b490      	push	{r4, r7}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4604      	mov	r4, r0
 8002d72:	4608      	mov	r0, r1
 8002d74:	4611      	mov	r1, r2
 8002d76:	461a      	mov	r2, r3
 8002d78:	4623      	mov	r3, r4
 8002d7a:	71fb      	strb	r3, [r7, #7]
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	71bb      	strb	r3, [r7, #6]
 8002d80:	460b      	mov	r3, r1
 8002d82:	717b      	strb	r3, [r7, #5]
 8002d84:	4613      	mov	r3, r2
 8002d86:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 8002d88:	797a      	ldrb	r2, [r7, #5]
 8002d8a:	79bb      	ldrb	r3, [r7, #6]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d20d      	bcs.n	8002dac <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8002d90:	793a      	ldrb	r2, [r7, #4]
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d901      	bls.n	8002d9c <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e014      	b.n	8002dc6 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8002d9c:	797a      	ldrb	r2, [r7, #5]
 8002d9e:	793b      	ldrb	r3, [r7, #4]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d901      	bls.n	8002da8 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e00e      	b.n	8002dc6 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	e00c      	b.n	8002dc6 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002dac:	793a      	ldrb	r2, [r7, #4]
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d907      	bls.n	8002dc4 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8002db4:	797a      	ldrb	r2, [r7, #5]
 8002db6:	793b      	ldrb	r3, [r7, #4]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d901      	bls.n	8002dc0 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e002      	b.n	8002dc6 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	e000      	b.n	8002dc6 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8002dc4:	2300      	movs	r3, #0
    }
  }
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc90      	pop	{r4, r7}
 8002dce:	4770      	bx	lr

08002dd0 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	4608      	mov	r0, r1
 8002dda:	4611      	mov	r1, r2
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4603      	mov	r3, r0
 8002de0:	70fb      	strb	r3, [r7, #3]
 8002de2:	460b      	mov	r3, r1
 8002de4:	70bb      	strb	r3, [r7, #2]
 8002de6:	4613      	mov	r3, r2
 8002de8:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 0043 	ldrb.w	r0, [r3, #67]	; 0x43
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
 8002df6:	7c3b      	ldrb	r3, [r7, #16]
 8002df8:	78ba      	ldrb	r2, [r7, #2]
 8002dfa:	f7ff ffb6 	bl	8002d6a <u8g2_is_intersection_decision_tree>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <u8g2_IsIntersection+0x38>
    return 0; 
 8002e04:	2300      	movs	r3, #0
 8002e06:	e00a      	b.n	8002e1e <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 0041 	ldrb.w	r0, [r3, #65]	; 0x41
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
 8002e14:	787b      	ldrb	r3, [r7, #1]
 8002e16:	78fa      	ldrb	r2, [r7, #3]
 8002e18:	f7ff ffa7 	bl	8002d6a <u8g2_is_intersection_decision_tree>
 8002e1c:	4603      	mov	r3, r0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b084      	sub	sp, #16
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
 8002e2e:	4608      	mov	r0, r1
 8002e30:	4611      	mov	r1, r2
 8002e32:	461a      	mov	r2, r3
 8002e34:	4603      	mov	r3, r0
 8002e36:	70fb      	strb	r3, [r7, #3]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	70bb      	strb	r3, [r7, #2]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t x,y;
  u8g2_uint_t dx, dy;
  u8g2_int_t err;
  u8g2_int_t ystep;

  uint8_t swapxy = 0;
 8002e40:	2300      	movs	r3, #0
 8002e42:	727b      	strb	r3, [r7, #9]
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 8002e44:	78fa      	ldrb	r2, [r7, #3]
 8002e46:	787b      	ldrb	r3, [r7, #1]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d904      	bls.n	8002e56 <u8g2_DrawLine+0x30>
 8002e4c:	78fa      	ldrb	r2, [r7, #3]
 8002e4e:	787b      	ldrb	r3, [r7, #1]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	737b      	strb	r3, [r7, #13]
 8002e54:	e003      	b.n	8002e5e <u8g2_DrawLine+0x38>
 8002e56:	787a      	ldrb	r2, [r7, #1]
 8002e58:	78fb      	ldrb	r3, [r7, #3]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	737b      	strb	r3, [r7, #13]
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 8002e5e:	78ba      	ldrb	r2, [r7, #2]
 8002e60:	7e3b      	ldrb	r3, [r7, #24]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d904      	bls.n	8002e70 <u8g2_DrawLine+0x4a>
 8002e66:	78ba      	ldrb	r2, [r7, #2]
 8002e68:	7e3b      	ldrb	r3, [r7, #24]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	733b      	strb	r3, [r7, #12]
 8002e6e:	e003      	b.n	8002e78 <u8g2_DrawLine+0x52>
 8002e70:	7e3a      	ldrb	r2, [r7, #24]
 8002e72:	78bb      	ldrb	r3, [r7, #2]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	733b      	strb	r3, [r7, #12]

  if ( dy > dx ) 
 8002e78:	7b3a      	ldrb	r2, [r7, #12]
 8002e7a:	7b7b      	ldrb	r3, [r7, #13]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d913      	bls.n	8002ea8 <u8g2_DrawLine+0x82>
  {
    swapxy = 1;
 8002e80:	2301      	movs	r3, #1
 8002e82:	727b      	strb	r3, [r7, #9]
    tmp = dx; dx =dy; dy = tmp;
 8002e84:	7b7b      	ldrb	r3, [r7, #13]
 8002e86:	723b      	strb	r3, [r7, #8]
 8002e88:	7b3b      	ldrb	r3, [r7, #12]
 8002e8a:	737b      	strb	r3, [r7, #13]
 8002e8c:	7a3b      	ldrb	r3, [r7, #8]
 8002e8e:	733b      	strb	r3, [r7, #12]
    tmp = x1; x1 =y1; y1 = tmp;
 8002e90:	78fb      	ldrb	r3, [r7, #3]
 8002e92:	723b      	strb	r3, [r7, #8]
 8002e94:	78bb      	ldrb	r3, [r7, #2]
 8002e96:	70fb      	strb	r3, [r7, #3]
 8002e98:	7a3b      	ldrb	r3, [r7, #8]
 8002e9a:	70bb      	strb	r3, [r7, #2]
    tmp = x2; x2 =y2; y2 = tmp;
 8002e9c:	787b      	ldrb	r3, [r7, #1]
 8002e9e:	723b      	strb	r3, [r7, #8]
 8002ea0:	7e3b      	ldrb	r3, [r7, #24]
 8002ea2:	707b      	strb	r3, [r7, #1]
 8002ea4:	7a3b      	ldrb	r3, [r7, #8]
 8002ea6:	763b      	strb	r3, [r7, #24]
  }
  if ( x1 > x2 ) 
 8002ea8:	78fa      	ldrb	r2, [r7, #3]
 8002eaa:	787b      	ldrb	r3, [r7, #1]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d90b      	bls.n	8002ec8 <u8g2_DrawLine+0xa2>
  {
    tmp = x1; x1 =x2; x2 = tmp;
 8002eb0:	78fb      	ldrb	r3, [r7, #3]
 8002eb2:	723b      	strb	r3, [r7, #8]
 8002eb4:	787b      	ldrb	r3, [r7, #1]
 8002eb6:	70fb      	strb	r3, [r7, #3]
 8002eb8:	7a3b      	ldrb	r3, [r7, #8]
 8002eba:	707b      	strb	r3, [r7, #1]
    tmp = y1; y1 =y2; y2 = tmp;
 8002ebc:	78bb      	ldrb	r3, [r7, #2]
 8002ebe:	723b      	strb	r3, [r7, #8]
 8002ec0:	7e3b      	ldrb	r3, [r7, #24]
 8002ec2:	70bb      	strb	r3, [r7, #2]
 8002ec4:	7a3b      	ldrb	r3, [r7, #8]
 8002ec6:	763b      	strb	r3, [r7, #24]
  }
  err = dx >> 1;
 8002ec8:	7b7b      	ldrb	r3, [r7, #13]
 8002eca:	085b      	lsrs	r3, r3, #1
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	72fb      	strb	r3, [r7, #11]
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 8002ed0:	7e3a      	ldrb	r2, [r7, #24]
 8002ed2:	78bb      	ldrb	r3, [r7, #2]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d902      	bls.n	8002ede <u8g2_DrawLine+0xb8>
 8002ed8:	2301      	movs	r3, #1
 8002eda:	72bb      	strb	r3, [r7, #10]
 8002edc:	e001      	b.n	8002ee2 <u8g2_DrawLine+0xbc>
 8002ede:	23ff      	movs	r3, #255	; 0xff
 8002ee0:	72bb      	strb	r3, [r7, #10]
  y = y1;
 8002ee2:	78bb      	ldrb	r3, [r7, #2]
 8002ee4:	73bb      	strb	r3, [r7, #14]

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
 8002ee6:	787b      	ldrb	r3, [r7, #1]
 8002ee8:	2bff      	cmp	r3, #255	; 0xff
 8002eea:	d102      	bne.n	8002ef2 <u8g2_DrawLine+0xcc>
    x2--;
 8002eec:	787b      	ldrb	r3, [r7, #1]
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	707b      	strb	r3, [r7, #1]
#else
  if ( x2 == 0xffff )
    x2--;
#endif

  for( x = x1; x <= x2; x++ )
 8002ef2:	78fb      	ldrb	r3, [r7, #3]
 8002ef4:	73fb      	strb	r3, [r7, #15]
 8002ef6:	e024      	b.n	8002f42 <u8g2_DrawLine+0x11c>
  {
    if ( swapxy == 0 ) 
 8002ef8:	7a7b      	ldrb	r3, [r7, #9]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d106      	bne.n	8002f0c <u8g2_DrawLine+0xe6>
      u8g2_DrawPixel(u8g2, x, y); 
 8002efe:	7bba      	ldrb	r2, [r7, #14]
 8002f00:	7bfb      	ldrb	r3, [r7, #15]
 8002f02:	4619      	mov	r1, r3
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f7ff fefd 	bl	8002d04 <u8g2_DrawPixel>
 8002f0a:	e005      	b.n	8002f18 <u8g2_DrawLine+0xf2>
    else 
      u8g2_DrawPixel(u8g2, y, x); 
 8002f0c:	7bfa      	ldrb	r2, [r7, #15]
 8002f0e:	7bbb      	ldrb	r3, [r7, #14]
 8002f10:	4619      	mov	r1, r3
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7ff fef6 	bl	8002d04 <u8g2_DrawPixel>
    err -= (uint8_t)dy;
 8002f18:	7afa      	ldrb	r2, [r7, #11]
 8002f1a:	7b3b      	ldrb	r3, [r7, #12]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	72fb      	strb	r3, [r7, #11]
    if ( err < 0 ) 
 8002f22:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	da08      	bge.n	8002f3c <u8g2_DrawLine+0x116>
    {
      y += (u8g2_uint_t)ystep;
 8002f2a:	7aba      	ldrb	r2, [r7, #10]
 8002f2c:	7bbb      	ldrb	r3, [r7, #14]
 8002f2e:	4413      	add	r3, r2
 8002f30:	73bb      	strb	r3, [r7, #14]
      err += (u8g2_uint_t)dx;
 8002f32:	7afa      	ldrb	r2, [r7, #11]
 8002f34:	7b7b      	ldrb	r3, [r7, #13]
 8002f36:	4413      	add	r3, r2
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	72fb      	strb	r3, [r7, #11]
  for( x = x1; x <= x2; x++ )
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	73fb      	strb	r3, [r7, #15]
 8002f42:	7bfa      	ldrb	r2, [r7, #15]
 8002f44:	787b      	ldrb	r3, [r7, #1]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d9d6      	bls.n	8002ef8 <u8g2_DrawLine+0xd2>
    }
  }
}
 8002f4a:	bf00      	nop
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b087      	sub	sp, #28
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	4608      	mov	r0, r1
 8002f5c:	4611      	mov	r1, r2
 8002f5e:	461a      	mov	r2, r3
 8002f60:	4603      	mov	r3, r0
 8002f62:	70fb      	strb	r3, [r7, #3]
 8002f64:	460b      	mov	r3, r1
 8002f66:	70bb      	strb	r3, [r7, #2]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	707b      	strb	r3, [r7, #1]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8002f6c:	78bb      	ldrb	r3, [r7, #2]
 8002f6e:	74fb      	strb	r3, [r7, #19]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002f70:	7cfb      	ldrb	r3, [r7, #19]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	74fb      	strb	r3, [r7, #19]
  mask = 1;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	743b      	strb	r3, [r7, #16]
  mask <<= bit_pos;
 8002f7c:	7c3a      	ldrb	r2, [r7, #16]
 8002f7e:	7cfb      	ldrb	r3, [r7, #19]
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	743b      	strb	r3, [r7, #16]

  or_mask = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	74bb      	strb	r3, [r7, #18]
  xor_mask = 0;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	747b      	strb	r3, [r7, #17]
  if ( u8g2->draw_color <= 1 )
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d801      	bhi.n	8002f9c <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8002f98:	7c3b      	ldrb	r3, [r7, #16]
 8002f9a:	74bb      	strb	r3, [r7, #18]
  if ( u8g2->draw_color != 1 )
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d001      	beq.n	8002faa <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8002fa6:	7c3b      	ldrb	r3, [r7, #16]
 8002fa8:	747b      	strb	r3, [r7, #17]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8002faa:	78bb      	ldrb	r3, [r7, #2]
 8002fac:	81fb      	strh	r3, [r7, #14]
  offset &= ~7;
 8002fae:	89fb      	ldrh	r3, [r7, #14]
 8002fb0:	f023 0307 	bic.w	r3, r3, #7
 8002fb4:	81fb      	strh	r3, [r7, #14]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	7c1b      	ldrb	r3, [r3, #16]
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	89fa      	ldrh	r2, [r7, #14]
 8002fc0:	fb02 f303 	mul.w	r3, r2, r3
 8002fc4:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fca:	617b      	str	r3, [r7, #20]
  ptr += offset;
 8002fcc:	89fb      	ldrh	r3, [r7, #14]
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	617b      	str	r3, [r7, #20]
  ptr += x;
 8002fd4:	78fb      	ldrb	r3, [r7, #3]
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4413      	add	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8002fdc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d117      	bne.n	8003014 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
  {
      do
      {
	*ptr |= or_mask;
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	781a      	ldrb	r2, [r3, #0]
 8002fe8:	7cbb      	ldrb	r3, [r7, #18]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	781a      	ldrb	r2, [r3, #0]
 8002ff6:	7c7b      	ldrb	r3, [r7, #17]
 8002ff8:	4053      	eors	r3, r2
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	701a      	strb	r2, [r3, #0]
	ptr++;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	3301      	adds	r3, #1
 8003004:	617b      	str	r3, [r7, #20]
	len--;
 8003006:	787b      	ldrb	r3, [r7, #1]
 8003008:	3b01      	subs	r3, #1
 800300a:	707b      	strb	r3, [r7, #1]
      } while( len != 0 );
 800300c:	787b      	ldrb	r3, [r7, #1]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1e8      	bne.n	8002fe4 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8003012:	e039      	b.n	8003088 <u8g2_ll_hvline_vertical_top_lsb+0x136>
      *ptr |= or_mask;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	781a      	ldrb	r2, [r3, #0]
 8003018:	7cbb      	ldrb	r3, [r7, #18]
 800301a:	4313      	orrs	r3, r2
 800301c:	b2da      	uxtb	r2, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	781a      	ldrb	r2, [r3, #0]
 8003026:	7c7b      	ldrb	r3, [r7, #17]
 8003028:	4053      	eors	r3, r2
 800302a:	b2da      	uxtb	r2, r3
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8003030:	7cfb      	ldrb	r3, [r7, #19]
 8003032:	3301      	adds	r3, #1
 8003034:	74fb      	strb	r3, [r7, #19]
      bit_pos &= 7;
 8003036:	7cfb      	ldrb	r3, [r7, #19]
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	74fb      	strb	r3, [r7, #19]
      len--;
 800303e:	787b      	ldrb	r3, [r7, #1]
 8003040:	3b01      	subs	r3, #1
 8003042:	707b      	strb	r3, [r7, #1]
      if ( bit_pos == 0 )
 8003044:	7cfb      	ldrb	r3, [r7, #19]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d115      	bne.n	8003076 <u8g2_ll_hvline_vertical_top_lsb+0x124>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003050:	461a      	mov	r2, r3
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	4413      	add	r3, r2
 8003056:	617b      	str	r3, [r7, #20]
	if ( u8g2->draw_color <= 1 )
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800305e:	2b01      	cmp	r3, #1
 8003060:	d801      	bhi.n	8003066 <u8g2_ll_hvline_vertical_top_lsb+0x114>
	  or_mask  = 1;
 8003062:	2301      	movs	r3, #1
 8003064:	74bb      	strb	r3, [r7, #18]
	if ( u8g2->draw_color != 1 )
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800306c:	2b01      	cmp	r3, #1
 800306e:	d008      	beq.n	8003082 <u8g2_ll_hvline_vertical_top_lsb+0x130>
	  xor_mask = 1;
 8003070:	2301      	movs	r3, #1
 8003072:	747b      	strb	r3, [r7, #17]
 8003074:	e005      	b.n	8003082 <u8g2_ll_hvline_vertical_top_lsb+0x130>
	or_mask <<= 1;
 8003076:	7cbb      	ldrb	r3, [r7, #18]
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	74bb      	strb	r3, [r7, #18]
	xor_mask <<= 1;
 800307c:	7c7b      	ldrb	r3, [r7, #17]
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	747b      	strb	r3, [r7, #17]
    } while( len != 0 );
 8003082:	787b      	ldrb	r3, [r7, #1]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1c5      	bne.n	8003014 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8003088:	bf00      	nop
 800308a:	371c      	adds	r7, #28
 800308c:	46bd      	mov	sp, r7
 800308e:	bc80      	pop	{r7}
 8003090:	4770      	bx	lr

08003092 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b084      	sub	sp, #16
 8003096:	af00      	add	r7, sp, #0
 8003098:	60f8      	str	r0, [r7, #12]
 800309a:	60b9      	str	r1, [r7, #8]
 800309c:	603b      	str	r3, [r7, #0]
 800309e:	4613      	mov	r3, r2
 80030a0:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	649a      	str	r2, [r3, #72]	; 0x48
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	79fa      	ldrb	r2, [r7, #7]
 80030b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
  u8g2->bitmap_transparency = 0;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  u8g2->draw_color = 1;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  u8g2->is_auto_page_clear = 1;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
  
  u8g2->cb = u8g2_cb;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update(u8g2);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	4798      	blx	r3

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f7ff fc67 	bl	80029c8 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
#endif
}
 8003102:	bf00      	nop
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800310a:	b480      	push	{r7}
 800310c:	b085      	sub	sp, #20
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003118:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	7bfa      	ldrb	r2, [r7, #15]
 8003124:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
  
  t = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	7c1b      	ldrb	r3, [r3, #16]
 800312e:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	2b1f      	cmp	r3, #31
 8003134:	d901      	bls.n	800313a <u8g2_update_dimension_common+0x30>
    t = 31;
 8003136:	231f      	movs	r3, #31
 8003138:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 800313a:	7bfb      	ldrb	r3, [r7, #15]
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	7bfa      	ldrb	r2, [r7, #15]
 8003144:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800314e:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8003150:	7bfb      	ldrb	r3, [r7, #15]
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	7bfa      	ldrb	r2, [r7, #15]
 800315a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  t = u8g2->tile_buf_height;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003164:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800316e:	4413      	add	r3, r2
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6812      	ldr	r2, [r2, #0]
 8003174:	7c52      	ldrb	r2, [r2, #17]
 8003176:	4293      	cmp	r3, r2
 8003178:	dd07      	ble.n	800318a <u8g2_update_dimension_common+0x80>
    t = u8g2_GetU8x8(u8g2)->display_info->tile_height - u8g2->tile_curr_row;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	7c5a      	ldrb	r2, [r3, #17]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 800318a:	7bfb      	ldrb	r3, [r7, #15]
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  u8g2->buf_y1 = u8g2->buf_y0;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  u8g2->buf_y1 += t;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	4413      	add	r3, r2
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  
#ifdef U8G2_16BIT
  u8g2->width = u8g2_GetU8x8(u8g2)->display_info->pixel_width;
  u8g2->height = u8g2_GetU8x8(u8g2)->display_info->pixel_height;
#else
  u8g2->width = 240;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	22f0      	movs	r2, #240	; 0xf0
 80031be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  if ( u8g2_GetU8x8(u8g2)->display_info->pixel_width <= 240 )
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	8a9b      	ldrh	r3, [r3, #20]
 80031c8:	2bf0      	cmp	r3, #240	; 0xf0
 80031ca:	d806      	bhi.n	80031da <u8g2_update_dimension_common+0xd0>
    u8g2->width = u8g2_GetU8x8(u8g2)->display_info->pixel_width;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	8a9b      	ldrh	r3, [r3, #20]
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  u8g2->height = u8g2_GetU8x8(u8g2)->display_info->pixel_height;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	8adb      	ldrh	r3, [r3, #22]
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
#endif

}
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr

080031f2 <u8g2_update_dimension_r0>:

void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b082      	sub	sp, #8
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f7ff ff85 	bl	800310a <u8g2_update_dimension_common>

  u8g2->user_x0 = 0;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->user_x1 = u8g2->pixel_buf_width;	/* pixel_buf_width replaced with width */
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
  u8g2->user_y0 = u8g2->buf_y0;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->user_y1 = u8g2->buf_y1;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 203e 	ldrb.w	r2, [r3, #62]	; 0x3e
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
//  printf("x0=%d x1=%d y0=%d y1=%d\n", 
//      u8g2->user_x0, u8g2->user_x1, u8g2->user_y0, u8g2->user_y1);
}
 800322c:	bf00      	nop
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_4dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af02      	add	r7, sp, #8
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	4608      	mov	r0, r1
 800323e:	4611      	mov	r1, r2
 8003240:	461a      	mov	r2, r3
 8003242:	4603      	mov	r3, r0
 8003244:	70fb      	strb	r3, [r7, #3]
 8003246:	460b      	mov	r3, r1
 8003248:	70bb      	strb	r3, [r7, #2]
 800324a:	4613      	mov	r3, r2
 800324c:	707b      	strb	r3, [r7, #1]
  u8g2_draw_hv_line_4dir(u8g2, x, y, len, dir);
 800324e:	7878      	ldrb	r0, [r7, #1]
 8003250:	78ba      	ldrb	r2, [r7, #2]
 8003252:	78f9      	ldrb	r1, [r7, #3]
 8003254:	7c3b      	ldrb	r3, [r7, #16]
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	4603      	mov	r3, r0
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7ff fcdd 	bl	8002c1a <u8g2_draw_hv_line_4dir>
}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	bc80      	pop	{r7}
 8003280:	4770      	bx	lr

08003282 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	460b      	mov	r3, r1
 800328c:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800328e:	78fb      	ldrb	r3, [r7, #3]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <u8x8_ascii_next+0x18>
 8003294:	78fb      	ldrb	r3, [r7, #3]
 8003296:	2b0a      	cmp	r3, #10
 8003298:	d102      	bne.n	80032a0 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 800329a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800329e:	e001      	b.n	80032a4 <u8x8_ascii_next+0x22>
  return b;
 80032a0:	78fb      	ldrb	r3, [r7, #3]
 80032a2:	b29b      	uxth	r3, r3
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr

080032ae <u8x8_byte_SetDC>:
 */

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 80032ae:	b590      	push	{r4, r7, lr}
 80032b0:	b083      	sub	sp, #12
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
 80032b6:	460b      	mov	r3, r1
 80032b8:	70fb      	strb	r3, [r7, #3]
	return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691c      	ldr	r4, [r3, #16]
 80032be:	78fa      	ldrb	r2, [r7, #3]
 80032c0:	2300      	movs	r3, #0
 80032c2:	2120      	movs	r1, #32
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	47a0      	blx	r4
 80032c8:	4603      	mov	r3, r0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	370c      	adds	r7, #12
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd90      	pop	{r4, r7, pc}

080032d2 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80032d2:	b590      	push	{r4, r7, lr}
 80032d4:	b085      	sub	sp, #20
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	460b      	mov	r3, r1
 80032dc:	607a      	str	r2, [r7, #4]
 80032de:	72fb      	strb	r3, [r7, #11]
	return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	691c      	ldr	r4, [r3, #16]
 80032e4:	7afa      	ldrb	r2, [r7, #11]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2117      	movs	r1, #23
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	47a0      	blx	r4
 80032ee:	4603      	mov	r3, r0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3714      	adds	r7, #20
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd90      	pop	{r4, r7, pc}

080032f8 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	460b      	mov	r3, r1
 8003302:	70fb      	strb	r3, [r7, #3]
	return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8003304:	1cfb      	adds	r3, r7, #3
 8003306:	461a      	mov	r2, r3
 8003308:	2101      	movs	r1, #1
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff ffe1 	bl	80032d2 <u8x8_byte_SendBytes>
 8003310:	4603      	mov	r3, r0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <u8x8_byte_4wire_sw_spi>:
    U8X8_MSG_BYTE_START_TRANSFER
    U8X8_MSG_BYTE_END_TRANSFER
 */

uint8_t u8x8_byte_4wire_sw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	b089      	sub	sp, #36	; 0x24
 8003320:	af00      	add	r7, sp, #0
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	607b      	str	r3, [r7, #4]
 8003326:	460b      	mov	r3, r1
 8003328:	72fb      	strb	r3, [r7, #11]
 800332a:	4613      	mov	r3, r2
 800332c:	72bb      	strb	r3, [r7, #10]
	uint8_t i, b;
	uint8_t *data;
	uint8_t takeover_edge = u8x8_GetSPIClockPhase(u8x8);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	7b1b      	ldrb	r3, [r3, #12]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	75fb      	strb	r3, [r7, #23]
	uint8_t not_takeover_edge = 1 - takeover_edge;
 800333a:	7dfb      	ldrb	r3, [r7, #23]
 800333c:	f1c3 0301 	rsb	r3, r3, #1
 8003340:	75bb      	strb	r3, [r7, #22]

	switch(msg)
 8003342:	7afb      	ldrb	r3, [r7, #11]
 8003344:	3b14      	subs	r3, #20
 8003346:	2b0c      	cmp	r3, #12
 8003348:	f200 80a4 	bhi.w	8003494 <u8x8_byte_4wire_sw_spi+0x178>
 800334c:	a201      	add	r2, pc, #4	; (adr r2, 8003354 <u8x8_byte_4wire_sw_spi+0x38>)
 800334e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003352:	bf00      	nop
 8003354:	08003417 	.word	0x08003417
 8003358:	08003495 	.word	0x08003495
 800335c:	08003495 	.word	0x08003495
 8003360:	08003389 	.word	0x08003389
 8003364:	0800344d 	.word	0x0800344d
 8003368:	08003471 	.word	0x08003471
 800336c:	08003495 	.word	0x08003495
 8003370:	08003495 	.word	0x08003495
 8003374:	08003495 	.word	0x08003495
 8003378:	08003495 	.word	0x08003495
 800337c:	08003495 	.word	0x08003495
 8003380:	08003495 	.word	0x08003495
 8003384:	0800343f 	.word	0x0800343f
	{
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t *)arg_ptr;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	61bb      	str	r3, [r7, #24]
		while( arg_int > 0 )
 800338c:	e03f      	b.n	800340e <u8x8_byte_4wire_sw_spi+0xf2>
		{
			b = *data;
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	77bb      	strb	r3, [r7, #30]
			data++;
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	3301      	adds	r3, #1
 8003398:	61bb      	str	r3, [r7, #24]
			arg_int--;
 800339a:	7abb      	ldrb	r3, [r7, #10]
 800339c:	3b01      	subs	r3, #1
 800339e:	72bb      	strb	r3, [r7, #10]
			for( i = 0; i < 8; i++ )
 80033a0:	2300      	movs	r3, #0
 80033a2:	77fb      	strb	r3, [r7, #31]
 80033a4:	e030      	b.n	8003408 <u8x8_byte_4wire_sw_spi+0xec>
			{
				if ( b & 128 )
 80033a6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	da05      	bge.n	80033ba <u8x8_byte_4wire_sw_spi+0x9e>
					u8x8_gpio_SetSPIData(u8x8, 1);
 80033ae:	2201      	movs	r2, #1
 80033b0:	2141      	movs	r1, #65	; 0x41
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 faf6 	bl	80039a4 <u8x8_gpio_call>
 80033b8:	e004      	b.n	80033c4 <u8x8_byte_4wire_sw_spi+0xa8>
				else
					u8x8_gpio_SetSPIData(u8x8, 0);
 80033ba:	2200      	movs	r2, #0
 80033bc:	2141      	movs	r1, #65	; 0x41
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 faf0 	bl	80039a4 <u8x8_gpio_call>
				b <<= 1;
 80033c4:	7fbb      	ldrb	r3, [r7, #30]
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	77bb      	strb	r3, [r7, #30]

				u8x8_gpio_SetSPIClock(u8x8, not_takeover_edge);
 80033ca:	7dbb      	ldrb	r3, [r7, #22]
 80033cc:	461a      	mov	r2, r3
 80033ce:	2140      	movs	r1, #64	; 0x40
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f000 fae7 	bl	80039a4 <u8x8_gpio_call>
				u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->sda_setup_time_ns);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	799b      	ldrb	r3, [r3, #6]
 80033dc:	461a      	mov	r2, r3
 80033de:	212c      	movs	r1, #44	; 0x2c
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 fadf 	bl	80039a4 <u8x8_gpio_call>
				u8x8_gpio_SetSPIClock(u8x8, takeover_edge);
 80033e6:	7dfb      	ldrb	r3, [r7, #23]
 80033e8:	461a      	mov	r2, r3
 80033ea:	2140      	movs	r1, #64	; 0x40
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 fad9 	bl	80039a4 <u8x8_gpio_call>
				u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->sck_pulse_width_ns);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	79db      	ldrb	r3, [r3, #7]
 80033f8:	461a      	mov	r2, r3
 80033fa:	212c      	movs	r1, #44	; 0x2c
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f000 fad1 	bl	80039a4 <u8x8_gpio_call>
			for( i = 0; i < 8; i++ )
 8003402:	7ffb      	ldrb	r3, [r7, #31]
 8003404:	3301      	adds	r3, #1
 8003406:	77fb      	strb	r3, [r7, #31]
 8003408:	7ffb      	ldrb	r3, [r7, #31]
 800340a:	2b07      	cmp	r3, #7
 800340c:	d9cb      	bls.n	80033a6 <u8x8_byte_4wire_sw_spi+0x8a>
		while( arg_int > 0 )
 800340e:	7abb      	ldrb	r3, [r7, #10]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1bc      	bne.n	800338e <u8x8_byte_4wire_sw_spi+0x72>
			}
		}
		break;
 8003414:	e040      	b.n	8003498 <u8x8_byte_4wire_sw_spi+0x17c>

	case U8X8_MSG_BYTE_INIT:
		/* disable chipselect */
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	785b      	ldrb	r3, [r3, #1]
 800341c:	461a      	mov	r2, r3
 800341e:	2149      	movs	r1, #73	; 0x49
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	f000 fabf 	bl	80039a4 <u8x8_gpio_call>
		/* no wait required here */

		/* for SPI: setup correct level of the clock signal */
		u8x8_gpio_SetSPIClock(u8x8, u8x8_GetSPIClockPhase(u8x8));
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	7b1b      	ldrb	r3, [r3, #12]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	b2db      	uxtb	r3, r3
 8003432:	461a      	mov	r2, r3
 8003434:	2140      	movs	r1, #64	; 0x40
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 fab4 	bl	80039a4 <u8x8_gpio_call>
		break;
 800343c:	e02c      	b.n	8003498 <u8x8_byte_4wire_sw_spi+0x17c>
	case U8X8_MSG_BYTE_SET_DC:
		u8x8_gpio_SetDC(u8x8, arg_int);
 800343e:	7abb      	ldrb	r3, [r7, #10]
 8003440:	461a      	mov	r2, r3
 8003442:	214a      	movs	r1, #74	; 0x4a
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f000 faad 	bl	80039a4 <u8x8_gpio_call>
		break;
 800344a:	e025      	b.n	8003498 <u8x8_byte_4wire_sw_spi+0x17c>
	case U8X8_MSG_BYTE_START_TRANSFER:
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_enable_level);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	461a      	mov	r2, r3
 8003454:	2149      	movs	r1, #73	; 0x49
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f000 faa4 	bl	80039a4 <u8x8_gpio_call>
		u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->post_chip_enable_wait_ns, NULL);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	695c      	ldr	r4, [r3, #20]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	789a      	ldrb	r2, [r3, #2]
 8003466:	2300      	movs	r3, #0
 8003468:	212c      	movs	r1, #44	; 0x2c
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	47a0      	blx	r4
		break;
 800346e:	e013      	b.n	8003498 <u8x8_byte_4wire_sw_spi+0x17c>
	case U8X8_MSG_BYTE_END_TRANSFER:
		u8x8->gpio_and_delay_cb(u8x8, U8X8_MSG_DELAY_NANO, u8x8->display_info->pre_chip_disable_wait_ns, NULL);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	695c      	ldr	r4, [r3, #20]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	78da      	ldrb	r2, [r3, #3]
 800347a:	2300      	movs	r3, #0
 800347c:	212c      	movs	r1, #44	; 0x2c
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	47a0      	blx	r4
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	785b      	ldrb	r3, [r3, #1]
 8003488:	461a      	mov	r2, r3
 800348a:	2149      	movs	r1, #73	; 0x49
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 fa89 	bl	80039a4 <u8x8_gpio_call>
		break;
 8003492:	e001      	b.n	8003498 <u8x8_byte_4wire_sw_spi+0x17c>
	default:
		return 0;
 8003494:	2300      	movs	r3, #0
 8003496:	e000      	b.n	800349a <u8x8_byte_4wire_sw_spi+0x17e>
	}
	return 1;
 8003498:	2301      	movs	r3, #1
}
 800349a:	4618      	mov	r0, r3
 800349c:	3724      	adds	r7, #36	; 0x24
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd90      	pop	{r4, r7, pc}
 80034a2:	bf00      	nop

080034a4 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80034a4:	b590      	push	{r4, r7, lr}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	68dc      	ldr	r4, [r3, #12]
 80034b4:	78fa      	ldrb	r2, [r7, #3]
 80034b6:	2300      	movs	r3, #0
 80034b8:	2115      	movs	r1, #21
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	47a0      	blx	r4
 80034be:	4603      	mov	r3, r0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd90      	pop	{r4, r7, pc}

080034c8 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 80034c8:	b590      	push	{r4, r7, lr}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68dc      	ldr	r4, [r3, #12]
 80034d8:	78fa      	ldrb	r2, [r7, #3]
 80034da:	2300      	movs	r3, #0
 80034dc:	2116      	movs	r1, #22
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	47a0      	blx	r4
 80034e2:	4603      	mov	r3, r0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd90      	pop	{r4, r7, pc}

080034ec <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80034ec:	b590      	push	{r4, r7, lr}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	460b      	mov	r3, r1
 80034f6:	607a      	str	r2, [r7, #4]
 80034f8:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	68dc      	ldr	r4, [r3, #12]
 80034fe:	7afa      	ldrb	r2, [r7, #11]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2117      	movs	r1, #23
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	47a0      	blx	r4
 8003508:	4603      	mov	r3, r0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	bd90      	pop	{r4, r7, pc}

08003512 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8003512:	b590      	push	{r4, r7, lr}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68dc      	ldr	r4, [r3, #12]
 800351e:	2300      	movs	r3, #0
 8003520:	2200      	movs	r2, #0
 8003522:	2118      	movs	r1, #24
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	47a0      	blx	r4
 8003528:	4603      	mov	r3, r0
}
 800352a:	4618      	mov	r0, r3
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	bd90      	pop	{r4, r7, pc}

08003532 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8003532:	b590      	push	{r4, r7, lr}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68dc      	ldr	r4, [r3, #12]
 800353e:	2300      	movs	r3, #0
 8003540:	2200      	movs	r2, #0
 8003542:	2119      	movs	r1, #25
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	47a0      	blx	r4
 8003548:	4603      	mov	r3, r0
}
 800354a:	4618      	mov	r0, r3
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	bd90      	pop	{r4, r7, pc}

08003552 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8003552:	b590      	push	{r4, r7, lr}
 8003554:	b085      	sub	sp, #20
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]
 800355a:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	73fb      	strb	r3, [r7, #15]
    data++;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	3301      	adds	r3, #1
 8003566:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8003568:	7bfb      	ldrb	r3, [r7, #15]
 800356a:	2b17      	cmp	r3, #23
 800356c:	d017      	beq.n	800359e <u8x8_cad_SendSequence+0x4c>
 800356e:	2b17      	cmp	r3, #23
 8003570:	dc02      	bgt.n	8003578 <u8x8_cad_SendSequence+0x26>
 8003572:	2b15      	cmp	r3, #21
 8003574:	db37      	blt.n	80035e6 <u8x8_cad_SendSequence+0x94>
 8003576:	e004      	b.n	8003582 <u8x8_cad_SendSequence+0x30>
 8003578:	2b19      	cmp	r3, #25
 800357a:	dd1e      	ble.n	80035ba <u8x8_cad_SendSequence+0x68>
 800357c:	2bfe      	cmp	r3, #254	; 0xfe
 800357e:	d024      	beq.n	80035ca <u8x8_cad_SendSequence+0x78>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8003580:	e031      	b.n	80035e6 <u8x8_cad_SendSequence+0x94>
	  v = *data;
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68dc      	ldr	r4, [r3, #12]
 800358c:	7bba      	ldrb	r2, [r7, #14]
 800358e:	7bf9      	ldrb	r1, [r7, #15]
 8003590:	2300      	movs	r3, #0
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	47a0      	blx	r4
	  data++;
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	3301      	adds	r3, #1
 800359a:	603b      	str	r3, [r7, #0]
	  break;
 800359c:	e022      	b.n	80035e4 <u8x8_cad_SendSequence+0x92>
	  v = *data;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80035a4:	f107 030e 	add.w	r3, r7, #14
 80035a8:	461a      	mov	r2, r3
 80035aa:	2101      	movs	r1, #1
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff ff9d 	bl	80034ec <u8x8_cad_SendData>
	  data++;
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	3301      	adds	r3, #1
 80035b6:	603b      	str	r3, [r7, #0]
	  break;
 80035b8:	e014      	b.n	80035e4 <u8x8_cad_SendSequence+0x92>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68dc      	ldr	r4, [r3, #12]
 80035be:	7bf9      	ldrb	r1, [r7, #15]
 80035c0:	2300      	movs	r3, #0
 80035c2:	2200      	movs	r2, #0
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	47a0      	blx	r4
	  break;
 80035c8:	e00c      	b.n	80035e4 <u8x8_cad_SendSequence+0x92>
	  v = *data;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80035d0:	7bbb      	ldrb	r3, [r7, #14]
 80035d2:	461a      	mov	r2, r3
 80035d4:	2129      	movs	r1, #41	; 0x29
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 f9e4 	bl	80039a4 <u8x8_gpio_call>
	  data++;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	3301      	adds	r3, #1
 80035e0:	603b      	str	r3, [r7, #0]
	  break;
 80035e2:	bf00      	nop
    cmd = *data;
 80035e4:	e7ba      	b.n	800355c <u8x8_cad_SendSequence+0xa>
	return;
 80035e6:	bf00      	nop
    }
  }
}
 80035e8:	3714      	adds	r7, #20
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd90      	pop	{r4, r7, pc}
	...

080035f0 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80035f0:	b590      	push	{r4, r7, lr}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	607b      	str	r3, [r7, #4]
 80035fa:	460b      	mov	r3, r1
 80035fc:	72fb      	strb	r3, [r7, #11]
 80035fe:	4613      	mov	r3, r2
 8003600:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8003602:	7afb      	ldrb	r3, [r7, #11]
 8003604:	3b14      	subs	r3, #20
 8003606:	2b05      	cmp	r3, #5
 8003608:	d82f      	bhi.n	800366a <u8x8_cad_001+0x7a>
 800360a:	a201      	add	r2, pc, #4	; (adr r2, 8003610 <u8x8_cad_001+0x20>)
 800360c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003610:	08003659 	.word	0x08003659
 8003614:	08003629 	.word	0x08003629
 8003618:	0800363d 	.word	0x0800363d
 800361c:	08003651 	.word	0x08003651
 8003620:	08003659 	.word	0x08003659
 8003624:	08003659 	.word	0x08003659
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8003628:	2100      	movs	r1, #0
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f7ff fe3f 	bl	80032ae <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8003630:	7abb      	ldrb	r3, [r7, #10]
 8003632:	4619      	mov	r1, r3
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f7ff fe5f 	bl	80032f8 <u8x8_byte_SendByte>
      break;
 800363a:	e018      	b.n	800366e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 800363c:	2100      	movs	r1, #0
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f7ff fe35 	bl	80032ae <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8003644:	7abb      	ldrb	r3, [r7, #10]
 8003646:	4619      	mov	r1, r3
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f7ff fe55 	bl	80032f8 <u8x8_byte_SendByte>
      break;
 800364e:	e00e      	b.n	800366e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8003650:	2101      	movs	r1, #1
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f7ff fe2b 	bl	80032ae <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	691c      	ldr	r4, [r3, #16]
 800365c:	7aba      	ldrb	r2, [r7, #10]
 800365e:	7af9      	ldrb	r1, [r7, #11]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	47a0      	blx	r4
 8003666:	4603      	mov	r3, r0
 8003668:	e002      	b.n	8003670 <u8x8_cad_001+0x80>
    default:
      return 0;
 800366a:	2300      	movs	r3, #0
 800366c:	e000      	b.n	8003670 <u8x8_cad_001+0x80>
  }
  return 1;
 800366e:	2301      	movs	r3, #1
}
 8003670:	4618      	mov	r0, r3
 8003672:	3714      	adds	r7, #20
 8003674:	46bd      	mov	sp, r7
 8003676:	bd90      	pop	{r4, r7, pc}

08003678 <u8x8_d_ssd1306_sh1106_generic>:
  U8X8_END()             			/* end of sequence */
};


static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	607b      	str	r3, [r7, #4]
 8003682:	460b      	mov	r3, r1
 8003684:	72fb      	strb	r3, [r7, #11]
 8003686:	4613      	mov	r3, r2
 8003688:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 800368a:	7afb      	ldrb	r3, [r7, #11]
 800368c:	3b0b      	subs	r3, #11
 800368e:	2b04      	cmp	r3, #4
 8003690:	f200 8087 	bhi.w	80037a2 <u8x8_d_ssd1306_sh1106_generic+0x12a>
 8003694:	a201      	add	r2, pc, #4	; (adr r2, 800369c <u8x8_d_ssd1306_sh1106_generic+0x24>)
 8003696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800369a:	bf00      	nop
 800369c:	080036b1 	.word	0x080036b1
 80036a0:	080037a3 	.word	0x080037a3
 80036a4:	080036cb 	.word	0x080036cb
 80036a8:	080036f9 	.word	0x080036f9
 80036ac:	08003719 	.word	0x08003719
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 80036b0:	7abb      	ldrb	r3, [r7, #10]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d104      	bne.n	80036c0 <u8x8_d_ssd1306_sh1106_generic+0x48>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
 80036b6:	493e      	ldr	r1, [pc, #248]	; (80037b0 <u8x8_d_ssd1306_sh1106_generic+0x138>)
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f7ff ff4a 	bl	8003552 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
      break;
 80036be:	e072      	b.n	80037a6 <u8x8_d_ssd1306_sh1106_generic+0x12e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 80036c0:	493c      	ldr	r1, [pc, #240]	; (80037b4 <u8x8_d_ssd1306_sh1106_generic+0x13c>)
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f7ff ff45 	bl	8003552 <u8x8_cad_SendSequence>
      break;
 80036c8:	e06d      	b.n	80037a6 <u8x8_d_ssd1306_sh1106_generic+0x12e>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 80036ca:	7abb      	ldrb	r3, [r7, #10]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d109      	bne.n	80036e4 <u8x8_d_ssd1306_sh1106_generic+0x6c>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 80036d0:	4939      	ldr	r1, [pc, #228]	; (80037b8 <u8x8_d_ssd1306_sh1106_generic+0x140>)
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f7ff ff3d 	bl	8003552 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	7c9a      	ldrb	r2, [r3, #18]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	779a      	strb	r2, [r3, #30]
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 80036e2:	e060      	b.n	80037a6 <u8x8_d_ssd1306_sh1106_generic+0x12e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 80036e4:	4935      	ldr	r1, [pc, #212]	; (80037bc <u8x8_d_ssd1306_sh1106_generic+0x144>)
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f7ff ff33 	bl	8003552 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	7cda      	ldrb	r2, [r3, #19]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	779a      	strb	r2, [r3, #30]
      break;
 80036f6:	e056      	b.n	80037a6 <u8x8_d_ssd1306_sh1106_generic+0x12e>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f7ff ff0a 	bl	8003512 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80036fe:	2181      	movs	r1, #129	; 0x81
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f7ff fecf 	bl	80034a4 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 8003706:	7abb      	ldrb	r3, [r7, #10]
 8003708:	4619      	mov	r1, r3
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f7ff fedc 	bl	80034c8 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f7ff ff0e 	bl	8003532 <u8x8_cad_EndTransfer>
      break;
 8003716:	e046      	b.n	80037a6 <u8x8_d_ssd1306_sh1106_generic+0x12e>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f7ff fefa 	bl	8003512 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	795b      	ldrb	r3, [r3, #5]
 8003722:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8003724:	7dfb      	ldrb	r3, [r7, #23]
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	7f9a      	ldrb	r2, [r3, #30]
 800372e:	7dfb      	ldrb	r3, [r7, #23]
 8003730:	4413      	add	r3, r2
 8003732:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 8003734:	2140      	movs	r1, #64	; 0x40
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f7ff feb4 	bl	80034a4 <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 800373c:	7dfb      	ldrb	r3, [r7, #23]
 800373e:	091b      	lsrs	r3, r3, #4
 8003740:	b2db      	uxtb	r3, r3
 8003742:	f043 0310 	orr.w	r3, r3, #16
 8003746:	b2db      	uxtb	r3, r3
 8003748:	4619      	mov	r1, r3
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f7ff feaa 	bl	80034a4 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 8003750:	7dfb      	ldrb	r3, [r7, #23]
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	b2db      	uxtb	r3, r3
 8003758:	4619      	mov	r1, r3
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f7ff feb4 	bl	80034c8 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should be SendCmd */
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	799b      	ldrb	r3, [r3, #6]
 8003764:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8003768:	b2db      	uxtb	r3, r3
 800376a:	4619      	mov	r1, r3
 800376c:	68f8      	ldr	r0, [r7, #12]
 800376e:	f7ff feab 	bl	80034c8 <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	791b      	ldrb	r3, [r3, #4]
 8003776:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 800377e:	7dbb      	ldrb	r3, [r7, #22]
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	b2db      	uxtb	r3, r3
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4619      	mov	r1, r3
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f7ff feaf 	bl	80034ec <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 800378e:	7abb      	ldrb	r3, [r7, #10]
 8003790:	3b01      	subs	r3, #1
 8003792:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8003794:	7abb      	ldrb	r3, [r7, #10]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1eb      	bne.n	8003772 <u8x8_d_ssd1306_sh1106_generic+0xfa>
      
      u8x8_cad_EndTransfer(u8x8);
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f7ff fec9 	bl	8003532 <u8x8_cad_EndTransfer>
      break;
 80037a0:	e001      	b.n	80037a6 <u8x8_d_ssd1306_sh1106_generic+0x12e>
    default:
      return 0;
 80037a2:	2300      	movs	r3, #0
 80037a4:	e000      	b.n	80037a8 <u8x8_d_ssd1306_sh1106_generic+0x130>
  }
  return 1;
 80037a6:	2301      	movs	r3, #1
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	0800ce70 	.word	0x0800ce70
 80037b4:	0800ce78 	.word	0x0800ce78
 80037b8:	0800ce80 	.word	0x0800ce80
 80037bc:	0800ce88 	.word	0x0800ce88

080037c0 <u8x8_d_ssd1306_128x64_noname>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1306_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	607b      	str	r3, [r7, #4]
 80037ca:	460b      	mov	r3, r1
 80037cc:	72fb      	strb	r3, [r7, #11]
 80037ce:	4613      	mov	r3, r2
 80037d0:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 80037d2:	7aba      	ldrb	r2, [r7, #10]
 80037d4:	7af9      	ldrb	r1, [r7, #11]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f7ff ff4d 	bl	8003678 <u8x8_d_ssd1306_sh1106_generic>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <u8x8_d_ssd1306_128x64_noname+0x28>
    return 1;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e014      	b.n	8003812 <u8x8_d_ssd1306_128x64_noname+0x52>
  
  switch(msg)
 80037e8:	7afb      	ldrb	r3, [r7, #11]
 80037ea:	2b09      	cmp	r3, #9
 80037ec:	d009      	beq.n	8003802 <u8x8_d_ssd1306_128x64_noname+0x42>
 80037ee:	2b0a      	cmp	r3, #10
 80037f0:	d10c      	bne.n	800380c <u8x8_d_ssd1306_128x64_noname+0x4c>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 f828 	bl	8003848 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 80037f8:	4908      	ldr	r1, [pc, #32]	; (800381c <u8x8_d_ssd1306_128x64_noname+0x5c>)
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f7ff fea9 	bl	8003552 <u8x8_cad_SendSequence>
      break;
 8003800:	e006      	b.n	8003810 <u8x8_d_ssd1306_128x64_noname+0x50>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 8003802:	4907      	ldr	r1, [pc, #28]	; (8003820 <u8x8_d_ssd1306_128x64_noname+0x60>)
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	f000 f80d 	bl	8003824 <u8x8_d_helper_display_setup_memory>
      break;
 800380a:	e001      	b.n	8003810 <u8x8_d_ssd1306_128x64_noname+0x50>
    default:
      return 0;
 800380c:	2300      	movs	r3, #0
 800380e:	e000      	b.n	8003812 <u8x8_d_ssd1306_128x64_noname+0x52>
  }
  return 1;
 8003810:	2301      	movs	r3, #1
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	0800ce38 	.word	0x0800ce38
 8003820:	0800ce90 	.word	0x0800ce90

08003824 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	7c9a      	ldrb	r2, [r3, #18]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	779a      	strb	r2, [r3, #30]
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	bc80      	pop	{r7}
 8003846:	4770      	bx	lr

08003848 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8003848:	b590      	push	{r4, r7, lr}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	695c      	ldr	r4, [r3, #20]
 8003854:	2300      	movs	r3, #0
 8003856:	2200      	movs	r2, #0
 8003858:	2128      	movs	r1, #40	; 0x28
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68dc      	ldr	r4, [r3, #12]
 8003862:	2300      	movs	r3, #0
 8003864:	2200      	movs	r2, #0
 8003866:	2114      	movs	r1, #20
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800386c:	2201      	movs	r2, #1
 800386e:	214b      	movs	r1, #75	; 0x4b
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 f897 	bl	80039a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	791b      	ldrb	r3, [r3, #4]
 800387c:	461a      	mov	r2, r3
 800387e:	2129      	movs	r1, #41	; 0x29
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f000 f88f 	bl	80039a4 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8003886:	2200      	movs	r2, #0
 8003888:	214b      	movs	r1, #75	; 0x4b
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f000 f88a 	bl	80039a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	791b      	ldrb	r3, [r3, #4]
 8003896:	461a      	mov	r2, r3
 8003898:	2129      	movs	r1, #41	; 0x29
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f882 	bl	80039a4 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80038a0:	2201      	movs	r2, #1
 80038a2:	214b      	movs	r1, #75	; 0x4b
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 f87d 	bl	80039a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	795b      	ldrb	r3, [r3, #5]
 80038b0:	461a      	mov	r2, r3
 80038b2:	2129      	movs	r1, #41	; 0x29
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 f875 	bl	80039a4 <u8x8_gpio_call>
}    
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd90      	pop	{r4, r7, pc}

080038c2 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80038c2:	b590      	push	{r4, r7, lr}
 80038c4:	b085      	sub	sp, #20
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
 80038ca:	4608      	mov	r0, r1
 80038cc:	4611      	mov	r1, r2
 80038ce:	461a      	mov	r2, r3
 80038d0:	4603      	mov	r3, r0
 80038d2:	70fb      	strb	r3, [r7, #3]
 80038d4:	460b      	mov	r3, r1
 80038d6:	70bb      	strb	r3, [r7, #2]
 80038d8:	4613      	mov	r3, r2
 80038da:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80038dc:	78fb      	ldrb	r3, [r7, #3]
 80038de:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 80038e0:	78bb      	ldrb	r3, [r7, #2]
 80038e2:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 80038e4:	787b      	ldrb	r3, [r7, #1]
 80038e6:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689c      	ldr	r4, [r3, #8]
 80038f0:	f107 0308 	add.w	r3, r7, #8
 80038f4:	2201      	movs	r2, #1
 80038f6:	210f      	movs	r1, #15
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	47a0      	blx	r4
 80038fc:	4603      	mov	r3, r0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	bd90      	pop	{r4, r7, pc}

08003906 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8003906:	b590      	push	{r4, r7, lr}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689c      	ldr	r4, [r3, #8]
 8003912:	2300      	movs	r3, #0
 8003914:	2200      	movs	r2, #0
 8003916:	2109      	movs	r1, #9
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	47a0      	blx	r4
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	bd90      	pop	{r4, r7, pc}

08003924 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8003924:	b590      	push	{r4, r7, lr}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	689c      	ldr	r4, [r3, #8]
 8003930:	2300      	movs	r3, #0
 8003932:	2200      	movs	r2, #0
 8003934:	210a      	movs	r1, #10
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	47a0      	blx	r4
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	bd90      	pop	{r4, r7, pc}

08003942 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8003942:	b590      	push	{r4, r7, lr}
 8003944:	b083      	sub	sp, #12
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	460b      	mov	r3, r1
 800394c:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689c      	ldr	r4, [r3, #8]
 8003952:	78fa      	ldrb	r2, [r7, #3]
 8003954:	2300      	movs	r3, #0
 8003956:	210b      	movs	r1, #11
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	47a0      	blx	r4
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	bd90      	pop	{r4, r7, pc}

08003964 <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 8003964:	b590      	push	{r4, r7, lr}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	460b      	mov	r3, r1
 800396e:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689c      	ldr	r4, [r3, #8]
 8003974:	78fa      	ldrb	r2, [r7, #3]
 8003976:	2300      	movs	r3, #0
 8003978:	210e      	movs	r1, #14
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	47a0      	blx	r4
}
 800397e:	bf00      	nop
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	bd90      	pop	{r4, r7, pc}

08003986 <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8003986:	b590      	push	{r4, r7, lr}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689c      	ldr	r4, [r3, #8]
 8003992:	2300      	movs	r3, #0
 8003994:	2200      	movs	r2, #0
 8003996:	2110      	movs	r1, #16
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	47a0      	blx	r4
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd90      	pop	{r4, r7, pc}

080039a4 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80039a4:	b590      	push	{r4, r7, lr}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	70fb      	strb	r3, [r7, #3]
 80039b0:	4613      	mov	r3, r2
 80039b2:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	695c      	ldr	r4, [r3, #20]
 80039b8:	78ba      	ldrb	r2, [r7, #2]
 80039ba:	78f9      	ldrb	r1, [r7, #3]
 80039bc:	2300      	movs	r3, #0
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	47a0      	blx	r4
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd90      	pop	{r4, r7, pc}

080039ca <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80039ca:	b480      	push	{r7}
 80039cc:	b085      	sub	sp, #20
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	60f8      	str	r0, [r7, #12]
 80039d2:	607b      	str	r3, [r7, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	72fb      	strb	r3, [r7, #11]
 80039d8:	4613      	mov	r3, r2
 80039da:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3714      	adds	r7, #20
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr

080039e8 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a11      	ldr	r2, [pc, #68]	; (8003a40 <u8x8_SetupDefaults+0x58>)
 80039fa:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a10      	ldr	r2, [pc, #64]	; (8003a40 <u8x8_SetupDefaults+0x58>)
 8003a00:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a0e      	ldr	r2, [pc, #56]	; (8003a40 <u8x8_SetupDefaults+0x58>)
 8003a06:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a0d      	ldr	r2, [pc, #52]	; (8003a40 <u8x8_SetupDefaults+0x58>)
 8003a0c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	77da      	strb	r2, [r3, #31]
    u8x8->device_address = 0;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    u8x8->i2c_address = 255;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	22ff      	movs	r2, #255	; 0xff
 8003a28:	f883 2020 	strb.w	r2, [r3, #32]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	22ff      	movs	r2, #255	; 0xff
 8003a30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bc80      	pop	{r7}
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	080039cb 	.word	0x080039cb

08003a44 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
 8003a50:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f7ff ffc8 	bl	80039e8 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f7ff ff48 	bl	8003906 <u8x8_SetupMemory>
}
 8003a76:	bf00      	nop
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
	...

08003a80 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	4603      	mov	r3, r0
 8003a88:	6039      	str	r1, [r7, #0]
 8003a8a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8003a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	da0b      	bge.n	8003aac <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003a94:	490d      	ldr	r1, [pc, #52]	; (8003acc <NVIC_SetPriority+0x4c>)
 8003a96:	79fb      	ldrb	r3, [r7, #7]
 8003a98:	f003 030f 	and.w	r3, r3, #15
 8003a9c:	3b04      	subs	r3, #4
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	b2d2      	uxtb	r2, r2
 8003aa2:	0112      	lsls	r2, r2, #4
 8003aa4:	b2d2      	uxtb	r2, r2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8003aaa:	e009      	b.n	8003ac0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003aac:	4908      	ldr	r1, [pc, #32]	; (8003ad0 <NVIC_SetPriority+0x50>)
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	683a      	ldr	r2, [r7, #0]
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	0112      	lsls	r2, r2, #4
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	440b      	add	r3, r1
 8003abc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bc80      	pop	{r7}
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	e000ed00 	.word	0xe000ed00
 8003ad0:	e000e100 	.word	0xe000e100

08003ad4 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
    \param [in]       SubPriority  Sub priority value (starting from 0)
    \return                        Encoded priority for the interrupt
 */
static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b089      	sub	sp, #36	; 0x24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f003 0307 	and.w	r3, r3, #7
 8003ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	f1c3 0307 	rsb	r3, r3, #7
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	bf28      	it	cs
 8003af2:	2304      	movcs	r3, #4
 8003af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	3304      	adds	r3, #4
 8003afa:	2b06      	cmp	r3, #6
 8003afc:	d902      	bls.n	8003b04 <NVIC_EncodePriority+0x30>
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	3b03      	subs	r3, #3
 8003b02:	e000      	b.n	8003b06 <NVIC_EncodePriority+0x32>
 8003b04:	2300      	movs	r3, #0
 8003b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8003b08:	2201      	movs	r2, #1
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	3b01      	subs	r3, #1
 8003b12:	461a      	mov	r2, r3
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	401a      	ands	r2, r3
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	409a      	lsls	r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	fa01 f303 	lsl.w	r3, r1, r3
 8003b24:	3b01      	subs	r3, #1
 8003b26:	4619      	mov	r1, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	400b      	ands	r3, r1
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8003b2c:	4313      	orrs	r3, r2
         );
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3724      	adds	r7, #36	; 0x24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bc80      	pop	{r7}
 8003b36:	4770      	bx	lr

08003b38 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b46:	d301      	bcc.n	8003b4c <SysTick_Config+0x14>
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e011      	b.n	8003b70 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8003b4c:	4a0a      	ldr	r2, [pc, #40]	; (8003b78 <SysTick_Config+0x40>)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b54:	3b01      	subs	r3, #1
 8003b56:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8003b58:	210f      	movs	r1, #15
 8003b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b5e:	f7ff ff8f 	bl	8003a80 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8003b62:	4b05      	ldr	r3, [pc, #20]	; (8003b78 <SysTick_Config+0x40>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b68:	4b03      	ldr	r3, [pc, #12]	; (8003b78 <SysTick_Config+0x40>)
 8003b6a:	2207      	movs	r2, #7
 8003b6c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3708      	adds	r7, #8
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	e000e010 	.word	0xe000e010

08003b7c <main>:
 **  Abstract: main program
 **
 **===========================================================================
 */
int main(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b0e0      	sub	sp, #384	; 0x180
 8003b80:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8003b82:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003b86:	f7fd f923 	bl	8000dd0 <NVIC_PriorityGroupConfig>
	setupSystick((uint16_t)TICK_FREQ);
 8003b8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b8e:	f000 feb9 	bl	8004904 <setupSystick>
	setupDisplay();
 8003b92:	f000 ff13 	bl	80049bc <setupDisplay>
	setupClockTimer();
 8003b96:	f001 f9bf 	bl	8004f18 <setupClockTimer>
	while(setupNetwork()!=SUCCESS);
 8003b9a:	bf00      	nop
 8003b9c:	f001 f9f4 	bl	8004f88 <setupNetwork>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d1fa      	bne.n	8003b9c <main+0x20>
	if (getNTPTime()==SUCCESS) updateclock = 0;
 8003ba6:	f001 faed 	bl	8005184 <getNTPTime>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d102      	bne.n	8003bb6 <main+0x3a>
 8003bb0:	4b8f      	ldr	r3, [pc, #572]	; (8003df0 <main+0x274>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	601a      	str	r2, [r3, #0]
	setupButton();
 8003bb6:	f000 fec5 	bl	8004944 <setupButton>

	currentscreen = 1;
 8003bba:	4b8e      	ldr	r3, [pc, #568]	; (8003df4 <main+0x278>)
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	601a      	str	r2, [r3, #0]
	//	u8g2_ClearBuffer(&u8g2);
	//	u8g2_SendBuffer(&u8g2);

	char c[300] = "";
 8003bc0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	601a      	str	r2, [r3, #0]
 8003bc8:	3304      	adds	r3, #4
 8003bca:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003bce:	2100      	movs	r1, #0
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f001 ff80 	bl	8005ad6 <memset>

	char connection_number;

	while(1)
	{
		if(updateclock) if (getNTPTime()==SUCCESS) updateclock = 0;
 8003bd6:	4b86      	ldr	r3, [pc, #536]	; (8003df0 <main+0x274>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d007      	beq.n	8003bee <main+0x72>
 8003bde:	f001 fad1 	bl	8005184 <getNTPTime>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d102      	bne.n	8003bee <main+0x72>
 8003be8:	4b81      	ldr	r3, [pc, #516]	; (8003df0 <main+0x274>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	601a      	str	r2, [r3, #0]

		if(networkcheck)
 8003bee:	4b82      	ldr	r3, [pc, #520]	; (8003df8 <main+0x27c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d010      	beq.n	8003c18 <main+0x9c>
		{
			if (checkNetwork()==ERROR)
 8003bf6:	f000 f90f 	bl	8003e18 <checkNetwork>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d108      	bne.n	8003c12 <main+0x96>
			{
				if(startNetwork()==SUCCESS) networkcheck = 0;
 8003c00:	f001 fa18 	bl	8005034 <startNetwork>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d106      	bne.n	8003c18 <main+0x9c>
 8003c0a:	4b7b      	ldr	r3, [pc, #492]	; (8003df8 <main+0x27c>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	e002      	b.n	8003c18 <main+0x9c>
			}
			else
			{
				networkcheck = 0;
 8003c12:	4b79      	ldr	r3, [pc, #484]	; (8003df8 <main+0x27c>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
			}
		}

		delay(100);
 8003c18:	2064      	movs	r0, #100	; 0x64
 8003c1a:	f001 fa7d 	bl	8005118 <delay>
		getUntilch(c,'\n',sizeof(c));
 8003c1e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c22:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c26:	210a      	movs	r1, #10
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f001 f947 	bl	8004ebc <getUntilch>

		if(startsWith("WIFI DISCONNECT",c)) while(startNetwork()==ERROR);
 8003c2e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c32:	4619      	mov	r1, r3
 8003c34:	4871      	ldr	r0, [pc, #452]	; (8003dfc <main+0x280>)
 8003c36:	f001 fa83 	bl	8005140 <startsWith>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d005      	beq.n	8003c4c <main+0xd0>
 8003c40:	bf00      	nop
 8003c42:	f001 f9f7 	bl	8005034 <startNetwork>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0fa      	beq.n	8003c42 <main+0xc6>

		if(startsWith("+IPD",(c)))
 8003c4c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c50:	4619      	mov	r1, r3
 8003c52:	486b      	ldr	r0, [pc, #428]	; (8003e00 <main+0x284>)
 8003c54:	f001 fa74 	bl	8005140 <startsWith>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0bb      	beq.n	8003bd6 <main+0x5a>
		{
			connection_number = *(c+5);
 8003c5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c62:	795b      	ldrb	r3, [r3, #5]
 8003c64:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
			delay(200);
 8003c68:	20c8      	movs	r0, #200	; 0xc8
 8003c6a:	f001 fa55 	bl	8005118 <delay>
			int findframestart = 0;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
			while(c[findframestart]!=':')
 8003c74:	e004      	b.n	8003c80 <main+0x104>
			{
				findframestart++;
 8003c76:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
			while(c[findframestart]!=':')
 8003c80:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003c84:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8003c88:	4413      	add	r3, r2
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	2b3a      	cmp	r3, #58	; 0x3a
 8003c8e:	d1f2      	bne.n	8003c76 <main+0xfa>
			}
			findframestart++;
 8003c90:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8003c94:	3301      	adds	r3, #1
 8003c96:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
			if(startsWith("GET",c+findframestart))
 8003c9a:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8003c9e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003ca2:	4413      	add	r3, r2
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	4857      	ldr	r0, [pc, #348]	; (8003e04 <main+0x288>)
 8003ca8:	f001 fa4a 	bl	8005140 <startsWith>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d006      	beq.n	8003cc0 <main+0x144>
			{
				sendWebPage(1,connection_number);
 8003cb2:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	2001      	movs	r0, #1
 8003cba:	f000 fd37 	bl	800472c <sendWebPage>
 8003cbe:	e78a      	b.n	8003bd6 <main+0x5a>
			}
			else if(startsWith("POST",c+findframestart))
 8003cc0:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8003cc4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003cc8:	4413      	add	r3, r2
 8003cca:	4619      	mov	r1, r3
 8003ccc:	484e      	ldr	r0, [pc, #312]	; (8003e08 <main+0x28c>)
 8003cce:	f001 fa37 	bl	8005140 <startsWith>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	f43f af7e 	beq.w	8003bd6 <main+0x5a>
			{

				do
				{
					getUntilch(c,'\n',sizeof(c));
 8003cda:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003cde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003ce2:	210a      	movs	r1, #10
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f001 f8e9 	bl	8004ebc <getUntilch>
				} while(!startsWith("nameid=",c));
 8003cea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4846      	ldr	r0, [pc, #280]	; (8003e0c <main+0x290>)
 8003cf2:	f001 fa25 	bl	8005140 <startsWith>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0ee      	beq.n	8003cda <main+0x15e>

				int i = 0;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
				char urimessage[MESSAGE_LENGTH];
				while (c[i+7]!='&')
 8003d02:	e010      	b.n	8003d26 <main+0x1aa>
				{
					urimessage[i] = c[i+7];
 8003d04:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d08:	3307      	adds	r3, #7
 8003d0a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003d0e:	5cd1      	ldrb	r1, [r2, r3]
 8003d10:	1d3a      	adds	r2, r7, #4
 8003d12:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d16:	4413      	add	r3, r2
 8003d18:	460a      	mov	r2, r1
 8003d1a:	701a      	strb	r2, [r3, #0]
					i++;
 8003d1c:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d20:	3301      	adds	r3, #1
 8003d22:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
				while (c[i+7]!='&')
 8003d26:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d2a:	3307      	adds	r3, #7
 8003d2c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003d30:	5cd3      	ldrb	r3, [r2, r3]
 8003d32:	2b26      	cmp	r3, #38	; 0x26
 8003d34:	d1e6      	bne.n	8003d04 <main+0x188>
				}
				urimessage[i++] = ':';
 8003d36:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d3a:	1c5a      	adds	r2, r3, #1
 8003d3c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003d40:	1d3a      	adds	r2, r7, #4
 8003d42:	213a      	movs	r1, #58	; 0x3a
 8003d44:	54d1      	strb	r1, [r2, r3]
				urimessage[i++] = ' ';
 8003d46:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d4a:	1c5a      	adds	r2, r3, #1
 8003d4c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003d50:	1d3a      	adds	r2, r7, #4
 8003d52:	2120      	movs	r1, #32
 8003d54:	54d1      	strb	r1, [r2, r3]

				while (c[i+14]!='&')
 8003d56:	e010      	b.n	8003d7a <main+0x1fe>
				{
					urimessage[i] = c[i+14];
 8003d58:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d5c:	330e      	adds	r3, #14
 8003d5e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003d62:	5cd1      	ldrb	r1, [r2, r3]
 8003d64:	1d3a      	adds	r2, r7, #4
 8003d66:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d6a:	4413      	add	r3, r2
 8003d6c:	460a      	mov	r2, r1
 8003d6e:	701a      	strb	r2, [r3, #0]
					i++;
 8003d70:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d74:	3301      	adds	r3, #1
 8003d76:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
				while (c[i+14]!='&')
 8003d7a:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d7e:	330e      	adds	r3, #14
 8003d80:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003d84:	5cd3      	ldrb	r3, [r2, r3]
 8003d86:	2b26      	cmp	r3, #38	; 0x26
 8003d88:	d1e6      	bne.n	8003d58 <main+0x1dc>
				}
				urimessage[i++] = '\0';
 8003d8a:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003d94:	1d3a      	adds	r2, r7, #4
 8003d96:	2100      	movs	r1, #0
 8003d98:	54d1      	strb	r1, [r2, r3]

				urldecode2(messages[currentmessage],urimessage);
 8003d9a:	4b1d      	ldr	r3, [pc, #116]	; (8003e10 <main+0x294>)
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	461a      	mov	r2, r3
 8003da2:	4613      	mov	r3, r2
 8003da4:	019b      	lsls	r3, r3, #6
 8003da6:	4413      	add	r3, r2
 8003da8:	4a1a      	ldr	r2, [pc, #104]	; (8003e14 <main+0x298>)
 8003daa:	4413      	add	r3, r2
 8003dac:	1d3a      	adds	r2, r7, #4
 8003dae:	4611      	mov	r1, r2
 8003db0:	4618      	mov	r0, r3
 8003db2:	f001 fbd7 	bl	8005564 <urldecode2>

				currentscreen = currentmessage+1;
 8003db6:	4b16      	ldr	r3, [pc, #88]	; (8003e10 <main+0x294>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	4a0d      	ldr	r2, [pc, #52]	; (8003df4 <main+0x278>)
 8003dc0:	6013      	str	r3, [r2, #0]

				if(currentmessage==(MESSAGE_SCREENS-1))
 8003dc2:	4b13      	ldr	r3, [pc, #76]	; (8003e10 <main+0x294>)
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b03      	cmp	r3, #3
 8003dca:	d103      	bne.n	8003dd4 <main+0x258>
				{
					currentmessage = 0;
 8003dcc:	4b10      	ldr	r3, [pc, #64]	; (8003e10 <main+0x294>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	701a      	strb	r2, [r3, #0]
 8003dd2:	e006      	b.n	8003de2 <main+0x266>
				}
				else
				{
					currentmessage++;
 8003dd4:	4b0e      	ldr	r3, [pc, #56]	; (8003e10 <main+0x294>)
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	3301      	adds	r3, #1
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <main+0x294>)
 8003de0:	701a      	strb	r2, [r3, #0]
				}

				sendWebPage(2,connection_number);
 8003de2:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
 8003de6:	4619      	mov	r1, r3
 8003de8:	2002      	movs	r0, #2
 8003dea:	f000 fc9f 	bl	800472c <sendWebPage>
		if(updateclock) if (getNTPTime()==SUCCESS) updateclock = 0;
 8003dee:	e6f2      	b.n	8003bd6 <main+0x5a>
 8003df0:	20000014 	.word	0x20000014
 8003df4:	20000ac8 	.word	0x20000ac8
 8003df8:	20000acc 	.word	0x20000acc
 8003dfc:	08009928 	.word	0x08009928
 8003e00:	08009938 	.word	0x08009938
 8003e04:	08009940 	.word	0x08009940
 8003e08:	08009944 	.word	0x08009944
 8003e0c:	0800994c 	.word	0x0800994c
 8003e10:	20000b1c 	.word	0x20000b1c
 8003e14:	20001b70 	.word	0x20001b70

08003e18 <checkNetwork>:
		}
	}
}

ErrorStatus checkNetwork()
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b09a      	sub	sp, #104	; 0x68
 8003e1c:	af00      	add	r7, sp, #0
	char c[100];

	sendLine("AT+CWJAP?\r\n");
 8003e1e:	4817      	ldr	r0, [pc, #92]	; (8003e7c <checkNetwork+0x64>)
 8003e20:	f000 ffe6 	bl	8004df0 <sendLine>
	delay(500);
 8003e24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e28:	f001 f976 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 8003e2c:	1d3b      	adds	r3, r7, #4
 8003e2e:	2264      	movs	r2, #100	; 0x64
 8003e30:	210a      	movs	r1, #10
 8003e32:	4618      	mov	r0, r3
 8003e34:	f001 f842 	bl	8004ebc <getUntilch>
		if(startsWith("No AP",c))
 8003e38:	1d3b      	adds	r3, r7, #4
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	4810      	ldr	r0, [pc, #64]	; (8003e80 <checkNetwork+0x68>)
 8003e3e:	f001 f97f 	bl	8005140 <startsWith>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <checkNetwork+0x34>
		{
			return ERROR;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	e012      	b.n	8003e72 <checkNetwork+0x5a>
		}
		else if(startsWith("+CWJAP:",c))
 8003e4c:	1d3b      	adds	r3, r7, #4
 8003e4e:	4619      	mov	r1, r3
 8003e50:	480c      	ldr	r0, [pc, #48]	; (8003e84 <checkNetwork+0x6c>)
 8003e52:	f001 f975 	bl	8005140 <startsWith>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <checkNetwork+0x48>
		{
			return SUCCESS;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e008      	b.n	8003e72 <checkNetwork+0x5a>
		}
	}while(!startsWith("OK\r\n",c));
 8003e60:	1d3b      	adds	r3, r7, #4
 8003e62:	4619      	mov	r1, r3
 8003e64:	4808      	ldr	r0, [pc, #32]	; (8003e88 <checkNetwork+0x70>)
 8003e66:	f001 f96b 	bl	8005140 <startsWith>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0dd      	beq.n	8003e2c <checkNetwork+0x14>

	return ERROR;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3768      	adds	r7, #104	; 0x68
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	08009954 	.word	0x08009954
 8003e80:	08009960 	.word	0x08009960
 8003e84:	08009968 	.word	0x08009968
 8003e88:	08009970 	.word	0x08009970

08003e8c <getIPAddress>:

void getIPAddress()
{
 8003e8c:	b5b0      	push	{r4, r5, r7, lr}
 8003e8e:	b0fa      	sub	sp, #488	; 0x1e8
 8003e90:	af00      	add	r7, sp, #0
	char c[300] = "";
 8003e92:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	f44f 7294 	mov.w	r2, #296	; 0x128
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f001 fe17 	bl	8005ad6 <memset>

	sendLine("AT+CIPSTA?\r\n");
 8003ea8:	48b1      	ldr	r0, [pc, #708]	; (8004170 <getIPAddress+0x2e4>)
 8003eaa:	f000 ffa1 	bl	8004df0 <sendLine>
	delay(100);
 8003eae:	2064      	movs	r0, #100	; 0x64
 8003eb0:	f001 f932 	bl	8005118 <delay>

	getUntilch(c,'"',sizeof(c));
 8003eb4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003eb8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003ebc:	2122      	movs	r1, #34	; 0x22
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f000 fffc 	bl	8004ebc <getUntilch>
	if(startsWith("+CIPSTA:ip:",c))
 8003ec4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003ec8:	4619      	mov	r1, r3
 8003eca:	48aa      	ldr	r0, [pc, #680]	; (8004174 <getIPAddress+0x2e8>)
 8003ecc:	f001 f938 	bl	8005140 <startsWith>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f000 81a7 	beq.w	8004226 <getIPAddress+0x39a>
	{
		int l = 0;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
		getUntilch(c,'.',sizeof(c));
 8003ede:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003ee2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003ee6:	212e      	movs	r1, #46	; 0x2e
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f000 ffe7 	bl	8004ebc <getUntilch>
		int lc = strlen(c);
 8003eee:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7fc f92c 	bl	8000150 <strlen>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
		for(int i = 0; i < lc-1; i++)
 8003efe:	2300      	movs	r3, #0
 8003f00:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003f04:	e046      	b.n	8003f94 <getIPAddress+0x108>
		{
			localip[l] += (uint8_t) asciiToint(c[lc-2-i])*pow(10,i);
 8003f06:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003f0a:	1e9a      	subs	r2, r3, #2
 8003f0c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003f16:	5cd3      	ldrb	r3, [r2, r3]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f000 fce7 	bl	80048ec <asciiToint>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fc fa6e 	bl	8000404 <__aeabi_i2d>
 8003f28:	4604      	mov	r4, r0
 8003f2a:	460d      	mov	r5, r1
 8003f2c:	f8d7 01e4 	ldr.w	r0, [r7, #484]	; 0x1e4
 8003f30:	f7fc fa68 	bl	8000404 <__aeabi_i2d>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	f04f 0000 	mov.w	r0, #0
 8003f3c:	498e      	ldr	r1, [pc, #568]	; (8004178 <getIPAddress+0x2ec>)
 8003f3e:	f004 fcbd 	bl	80088bc <pow>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4620      	mov	r0, r4
 8003f48:	4629      	mov	r1, r5
 8003f4a:	f7fc fac1 	bl	80004d0 <__aeabi_dmul>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	460c      	mov	r4, r1
 8003f52:	4625      	mov	r5, r4
 8003f54:	461c      	mov	r4, r3
 8003f56:	4a89      	ldr	r2, [pc, #548]	; (800417c <getIPAddress+0x2f0>)
 8003f58:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003f5c:	4413      	add	r3, r2
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fc fa4f 	bl	8000404 <__aeabi_i2d>
 8003f66:	4622      	mov	r2, r4
 8003f68:	462b      	mov	r3, r5
 8003f6a:	f7fc f8ff 	bl	800016c <__adddf3>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	460c      	mov	r4, r1
 8003f72:	4618      	mov	r0, r3
 8003f74:	4621      	mov	r1, r4
 8003f76:	f7fc fd83 	bl	8000a80 <__aeabi_d2uiz>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	b2d9      	uxtb	r1, r3
 8003f7e:	4a7f      	ldr	r2, [pc, #508]	; (800417c <getIPAddress+0x2f0>)
 8003f80:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003f84:	4413      	add	r3, r2
 8003f86:	460a      	mov	r2, r1
 8003f88:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < lc-1; i++)
 8003f8a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003f8e:	3301      	adds	r3, #1
 8003f90:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003f94:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003f98:	1e5a      	subs	r2, r3, #1
 8003f9a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	dcb1      	bgt.n	8003f06 <getIPAddress+0x7a>
		}
		l++;
 8003fa2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
		getUntilch(c,'.',sizeof(c));
 8003fac:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003fb0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003fb4:	212e      	movs	r1, #46	; 0x2e
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 ff80 	bl	8004ebc <getUntilch>
		lc = strlen(c);
 8003fbc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7fc f8c5 	bl	8000150 <strlen>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
		for(int i = 0; i < lc-1; i++)
 8003fcc:	2300      	movs	r3, #0
 8003fce:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003fd2:	e046      	b.n	8004062 <getIPAddress+0x1d6>
		{
			localip[l] += (uint8_t) asciiToint(c[lc-2-i])*pow(10,i);
 8003fd4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003fd8:	1e9a      	subs	r2, r3, #2
 8003fda:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003fe4:	5cd3      	ldrb	r3, [r2, r3]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 fc80 	bl	80048ec <asciiToint>
 8003fec:	4603      	mov	r3, r0
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7fc fa07 	bl	8000404 <__aeabi_i2d>
 8003ff6:	4604      	mov	r4, r0
 8003ff8:	460d      	mov	r5, r1
 8003ffa:	f8d7 01e0 	ldr.w	r0, [r7, #480]	; 0x1e0
 8003ffe:	f7fc fa01 	bl	8000404 <__aeabi_i2d>
 8004002:	4602      	mov	r2, r0
 8004004:	460b      	mov	r3, r1
 8004006:	f04f 0000 	mov.w	r0, #0
 800400a:	495b      	ldr	r1, [pc, #364]	; (8004178 <getIPAddress+0x2ec>)
 800400c:	f004 fc56 	bl	80088bc <pow>
 8004010:	4602      	mov	r2, r0
 8004012:	460b      	mov	r3, r1
 8004014:	4620      	mov	r0, r4
 8004016:	4629      	mov	r1, r5
 8004018:	f7fc fa5a 	bl	80004d0 <__aeabi_dmul>
 800401c:	4603      	mov	r3, r0
 800401e:	460c      	mov	r4, r1
 8004020:	4625      	mov	r5, r4
 8004022:	461c      	mov	r4, r3
 8004024:	4a55      	ldr	r2, [pc, #340]	; (800417c <getIPAddress+0x2f0>)
 8004026:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800402a:	4413      	add	r3, r2
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7fc f9e8 	bl	8000404 <__aeabi_i2d>
 8004034:	4622      	mov	r2, r4
 8004036:	462b      	mov	r3, r5
 8004038:	f7fc f898 	bl	800016c <__adddf3>
 800403c:	4603      	mov	r3, r0
 800403e:	460c      	mov	r4, r1
 8004040:	4618      	mov	r0, r3
 8004042:	4621      	mov	r1, r4
 8004044:	f7fc fd1c 	bl	8000a80 <__aeabi_d2uiz>
 8004048:	4603      	mov	r3, r0
 800404a:	b2d9      	uxtb	r1, r3
 800404c:	4a4b      	ldr	r2, [pc, #300]	; (800417c <getIPAddress+0x2f0>)
 800404e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004052:	4413      	add	r3, r2
 8004054:	460a      	mov	r2, r1
 8004056:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < lc-1; i++)
 8004058:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800405c:	3301      	adds	r3, #1
 800405e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004062:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004066:	1e5a      	subs	r2, r3, #1
 8004068:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800406c:	429a      	cmp	r2, r3
 800406e:	dcb1      	bgt.n	8003fd4 <getIPAddress+0x148>
		}
		l++;
 8004070:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004074:	3301      	adds	r3, #1
 8004076:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
		getUntilch(c,'.',sizeof(c));
 800407a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800407e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004082:	212e      	movs	r1, #46	; 0x2e
 8004084:	4618      	mov	r0, r3
 8004086:	f000 ff19 	bl	8004ebc <getUntilch>
		lc = strlen(c);
 800408a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800408e:	4618      	mov	r0, r3
 8004090:	f7fc f85e 	bl	8000150 <strlen>
 8004094:	4603      	mov	r3, r0
 8004096:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
		for(int i = 0; i < lc-1; i++)
 800409a:	2300      	movs	r3, #0
 800409c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80040a0:	e046      	b.n	8004130 <getIPAddress+0x2a4>
		{
			localip[l] += (uint8_t) asciiToint(c[lc-2-i])*pow(10,i);
 80040a2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80040a6:	1e9a      	subs	r2, r3, #2
 80040a8:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80040b2:	5cd3      	ldrb	r3, [r2, r3]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f000 fc19 	bl	80048ec <asciiToint>
 80040ba:	4603      	mov	r3, r0
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fc f9a0 	bl	8000404 <__aeabi_i2d>
 80040c4:	4604      	mov	r4, r0
 80040c6:	460d      	mov	r5, r1
 80040c8:	f8d7 01dc 	ldr.w	r0, [r7, #476]	; 0x1dc
 80040cc:	f7fc f99a 	bl	8000404 <__aeabi_i2d>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	f04f 0000 	mov.w	r0, #0
 80040d8:	4927      	ldr	r1, [pc, #156]	; (8004178 <getIPAddress+0x2ec>)
 80040da:	f004 fbef 	bl	80088bc <pow>
 80040de:	4602      	mov	r2, r0
 80040e0:	460b      	mov	r3, r1
 80040e2:	4620      	mov	r0, r4
 80040e4:	4629      	mov	r1, r5
 80040e6:	f7fc f9f3 	bl	80004d0 <__aeabi_dmul>
 80040ea:	4603      	mov	r3, r0
 80040ec:	460c      	mov	r4, r1
 80040ee:	4625      	mov	r5, r4
 80040f0:	461c      	mov	r4, r3
 80040f2:	4a22      	ldr	r2, [pc, #136]	; (800417c <getIPAddress+0x2f0>)
 80040f4:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80040f8:	4413      	add	r3, r2
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fc f981 	bl	8000404 <__aeabi_i2d>
 8004102:	4622      	mov	r2, r4
 8004104:	462b      	mov	r3, r5
 8004106:	f7fc f831 	bl	800016c <__adddf3>
 800410a:	4603      	mov	r3, r0
 800410c:	460c      	mov	r4, r1
 800410e:	4618      	mov	r0, r3
 8004110:	4621      	mov	r1, r4
 8004112:	f7fc fcb5 	bl	8000a80 <__aeabi_d2uiz>
 8004116:	4603      	mov	r3, r0
 8004118:	b2d9      	uxtb	r1, r3
 800411a:	4a18      	ldr	r2, [pc, #96]	; (800417c <getIPAddress+0x2f0>)
 800411c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004120:	4413      	add	r3, r2
 8004122:	460a      	mov	r2, r1
 8004124:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < lc-1; i++)
 8004126:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 800412a:	3301      	adds	r3, #1
 800412c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004130:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004134:	1e5a      	subs	r2, r3, #1
 8004136:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 800413a:	429a      	cmp	r2, r3
 800413c:	dcb1      	bgt.n	80040a2 <getIPAddress+0x216>
		}
		l++;
 800413e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004142:	3301      	adds	r3, #1
 8004144:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
		getUntilch(c,'"',sizeof(c));
 8004148:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800414c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004150:	2122      	movs	r1, #34	; 0x22
 8004152:	4618      	mov	r0, r3
 8004154:	f000 feb2 	bl	8004ebc <getUntilch>
		lc = strlen(c);
 8004158:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800415c:	4618      	mov	r0, r3
 800415e:	f7fb fff7 	bl	8000150 <strlen>
 8004162:	4603      	mov	r3, r0
 8004164:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
		for(int i = 0; i < lc-1; i++)
 8004168:	2300      	movs	r3, #0
 800416a:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 800416e:	e04e      	b.n	800420e <getIPAddress+0x382>
 8004170:	08009978 	.word	0x08009978
 8004174:	08009988 	.word	0x08009988
 8004178:	40240000 	.word	0x40240000
 800417c:	20000ae0 	.word	0x20000ae0
		{
			localip[l] += (uint8_t) asciiToint(c[lc-2-i])*pow(10,i);
 8004180:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004184:	1e9a      	subs	r2, r3, #2
 8004186:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004190:	5cd3      	ldrb	r3, [r2, r3]
 8004192:	4618      	mov	r0, r3
 8004194:	f000 fbaa 	bl	80048ec <asciiToint>
 8004198:	4603      	mov	r3, r0
 800419a:	b2db      	uxtb	r3, r3
 800419c:	4618      	mov	r0, r3
 800419e:	f7fc f931 	bl	8000404 <__aeabi_i2d>
 80041a2:	4604      	mov	r4, r0
 80041a4:	460d      	mov	r5, r1
 80041a6:	f8d7 01d8 	ldr.w	r0, [r7, #472]	; 0x1d8
 80041aa:	f7fc f92b 	bl	8000404 <__aeabi_i2d>
 80041ae:	4602      	mov	r2, r0
 80041b0:	460b      	mov	r3, r1
 80041b2:	f04f 0000 	mov.w	r0, #0
 80041b6:	49bb      	ldr	r1, [pc, #748]	; (80044a4 <getIPAddress+0x618>)
 80041b8:	f004 fb80 	bl	80088bc <pow>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	4620      	mov	r0, r4
 80041c2:	4629      	mov	r1, r5
 80041c4:	f7fc f984 	bl	80004d0 <__aeabi_dmul>
 80041c8:	4603      	mov	r3, r0
 80041ca:	460c      	mov	r4, r1
 80041cc:	4625      	mov	r5, r4
 80041ce:	461c      	mov	r4, r3
 80041d0:	4ab5      	ldr	r2, [pc, #724]	; (80044a8 <getIPAddress+0x61c>)
 80041d2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80041d6:	4413      	add	r3, r2
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f7fc f912 	bl	8000404 <__aeabi_i2d>
 80041e0:	4622      	mov	r2, r4
 80041e2:	462b      	mov	r3, r5
 80041e4:	f7fb ffc2 	bl	800016c <__adddf3>
 80041e8:	4603      	mov	r3, r0
 80041ea:	460c      	mov	r4, r1
 80041ec:	4618      	mov	r0, r3
 80041ee:	4621      	mov	r1, r4
 80041f0:	f7fc fc46 	bl	8000a80 <__aeabi_d2uiz>
 80041f4:	4603      	mov	r3, r0
 80041f6:	b2d9      	uxtb	r1, r3
 80041f8:	4aab      	ldr	r2, [pc, #684]	; (80044a8 <getIPAddress+0x61c>)
 80041fa:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80041fe:	4413      	add	r3, r2
 8004200:	460a      	mov	r2, r1
 8004202:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < lc-1; i++)
 8004204:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8004208:	3301      	adds	r3, #1
 800420a:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 800420e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004212:	1e5a      	subs	r2, r3, #1
 8004214:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8004218:	429a      	cmp	r2, r3
 800421a:	dcb1      	bgt.n	8004180 <getIPAddress+0x2f4>
		}
		l++;
 800421c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004220:	3301      	adds	r3, #1
 8004222:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	}

	char open_publicip_conn[] = "AT+CIPSTART=4,\"TCP\",\"api.ipify.org\",80\r\n";
 8004226:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800422a:	4aa0      	ldr	r2, [pc, #640]	; (80044ac <getIPAddress+0x620>)
 800422c:	461c      	mov	r4, r3
 800422e:	4615      	mov	r5, r2
 8004230:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004232:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004236:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004238:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800423c:	c403      	stmia	r4!, {r0, r1}
 800423e:	7022      	strb	r2, [r4, #0]

	sendLine(open_publicip_conn);
 8004240:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004244:	4618      	mov	r0, r3
 8004246:	f000 fdd3 	bl	8004df0 <sendLine>
	delay(500);
 800424a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800424e:	f000 ff63 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 8004252:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004256:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800425a:	210a      	movs	r1, #10
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fe2d 	bl	8004ebc <getUntilch>
		if(startsWith("ERROR\r\n",c))
 8004262:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004266:	4619      	mov	r1, r3
 8004268:	4891      	ldr	r0, [pc, #580]	; (80044b0 <getIPAddress+0x624>)
 800426a:	f000 ff69 	bl	8005140 <startsWith>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	f040 824f 	bne.w	8004714 <getIPAddress+0x888>
		{
			return;
		}
	} while(!startsWith("OK\r\n",c));
 8004276:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800427a:	4619      	mov	r1, r3
 800427c:	488d      	ldr	r0, [pc, #564]	; (80044b4 <getIPAddress+0x628>)
 800427e:	f000 ff5f 	bl	8005140 <startsWith>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0e4      	beq.n	8004252 <getIPAddress+0x3c6>

	char get_publicip_cmd[] = "GET / HTTP/1.0\r\nHost: api.ipify.org\r\n\r\n";
 8004288:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800428c:	4a8a      	ldr	r2, [pc, #552]	; (80044b8 <getIPAddress+0x62c>)
 800428e:	461c      	mov	r4, r3
 8004290:	4615      	mov	r5, r2
 8004292:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004294:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004296:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004298:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800429a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800429e:	e884 0003 	stmia.w	r4, {r0, r1}

	char cmd[50];

	sprintf(cmd,"AT+CIPSEND=4,%d\r\n",strlen(get_publicip_cmd));
 80042a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fb ff52 	bl	8000150 <strlen>
 80042ac:	4602      	mov	r2, r0
 80042ae:	463b      	mov	r3, r7
 80042b0:	4982      	ldr	r1, [pc, #520]	; (80044bc <getIPAddress+0x630>)
 80042b2:	4618      	mov	r0, r3
 80042b4:	f001 fc18 	bl	8005ae8 <sprintf>

	sendLine(cmd);
 80042b8:	463b      	mov	r3, r7
 80042ba:	4618      	mov	r0, r3
 80042bc:	f000 fd98 	bl	8004df0 <sendLine>
	delay(1000);
 80042c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80042c4:	f000 ff28 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 80042c8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80042cc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042d0:	210a      	movs	r1, #10
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 fdf2 	bl	8004ebc <getUntilch>
		if(startsWith("ERROR\r\n",c))
 80042d8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80042dc:	4619      	mov	r1, r3
 80042de:	4874      	ldr	r0, [pc, #464]	; (80044b0 <getIPAddress+0x624>)
 80042e0:	f000 ff2e 	bl	8005140 <startsWith>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f040 8216 	bne.w	8004718 <getIPAddress+0x88c>
		{
			return ERROR;
		}
	}while(!startsWith("OK\r\n",c));
 80042ec:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80042f0:	4619      	mov	r1, r3
 80042f2:	4870      	ldr	r0, [pc, #448]	; (80044b4 <getIPAddress+0x628>)
 80042f4:	f000 ff24 	bl	8005140 <startsWith>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0e4      	beq.n	80042c8 <getIPAddress+0x43c>

	sendLine(get_publicip_cmd);
 80042fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004302:	4618      	mov	r0, r3
 8004304:	f000 fd74 	bl	8004df0 <sendLine>

	delay(1000);
 8004308:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800430c:	f000 ff04 	bl	8005118 <delay>

	do
	{
		getUntilch(c,'\n',sizeof(c));
 8004310:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004314:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004318:	210a      	movs	r1, #10
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fdce 	bl	8004ebc <getUntilch>
	}while(!startsWith("Content-Length",c));
 8004320:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004324:	4619      	mov	r1, r3
 8004326:	4866      	ldr	r0, [pc, #408]	; (80044c0 <getIPAddress+0x634>)
 8004328:	f000 ff0a 	bl	8005140 <startsWith>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0ee      	beq.n	8004310 <getIPAddress+0x484>

	int contentlength = asciiToint(c[strlen(c)-3]) + asciiToint(c[strlen(c)-4])*10;
 8004332:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004336:	4618      	mov	r0, r3
 8004338:	f7fb ff0a 	bl	8000150 <strlen>
 800433c:	4603      	mov	r3, r0
 800433e:	3b03      	subs	r3, #3
 8004340:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004344:	5cd3      	ldrb	r3, [r2, r3]
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fad0 	bl	80048ec <asciiToint>
 800434c:	4604      	mov	r4, r0
 800434e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004352:	4618      	mov	r0, r3
 8004354:	f7fb fefc 	bl	8000150 <strlen>
 8004358:	4603      	mov	r3, r0
 800435a:	3b04      	subs	r3, #4
 800435c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004360:	5cd3      	ldrb	r3, [r2, r3]
 8004362:	4618      	mov	r0, r3
 8004364:	f000 fac2 	bl	80048ec <asciiToint>
 8004368:	4602      	mov	r2, r0
 800436a:	4613      	mov	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	4413      	add	r3, r2
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	4423      	add	r3, r4
 8004374:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc

	getUntilch(c,'\n',sizeof(c));
 8004378:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800437c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004380:	210a      	movs	r1, #10
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fd9a 	bl	8004ebc <getUntilch>
	getUntilch(c,'\n',sizeof(c));
 8004388:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800438c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004390:	210a      	movs	r1, #10
 8004392:	4618      	mov	r0, r3
 8004394:	f000 fd92 	bl	8004ebc <getUntilch>
	getUntilch(c,'.',sizeof(c));
 8004398:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800439c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80043a0:	212e      	movs	r1, #46	; 0x2e
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 fd8a 	bl	8004ebc <getUntilch>

	int lc = strlen(c);
 80043a8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7fb fecf 	bl	8000150 <strlen>
 80043b2:	4603      	mov	r3, r0
 80043b4:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	int l = 0;
 80043b8:	2300      	movs	r3, #0
 80043ba:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	for(int i = 0; i < lc-1; i++)
 80043be:	2300      	movs	r3, #0
 80043c0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 80043c4:	e046      	b.n	8004454 <getIPAddress+0x5c8>
	{
		publicip[l] += (uint8_t) asciiToint(c[lc-2-i])*pow(10,i);
 80043c6:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 80043ca:	1e9a      	subs	r2, r3, #2
 80043cc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80043d6:	5cd3      	ldrb	r3, [r2, r3]
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 fa87 	bl	80048ec <asciiToint>
 80043de:	4603      	mov	r3, r0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7fc f80e 	bl	8000404 <__aeabi_i2d>
 80043e8:	4604      	mov	r4, r0
 80043ea:	460d      	mov	r5, r1
 80043ec:	f8d7 01d4 	ldr.w	r0, [r7, #468]	; 0x1d4
 80043f0:	f7fc f808 	bl	8000404 <__aeabi_i2d>
 80043f4:	4602      	mov	r2, r0
 80043f6:	460b      	mov	r3, r1
 80043f8:	f04f 0000 	mov.w	r0, #0
 80043fc:	4929      	ldr	r1, [pc, #164]	; (80044a4 <getIPAddress+0x618>)
 80043fe:	f004 fa5d 	bl	80088bc <pow>
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	4620      	mov	r0, r4
 8004408:	4629      	mov	r1, r5
 800440a:	f7fc f861 	bl	80004d0 <__aeabi_dmul>
 800440e:	4603      	mov	r3, r0
 8004410:	460c      	mov	r4, r1
 8004412:	4625      	mov	r5, r4
 8004414:	461c      	mov	r4, r3
 8004416:	4a2b      	ldr	r2, [pc, #172]	; (80044c4 <getIPAddress+0x638>)
 8004418:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800441c:	4413      	add	r3, r2
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f7fb ffef 	bl	8000404 <__aeabi_i2d>
 8004426:	4622      	mov	r2, r4
 8004428:	462b      	mov	r3, r5
 800442a:	f7fb fe9f 	bl	800016c <__adddf3>
 800442e:	4603      	mov	r3, r0
 8004430:	460c      	mov	r4, r1
 8004432:	4618      	mov	r0, r3
 8004434:	4621      	mov	r1, r4
 8004436:	f7fc fb23 	bl	8000a80 <__aeabi_d2uiz>
 800443a:	4603      	mov	r3, r0
 800443c:	b2d9      	uxtb	r1, r3
 800443e:	4a21      	ldr	r2, [pc, #132]	; (80044c4 <getIPAddress+0x638>)
 8004440:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004444:	4413      	add	r3, r2
 8004446:	460a      	mov	r2, r1
 8004448:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < lc-1; i++)
 800444a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800444e:	3301      	adds	r3, #1
 8004450:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8004454:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8004458:	1e5a      	subs	r2, r3, #1
 800445a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800445e:	429a      	cmp	r2, r3
 8004460:	dcb1      	bgt.n	80043c6 <getIPAddress+0x53a>
	}
	l++;
 8004462:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004466:	3301      	adds	r3, #1
 8004468:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	contentlength -= lc;
 800446c:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004470:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	getUntilch(c,'.',sizeof(c));
 800447a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800447e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004482:	212e      	movs	r1, #46	; 0x2e
 8004484:	4618      	mov	r0, r3
 8004486:	f000 fd19 	bl	8004ebc <getUntilch>
	lc = strlen(c);
 800448a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800448e:	4618      	mov	r0, r3
 8004490:	f7fb fe5e 	bl	8000150 <strlen>
 8004494:	4603      	mov	r3, r0
 8004496:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	for(int i = 0; i < lc-1; i++)
 800449a:	2300      	movs	r3, #0
 800449c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80044a0:	e059      	b.n	8004556 <getIPAddress+0x6ca>
 80044a2:	bf00      	nop
 80044a4:	40240000 	.word	0x40240000
 80044a8:	20000ae0 	.word	0x20000ae0
 80044ac:	080099c0 	.word	0x080099c0
 80044b0:	08009994 	.word	0x08009994
 80044b4:	08009970 	.word	0x08009970
 80044b8:	080099ec 	.word	0x080099ec
 80044bc:	0800999c 	.word	0x0800999c
 80044c0:	080099b0 	.word	0x080099b0
 80044c4:	20000ae4 	.word	0x20000ae4
	{
		publicip[l] += (uint8_t) asciiToint(c[lc-2-i])*pow(10,i);
 80044c8:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 80044cc:	1e9a      	subs	r2, r3, #2
 80044ce:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80044d8:	5cd3      	ldrb	r3, [r2, r3]
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fa06 	bl	80048ec <asciiToint>
 80044e0:	4603      	mov	r3, r0
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7fb ff8d 	bl	8000404 <__aeabi_i2d>
 80044ea:	4604      	mov	r4, r0
 80044ec:	460d      	mov	r5, r1
 80044ee:	f8d7 01d0 	ldr.w	r0, [r7, #464]	; 0x1d0
 80044f2:	f7fb ff87 	bl	8000404 <__aeabi_i2d>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	f04f 0000 	mov.w	r0, #0
 80044fe:	4989      	ldr	r1, [pc, #548]	; (8004724 <getIPAddress+0x898>)
 8004500:	f004 f9dc 	bl	80088bc <pow>
 8004504:	4602      	mov	r2, r0
 8004506:	460b      	mov	r3, r1
 8004508:	4620      	mov	r0, r4
 800450a:	4629      	mov	r1, r5
 800450c:	f7fb ffe0 	bl	80004d0 <__aeabi_dmul>
 8004510:	4603      	mov	r3, r0
 8004512:	460c      	mov	r4, r1
 8004514:	4625      	mov	r5, r4
 8004516:	461c      	mov	r4, r3
 8004518:	4a83      	ldr	r2, [pc, #524]	; (8004728 <getIPAddress+0x89c>)
 800451a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800451e:	4413      	add	r3, r2
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	4618      	mov	r0, r3
 8004524:	f7fb ff6e 	bl	8000404 <__aeabi_i2d>
 8004528:	4622      	mov	r2, r4
 800452a:	462b      	mov	r3, r5
 800452c:	f7fb fe1e 	bl	800016c <__adddf3>
 8004530:	4603      	mov	r3, r0
 8004532:	460c      	mov	r4, r1
 8004534:	4618      	mov	r0, r3
 8004536:	4621      	mov	r1, r4
 8004538:	f7fc faa2 	bl	8000a80 <__aeabi_d2uiz>
 800453c:	4603      	mov	r3, r0
 800453e:	b2d9      	uxtb	r1, r3
 8004540:	4a79      	ldr	r2, [pc, #484]	; (8004728 <getIPAddress+0x89c>)
 8004542:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004546:	4413      	add	r3, r2
 8004548:	460a      	mov	r2, r1
 800454a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < lc-1; i++)
 800454c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004550:	3301      	adds	r3, #1
 8004552:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8004556:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 800455a:	1e5a      	subs	r2, r3, #1
 800455c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004560:	429a      	cmp	r2, r3
 8004562:	dcb1      	bgt.n	80044c8 <getIPAddress+0x63c>
	}
	l++;
 8004564:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004568:	3301      	adds	r3, #1
 800456a:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	contentlength -= lc;
 800456e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004572:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	getUntilch(c,'.',sizeof(c));
 800457c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004580:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004584:	212e      	movs	r1, #46	; 0x2e
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fc98 	bl	8004ebc <getUntilch>
	lc = strlen(c);
 800458c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004590:	4618      	mov	r0, r3
 8004592:	f7fb fddd 	bl	8000150 <strlen>
 8004596:	4603      	mov	r3, r0
 8004598:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	for(int i = 0; i < lc-1; i++)
 800459c:	2300      	movs	r3, #0
 800459e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 80045a2:	e046      	b.n	8004632 <getIPAddress+0x7a6>
	{
		publicip[l] += (uint8_t) asciiToint(c[lc-2-i])*pow(10,i);
 80045a4:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 80045a8:	1e9a      	subs	r2, r3, #2
 80045aa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80045b4:	5cd3      	ldrb	r3, [r2, r3]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 f998 	bl	80048ec <asciiToint>
 80045bc:	4603      	mov	r3, r0
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7fb ff1f 	bl	8000404 <__aeabi_i2d>
 80045c6:	4604      	mov	r4, r0
 80045c8:	460d      	mov	r5, r1
 80045ca:	f8d7 01cc 	ldr.w	r0, [r7, #460]	; 0x1cc
 80045ce:	f7fb ff19 	bl	8000404 <__aeabi_i2d>
 80045d2:	4602      	mov	r2, r0
 80045d4:	460b      	mov	r3, r1
 80045d6:	f04f 0000 	mov.w	r0, #0
 80045da:	4952      	ldr	r1, [pc, #328]	; (8004724 <getIPAddress+0x898>)
 80045dc:	f004 f96e 	bl	80088bc <pow>
 80045e0:	4602      	mov	r2, r0
 80045e2:	460b      	mov	r3, r1
 80045e4:	4620      	mov	r0, r4
 80045e6:	4629      	mov	r1, r5
 80045e8:	f7fb ff72 	bl	80004d0 <__aeabi_dmul>
 80045ec:	4603      	mov	r3, r0
 80045ee:	460c      	mov	r4, r1
 80045f0:	4625      	mov	r5, r4
 80045f2:	461c      	mov	r4, r3
 80045f4:	4a4c      	ldr	r2, [pc, #304]	; (8004728 <getIPAddress+0x89c>)
 80045f6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80045fa:	4413      	add	r3, r2
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	4618      	mov	r0, r3
 8004600:	f7fb ff00 	bl	8000404 <__aeabi_i2d>
 8004604:	4622      	mov	r2, r4
 8004606:	462b      	mov	r3, r5
 8004608:	f7fb fdb0 	bl	800016c <__adddf3>
 800460c:	4603      	mov	r3, r0
 800460e:	460c      	mov	r4, r1
 8004610:	4618      	mov	r0, r3
 8004612:	4621      	mov	r1, r4
 8004614:	f7fc fa34 	bl	8000a80 <__aeabi_d2uiz>
 8004618:	4603      	mov	r3, r0
 800461a:	b2d9      	uxtb	r1, r3
 800461c:	4a42      	ldr	r2, [pc, #264]	; (8004728 <getIPAddress+0x89c>)
 800461e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004622:	4413      	add	r3, r2
 8004624:	460a      	mov	r2, r1
 8004626:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < lc-1; i++)
 8004628:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800462c:	3301      	adds	r3, #1
 800462e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 8004632:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8004636:	1e5a      	subs	r2, r3, #1
 8004638:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800463c:	429a      	cmp	r2, r3
 800463e:	dcb1      	bgt.n	80045a4 <getIPAddress+0x718>
	}
	l++;
 8004640:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004644:	3301      	adds	r3, #1
 8004646:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	contentlength -= lc;
 800464a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800464e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	getUntilch(c,'\n',sizeof(c));
 8004658:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800465c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004660:	210a      	movs	r1, #10
 8004662:	4618      	mov	r0, r3
 8004664:	f000 fc2a 	bl	8004ebc <getUntilch>
	lc = contentlength;
 8004668:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800466c:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	for(int i = 0; i < lc; i++)
 8004670:	2300      	movs	r3, #0
 8004672:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004676:	e046      	b.n	8004706 <getIPAddress+0x87a>
	{
		publicip[l] += (uint8_t) asciiToint(c[lc-1-i])*pow(10,i);
 8004678:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 800467c:	1e5a      	subs	r2, r3, #1
 800467e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004688:	5cd3      	ldrb	r3, [r2, r3]
 800468a:	4618      	mov	r0, r3
 800468c:	f000 f92e 	bl	80048ec <asciiToint>
 8004690:	4603      	mov	r3, r0
 8004692:	b2db      	uxtb	r3, r3
 8004694:	4618      	mov	r0, r3
 8004696:	f7fb feb5 	bl	8000404 <__aeabi_i2d>
 800469a:	4604      	mov	r4, r0
 800469c:	460d      	mov	r5, r1
 800469e:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 80046a2:	f7fb feaf 	bl	8000404 <__aeabi_i2d>
 80046a6:	4602      	mov	r2, r0
 80046a8:	460b      	mov	r3, r1
 80046aa:	f04f 0000 	mov.w	r0, #0
 80046ae:	491d      	ldr	r1, [pc, #116]	; (8004724 <getIPAddress+0x898>)
 80046b0:	f004 f904 	bl	80088bc <pow>
 80046b4:	4602      	mov	r2, r0
 80046b6:	460b      	mov	r3, r1
 80046b8:	4620      	mov	r0, r4
 80046ba:	4629      	mov	r1, r5
 80046bc:	f7fb ff08 	bl	80004d0 <__aeabi_dmul>
 80046c0:	4603      	mov	r3, r0
 80046c2:	460c      	mov	r4, r1
 80046c4:	4625      	mov	r5, r4
 80046c6:	461c      	mov	r4, r3
 80046c8:	4a17      	ldr	r2, [pc, #92]	; (8004728 <getIPAddress+0x89c>)
 80046ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80046ce:	4413      	add	r3, r2
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7fb fe96 	bl	8000404 <__aeabi_i2d>
 80046d8:	4622      	mov	r2, r4
 80046da:	462b      	mov	r3, r5
 80046dc:	f7fb fd46 	bl	800016c <__adddf3>
 80046e0:	4603      	mov	r3, r0
 80046e2:	460c      	mov	r4, r1
 80046e4:	4618      	mov	r0, r3
 80046e6:	4621      	mov	r1, r4
 80046e8:	f7fc f9ca 	bl	8000a80 <__aeabi_d2uiz>
 80046ec:	4603      	mov	r3, r0
 80046ee:	b2d9      	uxtb	r1, r3
 80046f0:	4a0d      	ldr	r2, [pc, #52]	; (8004728 <getIPAddress+0x89c>)
 80046f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80046f6:	4413      	add	r3, r2
 80046f8:	460a      	mov	r2, r1
 80046fa:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < lc; i++)
 80046fc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004700:	3301      	adds	r3, #1
 8004702:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004706:	f8d7 21c8 	ldr.w	r2, [r7, #456]	; 0x1c8
 800470a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 800470e:	429a      	cmp	r2, r3
 8004710:	dbb2      	blt.n	8004678 <getIPAddress+0x7ec>
 8004712:	e002      	b.n	800471a <getIPAddress+0x88e>
			return;
 8004714:	bf00      	nop
 8004716:	e000      	b.n	800471a <getIPAddress+0x88e>
			return ERROR;
 8004718:	bf00      	nop
	}


}
 800471a:	f507 77f4 	add.w	r7, r7, #488	; 0x1e8
 800471e:	46bd      	mov	sp, r7
 8004720:	bdb0      	pop	{r4, r5, r7, pc}
 8004722:	bf00      	nop
 8004724:	40240000 	.word	0x40240000
 8004728:	20000ae4 	.word	0x20000ae4

0800472c <sendWebPage>:

ErrorStatus sendWebPage(char pageno, char conn_number)
{
 800472c:	b590      	push	{r4, r7, lr}
 800472e:	f6ad 3d2c 	subw	sp, sp, #2860	; 0xb2c
 8004732:	af00      	add	r7, sp, #0
 8004734:	4602      	mov	r2, r0
 8004736:	1dfb      	adds	r3, r7, #7
 8004738:	701a      	strb	r2, [r3, #0]
 800473a:	1dbb      	adds	r3, r7, #6
 800473c:	460a      	mov	r2, r1
 800473e:	701a      	strb	r2, [r3, #0]
	char msg[30];
	char httpheader[300];
	char htmlpage[2500];
	int htmlpage_contentlength;
	if(pageno==1)
 8004740:	1dfb      	adds	r3, r7, #7
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d112      	bne.n	800476e <sendWebPage+0x42>
	{
		sprintf(htmlpage,
 8004748:	f107 0308 	add.w	r3, r7, #8
 800474c:	4a63      	ldr	r2, [pc, #396]	; (80048dc <sendWebPage+0x1b0>)
 800474e:	4618      	mov	r0, r3
 8004750:	4611      	mov	r1, r2
 8004752:	f44f 63f9 	mov.w	r3, #1992	; 0x7c8
 8004756:	461a      	mov	r2, r3
 8004758:	f001 f9b2 	bl	8005ac0 <memcpy>
				"<input type=\"hidden\" name = \"null\" value=\"OK\">"
				"<input type=\"submit\">"
				"</form>"
				"</body>"
				"</html>");
		htmlpage_contentlength = strlen(htmlpage);
 800475c:	f107 0308 	add.w	r3, r7, #8
 8004760:	4618      	mov	r0, r3
 8004762:	f7fb fcf5 	bl	8000150 <strlen>
 8004766:	4603      	mov	r3, r0
 8004768:	f8c7 3b24 	str.w	r3, [r7, #2852]	; 0xb24
 800476c:	e015      	b.n	800479a <sendWebPage+0x6e>
	}
	else if(pageno==2)
 800476e:	1dfb      	adds	r3, r7, #7
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	2b02      	cmp	r3, #2
 8004774:	d111      	bne.n	800479a <sendWebPage+0x6e>
	{
		sprintf(htmlpage,
 8004776:	f107 0308 	add.w	r3, r7, #8
 800477a:	4a59      	ldr	r2, [pc, #356]	; (80048e0 <sendWebPage+0x1b4>)
 800477c:	4618      	mov	r0, r3
 800477e:	4611      	mov	r1, r2
 8004780:	f240 63c2 	movw	r3, #1730	; 0x6c2
 8004784:	461a      	mov	r2, r3
 8004786:	f001 f99b 	bl	8005ac0 <memcpy>
				"<h1>RepHome</h1>"
				"<p>Message sent!</p>"
				"<a href=\".\">Back</a>"
				"</body>"
				"</html>");
		htmlpage_contentlength = strlen(htmlpage);
 800478a:	f107 0308 	add.w	r3, r7, #8
 800478e:	4618      	mov	r0, r3
 8004790:	f7fb fcde 	bl	8000150 <strlen>
 8004794:	4603      	mov	r3, r0
 8004796:	f8c7 3b24 	str.w	r3, [r7, #2852]	; 0xb24
	}

	sprintf(httpheader,
 800479a:	f607 13cc 	addw	r3, r7, #2508	; 0x9cc
 800479e:	f8d7 2b24 	ldr.w	r2, [r7, #2852]	; 0xb24
 80047a2:	4950      	ldr	r1, [pc, #320]	; (80048e4 <sendWebPage+0x1b8>)
 80047a4:	4618      	mov	r0, r3
 80047a6:	f001 f99f 	bl	8005ae8 <sprintf>
			"Content-Type: text/html\r\n"
			"Content-Length: %d\r\n"
			"Connection: keep-alive\r\n\r\n"
			,htmlpage_contentlength);

	int countcommands = 0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	f8c7 3b20 	str.w	r3, [r7, #2848]	; 0xb20
	for(int i=0;i<strlen(httpheader);i++)
 80047b0:	2300      	movs	r3, #0
 80047b2:	f8c7 3b1c 	str.w	r3, [r7, #2844]	; 0xb1c
 80047b6:	e019      	b.n	80047ec <sendWebPage+0xc0>
	{
		if(*(httpheader+i)=='\r' || *(httpheader+i)=='\n') countcommands++;
 80047b8:	f8d7 3b1c 	ldr.w	r3, [r7, #2844]	; 0xb1c
 80047bc:	f607 12cc 	addw	r2, r7, #2508	; 0x9cc
 80047c0:	4413      	add	r3, r2
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b0d      	cmp	r3, #13
 80047c6:	d007      	beq.n	80047d8 <sendWebPage+0xac>
 80047c8:	f8d7 3b1c 	ldr.w	r3, [r7, #2844]	; 0xb1c
 80047cc:	f607 12cc 	addw	r2, r7, #2508	; 0x9cc
 80047d0:	4413      	add	r3, r2
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b0a      	cmp	r3, #10
 80047d6:	d104      	bne.n	80047e2 <sendWebPage+0xb6>
 80047d8:	f8d7 3b20 	ldr.w	r3, [r7, #2848]	; 0xb20
 80047dc:	3301      	adds	r3, #1
 80047de:	f8c7 3b20 	str.w	r3, [r7, #2848]	; 0xb20
	for(int i=0;i<strlen(httpheader);i++)
 80047e2:	f8d7 3b1c 	ldr.w	r3, [r7, #2844]	; 0xb1c
 80047e6:	3301      	adds	r3, #1
 80047e8:	f8c7 3b1c 	str.w	r3, [r7, #2844]	; 0xb1c
 80047ec:	f607 13cc 	addw	r3, r7, #2508	; 0x9cc
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7fb fcad 	bl	8000150 <strlen>
 80047f6:	4602      	mov	r2, r0
 80047f8:	f8d7 3b1c 	ldr.w	r3, [r7, #2844]	; 0xb1c
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d8db      	bhi.n	80047b8 <sendWebPage+0x8c>
	}

	sprintf(msg,"AT+CIPSEND=%c,%d\r\n",conn_number,strlen(httpheader));
 8004800:	1dbb      	adds	r3, r7, #6
 8004802:	781c      	ldrb	r4, [r3, #0]
 8004804:	f607 13cc 	addw	r3, r7, #2508	; 0x9cc
 8004808:	4618      	mov	r0, r3
 800480a:	f7fb fca1 	bl	8000150 <strlen>
 800480e:	4603      	mov	r3, r0
 8004810:	f607 20f8 	addw	r0, r7, #2808	; 0xaf8
 8004814:	4622      	mov	r2, r4
 8004816:	4934      	ldr	r1, [pc, #208]	; (80048e8 <sendWebPage+0x1bc>)
 8004818:	f001 f966 	bl	8005ae8 <sprintf>
	sendLine(msg);
 800481c:	f607 23f8 	addw	r3, r7, #2808	; 0xaf8
 8004820:	4618      	mov	r0, r3
 8004822:	f000 fae5 	bl	8004df0 <sendLine>
	delay(200);
 8004826:	20c8      	movs	r0, #200	; 0xc8
 8004828:	f000 fc76 	bl	8005118 <delay>
	sendLine(httpheader);
 800482c:	f607 13cc 	addw	r3, r7, #2508	; 0x9cc
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fadd 	bl	8004df0 <sendLine>
	delay(200);
 8004836:	20c8      	movs	r0, #200	; 0xc8
 8004838:	f000 fc6e 	bl	8005118 <delay>

	countcommands = 0;
 800483c:	2300      	movs	r3, #0
 800483e:	f8c7 3b20 	str.w	r3, [r7, #2848]	; 0xb20
	for(int i=0;i<strlen(htmlpage);i++)
 8004842:	2300      	movs	r3, #0
 8004844:	f8c7 3b18 	str.w	r3, [r7, #2840]	; 0xb18
 8004848:	e019      	b.n	800487e <sendWebPage+0x152>
	{
		if(*(htmlpage+i)=='\r' || *(htmlpage+i)=='\n') countcommands++;
 800484a:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 800484e:	f107 0208 	add.w	r2, r7, #8
 8004852:	4413      	add	r3, r2
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	2b0d      	cmp	r3, #13
 8004858:	d007      	beq.n	800486a <sendWebPage+0x13e>
 800485a:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 800485e:	f107 0208 	add.w	r2, r7, #8
 8004862:	4413      	add	r3, r2
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	2b0a      	cmp	r3, #10
 8004868:	d104      	bne.n	8004874 <sendWebPage+0x148>
 800486a:	f8d7 3b20 	ldr.w	r3, [r7, #2848]	; 0xb20
 800486e:	3301      	adds	r3, #1
 8004870:	f8c7 3b20 	str.w	r3, [r7, #2848]	; 0xb20
	for(int i=0;i<strlen(htmlpage);i++)
 8004874:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 8004878:	3301      	adds	r3, #1
 800487a:	f8c7 3b18 	str.w	r3, [r7, #2840]	; 0xb18
 800487e:	f107 0308 	add.w	r3, r7, #8
 8004882:	4618      	mov	r0, r3
 8004884:	f7fb fc64 	bl	8000150 <strlen>
 8004888:	4602      	mov	r2, r0
 800488a:	f8d7 3b18 	ldr.w	r3, [r7, #2840]	; 0xb18
 800488e:	429a      	cmp	r2, r3
 8004890:	d8db      	bhi.n	800484a <sendWebPage+0x11e>
	}

	sprintf(msg,"AT+CIPSEND=%c,%d\r\n",conn_number,strlen(htmlpage));
 8004892:	1dbb      	adds	r3, r7, #6
 8004894:	781c      	ldrb	r4, [r3, #0]
 8004896:	f107 0308 	add.w	r3, r7, #8
 800489a:	4618      	mov	r0, r3
 800489c:	f7fb fc58 	bl	8000150 <strlen>
 80048a0:	4603      	mov	r3, r0
 80048a2:	f607 20f8 	addw	r0, r7, #2808	; 0xaf8
 80048a6:	4622      	mov	r2, r4
 80048a8:	490f      	ldr	r1, [pc, #60]	; (80048e8 <sendWebPage+0x1bc>)
 80048aa:	f001 f91d 	bl	8005ae8 <sprintf>
	sendLine(msg);
 80048ae:	f607 23f8 	addw	r3, r7, #2808	; 0xaf8
 80048b2:	4618      	mov	r0, r3
 80048b4:	f000 fa9c 	bl	8004df0 <sendLine>
	delay(200);
 80048b8:	20c8      	movs	r0, #200	; 0xc8
 80048ba:	f000 fc2d 	bl	8005118 <delay>
	sendLine(htmlpage);
 80048be:	f107 0308 	add.w	r3, r7, #8
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 fa94 	bl	8004df0 <sendLine>
	delay(200);
 80048c8:	20c8      	movs	r0, #200	; 0xc8
 80048ca:	f000 fc25 	bl	8005118 <delay>

	//	sprintf(msg,"AT+CIPCLOSE=%c\r\n",conn_number);
	//	sendLine(msg);
	//	delay(200);

	return SUCCESS;
 80048ce:	2301      	movs	r3, #1

}
 80048d0:	4618      	mov	r0, r3
 80048d2:	f607 372c 	addw	r7, r7, #2860	; 0xb2c
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd90      	pop	{r4, r7, pc}
 80048da:	bf00      	nop
 80048dc:	08009a14 	.word	0x08009a14
 80048e0:	0800a1dc 	.word	0x0800a1dc
 80048e4:	0800a8a0 	.word	0x0800a8a0
 80048e8:	0800a8fc 	.word	0x0800a8fc

080048ec <asciiToint>:

int asciiToint(char asciichar)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	4603      	mov	r3, r0
 80048f4:	71fb      	strb	r3, [r7, #7]
	return (int)((asciichar)-48);
 80048f6:	79fb      	ldrb	r3, [r7, #7]
 80048f8:	3b30      	subs	r3, #48	; 0x30
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr

08004904 <setupSystick>:

void setupSystick(uint16_t f_tick)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b088      	sub	sp, #32
 8004908:	af00      	add	r7, sp, #0
 800490a:	4603      	mov	r3, r0
 800490c:	80fb      	strh	r3, [r7, #6]
	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
 800490e:	f107 030c 	add.w	r3, r7, #12
 8004912:	4618      	mov	r0, r3
 8004914:	f7fc fc8a 	bl	800122c <RCC_GetClocksFreq>
	(void) SysTick_Config(RCC_Clocks.HCLK_Frequency / f_tick);
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	88fb      	ldrh	r3, [r7, #6]
 800491c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004920:	4618      	mov	r0, r3
 8004922:	f7ff f909 	bl	8003b38 <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(2,1,0));
 8004926:	2200      	movs	r2, #0
 8004928:	2101      	movs	r1, #1
 800492a:	2002      	movs	r0, #2
 800492c:	f7ff f8d2 	bl	8003ad4 <NVIC_EncodePriority>
 8004930:	4603      	mov	r3, r0
 8004932:	4619      	mov	r1, r3
 8004934:	f04f 30ff 	mov.w	r0, #4294967295
 8004938:	f7ff f8a2 	bl	8003a80 <NVIC_SetPriority>
}
 800493c:	bf00      	nop
 800493e:	3720      	adds	r7, #32
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <setupButton>:

void setupButton()
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Structure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800494a:	2101      	movs	r1, #1
 800494c:	2008      	movs	r0, #8
 800494e:	f7fc fd1d 	bl	800138c <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004952:	2101      	movs	r1, #1
 8004954:	2001      	movs	r0, #1
 8004956:	f7fc fd19 	bl	800138c <RCC_APB2PeriphClockCmd>
	GPIO_Structure.GPIO_Pin = GPIO_Pin_5;
 800495a:	2320      	movs	r3, #32
 800495c:	81bb      	strh	r3, [r7, #12]
	GPIO_Structure.GPIO_Mode = GPIO_Mode_IPD;
 800495e:	2328      	movs	r3, #40	; 0x28
 8004960:	73fb      	strb	r3, [r7, #15]
	GPIO_Structure.GPIO_Speed = GPIO_Speed_2MHz;
 8004962:	2302      	movs	r3, #2
 8004964:	73bb      	strb	r3, [r7, #14]
	GPIO_Init(GPIOB, &GPIO_Structure);
 8004966:	f107 030c 	add.w	r3, r7, #12
 800496a:	4619      	mov	r1, r3
 800496c:	4812      	ldr	r0, [pc, #72]	; (80049b8 <setupButton+0x74>)
 800496e:	f7fc fb47 	bl	8001000 <GPIO_Init>
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOB, GPIO_PinSource5);
 8004972:	2105      	movs	r1, #5
 8004974:	2001      	movs	r0, #1
 8004976:	f7fc fc17 	bl	80011a8 <GPIO_EXTILineConfig>
	EXTI_ClearITPendingBit(EXTI_Line5);
 800497a:	2020      	movs	r0, #32
 800497c:	f7fc fb32 	bl	8000fe4 <EXTI_ClearITPendingBit>
	EXTI_InitTypeDef EXTI_InitStructure;
	//NVIC structure to set up NVIC controller
	NVIC_InitTypeDef NVIC_InitStructure;
	//Connect EXTI Line to Button Pin
	//Configure Button EXTI line
	EXTI_InitStructure.EXTI_Line = EXTI_Line5;
 8004980:	2320      	movs	r3, #32
 8004982:	607b      	str	r3, [r7, #4]
	//select interrupt mode
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8004984:	2300      	movs	r3, #0
 8004986:	723b      	strb	r3, [r7, #8]
	//generate interrupt on rising edge
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8004988:	2308      	movs	r3, #8
 800498a:	727b      	strb	r3, [r7, #9]
	//enable EXTI line
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800498c:	2301      	movs	r3, #1
 800498e:	72bb      	strb	r3, [r7, #10]
	//send values to registers
	EXTI_Init(&EXTI_InitStructure);
 8004990:	1d3b      	adds	r3, r7, #4
 8004992:	4618      	mov	r0, r3
 8004994:	f7fc fa90 	bl	8000eb8 <EXTI_Init>


	//configure NVIC
	//select NVIC channel to configure
	NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 8004998:	2317      	movs	r3, #23
 800499a:	703b      	strb	r3, [r7, #0]
	//set priority to lowest
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 800499c:	230f      	movs	r3, #15
 800499e:	707b      	strb	r3, [r7, #1]
	//set subpriority to lowest
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 80049a0:	230f      	movs	r3, #15
 80049a2:	70bb      	strb	r3, [r7, #2]
	//enable IRQ channel
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80049a4:	2301      	movs	r3, #1
 80049a6:	70fb      	strb	r3, [r7, #3]
	//update NVIC registers
	NVIC_Init(&NVIC_InitStructure);
 80049a8:	463b      	mov	r3, r7
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7fc fa22 	bl	8000df4 <NVIC_Init>


}
 80049b0:	bf00      	nop
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40010c00 	.word	0x40010c00

080049bc <setupDisplay>:

void setupDisplay()
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
	u8g2_Setup_ssd1306_128x64_noname_f(&u8g2, U8G2_R0, u8x8_byte_4wire_sw_spi, u8g2_gpio_and_delay_stm32);
 80049c0:	4b0a      	ldr	r3, [pc, #40]	; (80049ec <setupDisplay+0x30>)
 80049c2:	4a0b      	ldr	r2, [pc, #44]	; (80049f0 <setupDisplay+0x34>)
 80049c4:	490b      	ldr	r1, [pc, #44]	; (80049f4 <setupDisplay+0x38>)
 80049c6:	480c      	ldr	r0, [pc, #48]	; (80049f8 <setupDisplay+0x3c>)
 80049c8:	f7fd fa48 	bl	8001e5c <u8g2_Setup_ssd1306_128x64_noname_f>
	u8g2_InitDisplay(&u8g2); // send init sequence to the display, display is in sleep mode after this
 80049cc:	480a      	ldr	r0, [pc, #40]	; (80049f8 <setupDisplay+0x3c>)
 80049ce:	f7fe ffa9 	bl	8003924 <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0); // wake up display
 80049d2:	2100      	movs	r1, #0
 80049d4:	4808      	ldr	r0, [pc, #32]	; (80049f8 <setupDisplay+0x3c>)
 80049d6:	f7fe ffb4 	bl	8003942 <u8x8_SetPowerSave>
	u8g2_ClearBuffer(&u8g2);
 80049da:	4807      	ldr	r0, [pc, #28]	; (80049f8 <setupDisplay+0x3c>)
 80049dc:	f7fd f9ac 	bl	8001d38 <u8g2_ClearBuffer>
	u8g2_SetContrast(&u8g2, 250);
 80049e0:	21fa      	movs	r1, #250	; 0xfa
 80049e2:	4805      	ldr	r0, [pc, #20]	; (80049f8 <setupDisplay+0x3c>)
 80049e4:	f7fe ffbe 	bl	8003964 <u8x8_SetContrast>
}
 80049e8:	bf00      	nop
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	080049fd 	.word	0x080049fd
 80049f0:	0800331d 	.word	0x0800331d
 80049f4:	0800ce30 	.word	0x0800ce30
 80049f8:	20001c78 	.word	0x20001c78

080049fc <u8g2_gpio_and_delay_stm32>:

uint8_t u8g2_gpio_and_delay_stm32(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	607b      	str	r3, [r7, #4]
 8004a06:	460b      	mov	r3, r1
 8004a08:	72fb      	strb	r3, [r7, #11]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	72bb      	strb	r3, [r7, #10]
	GPIO_InitTypeDef GPIO_InitStruct;

	switch(msg){
 8004a0e:	7afb      	ldrb	r3, [r7, #11]
 8004a10:	3b28      	subs	r3, #40	; 0x28
 8004a12:	2b23      	cmp	r3, #35	; 0x23
 8004a14:	f200 80d1 	bhi.w	8004bba <u8g2_gpio_and_delay_stm32+0x1be>
 8004a18:	a201      	add	r2, pc, #4	; (adr r2, 8004a20 <u8g2_gpio_and_delay_stm32+0x24>)
 8004a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1e:	bf00      	nop
 8004a20:	08004ab1 	.word	0x08004ab1
 8004a24:	08004b1b 	.word	0x08004b1b
 8004a28:	08004bbf 	.word	0x08004bbf
 8004a2c:	08004bbf 	.word	0x08004bbf
 8004a30:	08004bbb 	.word	0x08004bbb
 8004a34:	08004bbb 	.word	0x08004bbb
 8004a38:	08004bbb 	.word	0x08004bbb
 8004a3c:	08004bbb 	.word	0x08004bbb
 8004a40:	08004bbb 	.word	0x08004bbb
 8004a44:	08004bbb 	.word	0x08004bbb
 8004a48:	08004bbb 	.word	0x08004bbb
 8004a4c:	08004bbb 	.word	0x08004bbb
 8004a50:	08004bbb 	.word	0x08004bbb
 8004a54:	08004bbb 	.word	0x08004bbb
 8004a58:	08004bbb 	.word	0x08004bbb
 8004a5c:	08004bbb 	.word	0x08004bbb
 8004a60:	08004bbb 	.word	0x08004bbb
 8004a64:	08004bbb 	.word	0x08004bbb
 8004a68:	08004bbb 	.word	0x08004bbb
 8004a6c:	08004bbb 	.word	0x08004bbb
 8004a70:	08004bbb 	.word	0x08004bbb
 8004a74:	08004bbb 	.word	0x08004bbb
 8004a78:	08004bbb 	.word	0x08004bbb
 8004a7c:	08004bbb 	.word	0x08004bbb
 8004a80:	08004b25 	.word	0x08004b25
 8004a84:	08004b43 	.word	0x08004b43
 8004a88:	08004bbb 	.word	0x08004bbb
 8004a8c:	08004bbb 	.word	0x08004bbb
 8004a90:	08004bbb 	.word	0x08004bbb
 8004a94:	08004bbb 	.word	0x08004bbb
 8004a98:	08004bbb 	.word	0x08004bbb
 8004a9c:	08004bbb 	.word	0x08004bbb
 8004aa0:	08004bbb 	.word	0x08004bbb
 8004aa4:	08004b61 	.word	0x08004b61
 8004aa8:	08004b7f 	.word	0x08004b7f
 8004aac:	08004b9d 	.word	0x08004b9d
	//Initialize SPI peripheral
	case U8X8_MSG_GPIO_AND_DELAY_INIT:

		RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	2004      	movs	r0, #4
 8004ab4:	f7fc fc6a 	bl	800138c <RCC_APB2PeriphClockCmd>
		/* SPI SCK, MOSI GPIO pin configuration  */
		GPIO_InitStruct.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_7;
 8004ab8:	23a0      	movs	r3, #160	; 0xa0
 8004aba:	82bb      	strh	r3, [r7, #20]
		GPIO_InitStruct.GPIO_Mode = GPIO_Mode_Out_PP;
 8004abc:	2310      	movs	r3, #16
 8004abe:	75fb      	strb	r3, [r7, #23]
		GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	75bb      	strb	r3, [r7, #22]
		GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ac4:	f107 0314 	add.w	r3, r7, #20
 8004ac8:	4619      	mov	r1, r3
 8004aca:	4840      	ldr	r0, [pc, #256]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004acc:	f7fc fa98 	bl	8001000 <GPIO_Init>

		//RES Pin
		GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	82bb      	strh	r3, [r7, #20]
		GPIO_InitStruct.GPIO_Mode = GPIO_Mode_Out_PP;
 8004ad4:	2310      	movs	r3, #16
 8004ad6:	75fb      	strb	r3, [r7, #23]
		GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	75bb      	strb	r3, [r7, #22]
		GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004adc:	f107 0314 	add.w	r3, r7, #20
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	483a      	ldr	r0, [pc, #232]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004ae4:	f7fc fa8c 	bl	8001000 <GPIO_Init>

		//DC Pin
		GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 8004ae8:	2302      	movs	r3, #2
 8004aea:	82bb      	strh	r3, [r7, #20]
		GPIO_InitStruct.GPIO_Mode = GPIO_Mode_Out_PP;
 8004aec:	2310      	movs	r3, #16
 8004aee:	75fb      	strb	r3, [r7, #23]
		GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004af0:	2303      	movs	r3, #3
 8004af2:	75bb      	strb	r3, [r7, #22]
		GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004af4:	f107 0314 	add.w	r3, r7, #20
 8004af8:	4619      	mov	r1, r3
 8004afa:	4834      	ldr	r0, [pc, #208]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004afc:	f7fc fa80 	bl	8001000 <GPIO_Init>

		//CS Pin
		GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 8004b00:	2304      	movs	r3, #4
 8004b02:	82bb      	strh	r3, [r7, #20]
		GPIO_InitStruct.GPIO_Mode = GPIO_Mode_Out_PP;
 8004b04:	2310      	movs	r3, #16
 8004b06:	75fb      	strb	r3, [r7, #23]
		GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	75bb      	strb	r3, [r7, #22]
		GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b0c:	f107 0314 	add.w	r3, r7, #20
 8004b10:	4619      	mov	r1, r3
 8004b12:	482e      	ldr	r0, [pc, #184]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b14:	f7fc fa74 	bl	8001000 <GPIO_Init>

		break;
 8004b18:	e052      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>

		//Function which implements a delay, arg_int contains the amount of ms
	case U8X8_MSG_DELAY_MILLI:
		delay_system_ticks((uint32_t)arg_int);
 8004b1a:	7abb      	ldrb	r3, [r7, #10]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7fd f831 	bl	8001b84 <delay_system_ticks>

		break;
 8004b22:	e04d      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
	case U8X8_MSG_DELAY_100NANO:

		break;
		//Function to define the logic level of the clockline
	case U8X8_MSG_GPIO_SPI_CLOCK:
		if (arg_int) GPIO_WriteBit(GPIOA, GPIO_Pin_7, SET);
 8004b24:	7abb      	ldrb	r3, [r7, #10]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d005      	beq.n	8004b36 <u8g2_gpio_and_delay_stm32+0x13a>
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	2180      	movs	r1, #128	; 0x80
 8004b2e:	4827      	ldr	r0, [pc, #156]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b30:	f7fc fb22 	bl	8001178 <GPIO_WriteBit>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_7, RESET);

		break;
 8004b34:	e044      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_7, RESET);
 8004b36:	2200      	movs	r2, #0
 8004b38:	2180      	movs	r1, #128	; 0x80
 8004b3a:	4824      	ldr	r0, [pc, #144]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b3c:	f7fc fb1c 	bl	8001178 <GPIO_WriteBit>
		break;
 8004b40:	e03e      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		//Function to define the logic level of the data line to the display
	case U8X8_MSG_GPIO_SPI_DATA:
		if (arg_int) GPIO_WriteBit(GPIOA, GPIO_Pin_5, SET);
 8004b42:	7abb      	ldrb	r3, [r7, #10]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d005      	beq.n	8004b54 <u8g2_gpio_and_delay_stm32+0x158>
 8004b48:	2201      	movs	r2, #1
 8004b4a:	2120      	movs	r1, #32
 8004b4c:	481f      	ldr	r0, [pc, #124]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b4e:	f7fc fb13 	bl	8001178 <GPIO_WriteBit>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_5, RESET);

		break;
 8004b52:	e035      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_5, RESET);
 8004b54:	2200      	movs	r2, #0
 8004b56:	2120      	movs	r1, #32
 8004b58:	481c      	ldr	r0, [pc, #112]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b5a:	f7fc fb0d 	bl	8001178 <GPIO_WriteBit>
		break;
 8004b5e:	e02f      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		// Function to define the logic level of the CS line
	case U8X8_MSG_GPIO_CS:
		if (arg_int) GPIO_WriteBit(GPIOA, GPIO_Pin_2, SET);
 8004b60:	7abb      	ldrb	r3, [r7, #10]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d005      	beq.n	8004b72 <u8g2_gpio_and_delay_stm32+0x176>
 8004b66:	2201      	movs	r2, #1
 8004b68:	2104      	movs	r1, #4
 8004b6a:	4818      	ldr	r0, [pc, #96]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b6c:	f7fc fb04 	bl	8001178 <GPIO_WriteBit>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_2, RESET);

		break;
 8004b70:	e026      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_2, RESET);
 8004b72:	2200      	movs	r2, #0
 8004b74:	2104      	movs	r1, #4
 8004b76:	4815      	ldr	r0, [pc, #84]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b78:	f7fc fafe 	bl	8001178 <GPIO_WriteBit>
		break;
 8004b7c:	e020      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		//Function to define the logic level of the Data/ Command line
	case U8X8_MSG_GPIO_DC:
		if (arg_int) GPIO_WriteBit(GPIOA, GPIO_Pin_1, SET);
 8004b7e:	7abb      	ldrb	r3, [r7, #10]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d005      	beq.n	8004b90 <u8g2_gpio_and_delay_stm32+0x194>
 8004b84:	2201      	movs	r2, #1
 8004b86:	2102      	movs	r1, #2
 8004b88:	4810      	ldr	r0, [pc, #64]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b8a:	f7fc faf5 	bl	8001178 <GPIO_WriteBit>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_1, RESET);

		break;
 8004b8e:	e017      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_1, RESET);
 8004b90:	2200      	movs	r2, #0
 8004b92:	2102      	movs	r1, #2
 8004b94:	480d      	ldr	r0, [pc, #52]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004b96:	f7fc faef 	bl	8001178 <GPIO_WriteBit>
		break;
 8004b9a:	e011      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		//Function to define the logic level of the RESET line
	case U8X8_MSG_GPIO_RESET:
		if (arg_int) GPIO_WriteBit(GPIOA, GPIO_Pin_0, SET);
 8004b9c:	7abb      	ldrb	r3, [r7, #10]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d005      	beq.n	8004bae <u8g2_gpio_and_delay_stm32+0x1b2>
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	4809      	ldr	r0, [pc, #36]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004ba8:	f7fc fae6 	bl	8001178 <GPIO_WriteBit>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_0, RESET);

		break;
 8004bac:	e008      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
		else GPIO_WriteBit(GPIOA, GPIO_Pin_0, RESET);
 8004bae:	2200      	movs	r2, #0
 8004bb0:	2101      	movs	r1, #1
 8004bb2:	4806      	ldr	r0, [pc, #24]	; (8004bcc <u8g2_gpio_and_delay_stm32+0x1d0>)
 8004bb4:	f7fc fae0 	bl	8001178 <GPIO_WriteBit>
		break;
 8004bb8:	e002      	b.n	8004bc0 <u8g2_gpio_and_delay_stm32+0x1c4>
	default:
		return 0; //A message was received which is not implemented, return 0 to indicate an error
 8004bba:	2300      	movs	r3, #0
 8004bbc:	e001      	b.n	8004bc2 <u8g2_gpio_and_delay_stm32+0x1c6>
		break;
 8004bbe:	bf00      	nop
	}

	return 1; // command processed successfully.
 8004bc0:	2301      	movs	r3, #1
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3718      	adds	r7, #24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	40010800 	.word	0x40010800

08004bd0 <showScreen>:
//
//	while((curr_time+3000)>milis){};
//}

void showScreen(int screen)
{
 8004bd0:	b5b0      	push	{r4, r5, r7, lr}
 8004bd2:	b09c      	sub	sp, #112	; 0x70
 8004bd4:	af04      	add	r7, sp, #16
 8004bd6:	6078      	str	r0, [r7, #4]
	if(screen==0)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d118      	bne.n	8004c10 <showScreen+0x40>
	{
		int curr_time = 0;
 8004bde:	2300      	movs	r3, #0
 8004be0:	653b      	str	r3, [r7, #80]	; 0x50

		u8g2_ClearBuffer(&u8g2);
 8004be2:	4875      	ldr	r0, [pc, #468]	; (8004db8 <showScreen+0x1e8>)
 8004be4:	f7fd f8a8 	bl	8001d38 <u8g2_ClearBuffer>
		u8g2_SetFont(&u8g2, u8g2_font_bubble_tr);
 8004be8:	4974      	ldr	r1, [pc, #464]	; (8004dbc <showScreen+0x1ec>)
 8004bea:	4873      	ldr	r0, [pc, #460]	; (8004db8 <showScreen+0x1e8>)
 8004bec:	f7fd fefa 	bl	80029e4 <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 0, 20, "Rep");
 8004bf0:	4b73      	ldr	r3, [pc, #460]	; (8004dc0 <showScreen+0x1f0>)
 8004bf2:	2214      	movs	r2, #20
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	4870      	ldr	r0, [pc, #448]	; (8004db8 <showScreen+0x1e8>)
 8004bf8:	f7fd fe56 	bl	80028a8 <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 0, 40, "Home");
 8004bfc:	4b71      	ldr	r3, [pc, #452]	; (8004dc4 <showScreen+0x1f4>)
 8004bfe:	2228      	movs	r2, #40	; 0x28
 8004c00:	2100      	movs	r1, #0
 8004c02:	486d      	ldr	r0, [pc, #436]	; (8004db8 <showScreen+0x1e8>)
 8004c04:	f7fd fe50 	bl	80028a8 <u8g2_DrawStr>
		u8g2_SendBuffer(&u8g2);
 8004c08:	486b      	ldr	r0, [pc, #428]	; (8004db8 <showScreen+0x1e8>)
 8004c0a:	f7fd f908 	bl	8001e1e <u8g2_SendBuffer>


		u8g2_SendBuffer(&u8g2);
	}

}
 8004c0e:	e0ce      	b.n	8004dae <showScreen+0x1de>
		char firstline[30] = "";
 8004c10:	2300      	movs	r3, #0
 8004c12:	633b      	str	r3, [r7, #48]	; 0x30
 8004c14:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	605a      	str	r2, [r3, #4]
 8004c1e:	609a      	str	r2, [r3, #8]
 8004c20:	60da      	str	r2, [r3, #12]
 8004c22:	611a      	str	r2, [r3, #16]
 8004c24:	615a      	str	r2, [r3, #20]
 8004c26:	831a      	strh	r2, [r3, #24]
		calcDate(clockepoch);
 8004c28:	4b67      	ldr	r3, [pc, #412]	; (8004dc8 <showScreen+0x1f8>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 fba7 	bl	8005380 <calcDate>
		sprintf(firstline, "%.2d/%.2d  %.2d%c%.2d", clock_day, clock_month, clock_hours, clocktick, clock_minutes);
 8004c32:	4b66      	ldr	r3, [pc, #408]	; (8004dcc <showScreen+0x1fc>)
 8004c34:	6819      	ldr	r1, [r3, #0]
 8004c36:	4b66      	ldr	r3, [pc, #408]	; (8004dd0 <showScreen+0x200>)
 8004c38:	681c      	ldr	r4, [r3, #0]
 8004c3a:	4b66      	ldr	r3, [pc, #408]	; (8004dd4 <showScreen+0x204>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a66      	ldr	r2, [pc, #408]	; (8004dd8 <showScreen+0x208>)
 8004c40:	7812      	ldrb	r2, [r2, #0]
 8004c42:	b2d2      	uxtb	r2, r2
 8004c44:	4615      	mov	r5, r2
 8004c46:	4a65      	ldr	r2, [pc, #404]	; (8004ddc <showScreen+0x20c>)
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8004c4e:	9202      	str	r2, [sp, #8]
 8004c50:	9501      	str	r5, [sp, #4]
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	4623      	mov	r3, r4
 8004c56:	460a      	mov	r2, r1
 8004c58:	4961      	ldr	r1, [pc, #388]	; (8004de0 <showScreen+0x210>)
 8004c5a:	f000 ff45 	bl	8005ae8 <sprintf>
		u8g2_ClearBuffer(&u8g2);
 8004c5e:	4856      	ldr	r0, [pc, #344]	; (8004db8 <showScreen+0x1e8>)
 8004c60:	f7fd f86a 	bl	8001d38 <u8g2_ClearBuffer>
		u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 8004c64:	495f      	ldr	r1, [pc, #380]	; (8004de4 <showScreen+0x214>)
 8004c66:	4854      	ldr	r0, [pc, #336]	; (8004db8 <showScreen+0x1e8>)
 8004c68:	f7fd febc 	bl	80029e4 <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 7, 11, firstline);
 8004c6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c70:	220b      	movs	r2, #11
 8004c72:	2107      	movs	r1, #7
 8004c74:	4850      	ldr	r0, [pc, #320]	; (8004db8 <showScreen+0x1e8>)
 8004c76:	f7fd fe17 	bl	80028a8 <u8g2_DrawStr>
		sn[0] = (char)(screen+48);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	3330      	adds	r3, #48	; 0x30
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		sn[1] = '\0';
 8004c86:	2300      	movs	r3, #0
 8004c88:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		u8g2_DrawStr(&u8g2, 117, 11, sn);
 8004c8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004c90:	220b      	movs	r2, #11
 8004c92:	2175      	movs	r1, #117	; 0x75
 8004c94:	4848      	ldr	r0, [pc, #288]	; (8004db8 <showScreen+0x1e8>)
 8004c96:	f7fd fe07 	bl	80028a8 <u8g2_DrawStr>
		u8g2_DrawLine(&u8g2, 0, 13, 127, 13);
 8004c9a:	230d      	movs	r3, #13
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	237f      	movs	r3, #127	; 0x7f
 8004ca0:	220d      	movs	r2, #13
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	4844      	ldr	r0, [pc, #272]	; (8004db8 <showScreen+0x1e8>)
 8004ca6:	f7fe f8be 	bl	8002e26 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 115, 13, 115, 0);
 8004caa:	2300      	movs	r3, #0
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	2373      	movs	r3, #115	; 0x73
 8004cb0:	220d      	movs	r2, #13
 8004cb2:	2173      	movs	r1, #115	; 0x73
 8004cb4:	4840      	ldr	r0, [pc, #256]	; (8004db8 <showScreen+0x1e8>)
 8004cb6:	f7fe f8b6 	bl	8002e26 <u8g2_DrawLine>
		u8g2_SetFont(&u8g2, u8g2_font_helvR10_tf);
 8004cba:	494b      	ldr	r1, [pc, #300]	; (8004de8 <showScreen+0x218>)
 8004cbc:	483e      	ldr	r0, [pc, #248]	; (8004db8 <showScreen+0x1e8>)
 8004cbe:	f7fd fe91 	bl	80029e4 <u8g2_SetFont>
		int blchar = 0;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	65fb      	str	r3, [r7, #92]	; 0x5c
		int lastblchar = 0;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	65bb      	str	r3, [r7, #88]	; 0x58
		int line = 0;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	657b      	str	r3, [r7, #84]	; 0x54
		while (line<4)
 8004cce:	e068      	b.n	8004da2 <showScreen+0x1d2>
				printmsgline[blchar - lastblchar] = *(messages[screen - 1] + blchar);
 8004cd0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004cd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cd4:	1ad1      	subs	r1, r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	1e5a      	subs	r2, r3, #1
 8004cda:	4613      	mov	r3, r2
 8004cdc:	019b      	lsls	r3, r3, #6
 8004cde:	4413      	add	r3, r2
 8004ce0:	4a42      	ldr	r2, [pc, #264]	; (8004dec <showScreen+0x21c>)
 8004ce2:	441a      	add	r2, r3
 8004ce4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ce6:	4413      	add	r3, r2
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	b2da      	uxtb	r2, r3
 8004cec:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004cf0:	440b      	add	r3, r1
 8004cf2:	f803 2c54 	strb.w	r2, [r3, #-84]
				printmsgline[blchar - lastblchar + 1] = '\0';
 8004cf6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004cf8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004d02:	4413      	add	r3, r2
 8004d04:	2200      	movs	r2, #0
 8004d06:	f803 2c54 	strb.w	r2, [r3, #-84]
				blchar++;
 8004d0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	65fb      	str	r3, [r7, #92]	; 0x5c
			} while (u8g2_GetStrWidth(&u8g2, printmsgline) < u8g2_GetDisplayWidth(&u8g2) - 8 && strlen(messages[screen - 1]+blchar)>0);
 8004d10:	f107 030c 	add.w	r3, r7, #12
 8004d14:	4619      	mov	r1, r3
 8004d16:	4828      	ldr	r0, [pc, #160]	; (8004db8 <showScreen+0x1e8>)
 8004d18:	f7fd fece 	bl	8002ab8 <u8g2_GetStrWidth>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	461a      	mov	r2, r3
 8004d20:	4b25      	ldr	r3, [pc, #148]	; (8004db8 <showScreen+0x1e8>)
 8004d22:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d26:	3b08      	subs	r3, #8
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	da0b      	bge.n	8004d44 <showScreen+0x174>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	1e5a      	subs	r2, r3, #1
 8004d30:	4613      	mov	r3, r2
 8004d32:	019b      	lsls	r3, r3, #6
 8004d34:	4413      	add	r3, r2
 8004d36:	4a2d      	ldr	r2, [pc, #180]	; (8004dec <showScreen+0x21c>)
 8004d38:	441a      	add	r2, r3
 8004d3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d3c:	4413      	add	r3, r2
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1c5      	bne.n	8004cd0 <showScreen+0x100>
			if (line<3)
 8004d44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	dc16      	bgt.n	8004d78 <showScreen+0x1a8>
				if (printmsgline[blchar]!=' ')
 8004d4a:	f107 020c 	add.w	r2, r7, #12
 8004d4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d50:	4413      	add	r3, r2
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b20      	cmp	r3, #32
 8004d56:	d00f      	beq.n	8004d78 <showScreen+0x1a8>
					printmsgline[blchar+1] = '-';
 8004d58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d5a:	3301      	adds	r3, #1
 8004d5c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004d60:	4413      	add	r3, r2
 8004d62:	222d      	movs	r2, #45	; 0x2d
 8004d64:	f803 2c54 	strb.w	r2, [r3, #-84]
					printmsgline[blchar+1] = '\0';
 8004d68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004d70:	4413      	add	r3, r2
 8004d72:	2200      	movs	r2, #0
 8004d74:	f803 2c54 	strb.w	r2, [r3, #-84]
			u8g2_DrawStr(&u8g2, 0, 27+(11*line), printmsgline);
 8004d78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	0092      	lsls	r2, r2, #2
 8004d80:	441a      	add	r2, r3
 8004d82:	0052      	lsls	r2, r2, #1
 8004d84:	4413      	add	r3, r2
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	331b      	adds	r3, #27
 8004d8a:	b2da      	uxtb	r2, r3
 8004d8c:	f107 030c 	add.w	r3, r7, #12
 8004d90:	2100      	movs	r1, #0
 8004d92:	4809      	ldr	r0, [pc, #36]	; (8004db8 <showScreen+0x1e8>)
 8004d94:	f7fd fd88 	bl	80028a8 <u8g2_DrawStr>
			lastblchar = blchar;
 8004d98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d9a:	65bb      	str	r3, [r7, #88]	; 0x58
			line++;
 8004d9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d9e:	3301      	adds	r3, #1
 8004da0:	657b      	str	r3, [r7, #84]	; 0x54
		while (line<4)
 8004da2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	dd93      	ble.n	8004cd0 <showScreen+0x100>
		u8g2_SendBuffer(&u8g2);
 8004da8:	4803      	ldr	r0, [pc, #12]	; (8004db8 <showScreen+0x1e8>)
 8004daa:	f7fd f838 	bl	8001e1e <u8g2_SendBuffer>
}
 8004dae:	bf00      	nop
 8004db0:	3760      	adds	r7, #96	; 0x60
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bdb0      	pop	{r4, r5, r7, pc}
 8004db6:	bf00      	nop
 8004db8:	20001c78 	.word	0x20001c78
 8004dbc:	0800b518 	.word	0x0800b518
 8004dc0:	0800a910 	.word	0x0800a910
 8004dc4:	0800a914 	.word	0x0800a914
 8004dc8:	20000ad0 	.word	0x20000ad0
 8004dcc:	20000020 	.word	0x20000020
 8004dd0:	2000001c 	.word	0x2000001c
 8004dd4:	20000ad4 	.word	0x20000ad4
 8004dd8:	20000024 	.word	0x20000024
 8004ddc:	20000ad8 	.word	0x20000ad8
 8004de0:	0800a91c 	.word	0x0800a91c
 8004de4:	0800c178 	.word	0x0800c178
 8004de8:	0800a9ec 	.word	0x0800a9ec
 8004dec:	20001b70 	.word	0x20001b70

08004df0 <sendLine>:

void sendLine(char *data)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
	int len = strlen(data);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f7fb f9a9 	bl	8000150 <strlen>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	60bb      	str	r3, [r7, #8]
	for (int n = 0; n < len; n++)
 8004e02:	2300      	movs	r3, #0
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	e00c      	b.n	8004e22 <sendLine+0x32>
	{
		Usart1Put(*data++ & (uint16_t)0x01FF);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	607a      	str	r2, [r7, #4]
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7fc ff45 	bl	8001ca0 <Usart1Put>
		delay(1);
 8004e16:	2001      	movs	r0, #1
 8004e18:	f000 f97e 	bl	8005118 <delay>
	for (int n = 0; n < len; n++)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	dbee      	blt.n	8004e08 <sendLine+0x18>
	}
}
 8004e2a:	bf00      	nop
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <sendData>:

void sendData(char *data, int len)
{
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b084      	sub	sp, #16
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
 8004e3a:	6039      	str	r1, [r7, #0]
	for (int n = 0; n < len; n++)
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	60fb      	str	r3, [r7, #12]
 8004e40:	e00c      	b.n	8004e5c <sendData+0x2a>
	{
		Usart1Put(*data++ & (uint16_t)0x01FF);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	1c5a      	adds	r2, r3, #1
 8004e46:	607a      	str	r2, [r7, #4]
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fc ff28 	bl	8001ca0 <Usart1Put>
		delay(1);
 8004e50:	2001      	movs	r0, #1
 8004e52:	f000 f961 	bl	8005118 <delay>
	for (int n = 0; n < len; n++)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	60fb      	str	r3, [r7, #12]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	dbee      	blt.n	8004e42 <sendData+0x10>
	}
}
 8004e64:	bf00      	nop
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <getStream>:

ErrorStatus getStream(char *data, int end)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
	uint8_t c;
	int n = 0;
 8004e76:	2300      	movs	r3, #0
 8004e78:	60fb      	str	r3, [r7, #12]
	do {

		if(Usart1Get(&c)==ERROR) break;
 8004e7a:	f107 030b 	add.w	r3, r7, #11
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fc ff26 	bl	8001cd0 <Usart1Get>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00c      	beq.n	8004ea4 <getStream+0x38>

		*data++ = c;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	607a      	str	r2, [r7, #4]
 8004e90:	7afa      	ldrb	r2, [r7, #11]
 8004e92:	701a      	strb	r2, [r3, #0]
		n++;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	3301      	adds	r3, #1
 8004e98:	60fb      	str	r3, [r7, #12]
	} while (n<end);
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	dbeb      	blt.n	8004e7a <getStream+0xe>
 8004ea2:	e000      	b.n	8004ea6 <getStream+0x3a>
		if(Usart1Get(&c)==ERROR) break;
 8004ea4:	bf00      	nop

	if (n==end)
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d101      	bne.n	8004eb2 <getStream+0x46>
	{
		return ERROR;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e000      	b.n	8004eb4 <getStream+0x48>
	}
	else
	{
		return SUCCESS;
 8004eb2:	2301      	movs	r3, #1
	}
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <getUntilch>:

int getUntilch(char *data, char limiter, int end)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b086      	sub	sp, #24
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	72fb      	strb	r3, [r7, #11]
	uint8_t c;
	int n = 0;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	617b      	str	r3, [r7, #20]
	do {

		Usart1Get(&c);
 8004ece:	f107 0313 	add.w	r3, r7, #19
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7fc fefc 	bl	8001cd0 <Usart1Get>

		if(c!='\0')
 8004ed8:	7cfb      	ldrb	r3, [r7, #19]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d010      	beq.n	8004f00 <getUntilch+0x44>
		{
			*data++ = (char)c;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	1c5a      	adds	r2, r3, #1
 8004ee2:	60fa      	str	r2, [r7, #12]
 8004ee4:	7cfa      	ldrb	r2, [r7, #19]
 8004ee6:	701a      	strb	r2, [r3, #0]
			n++;
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	3301      	adds	r3, #1
 8004eec:	617b      	str	r3, [r7, #20]
		}
		else
		{
			break;
		}
	} while (c!=limiter && n<end);
 8004eee:	7cfb      	ldrb	r3, [r7, #19]
 8004ef0:	7afa      	ldrb	r2, [r7, #11]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d005      	beq.n	8004f02 <getUntilch+0x46>
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	dbe7      	blt.n	8004ece <getUntilch+0x12>
 8004efe:	e000      	b.n	8004f02 <getUntilch+0x46>
			break;
 8004f00:	bf00      	nop

	*data++ = '\0';
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	1c5a      	adds	r2, r3, #1
 8004f06:	60fa      	str	r2, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	701a      	strb	r2, [r3, #0]

	return n;
 8004f0c:	697b      	ldr	r3, [r7, #20]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3718      	adds	r7, #24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
	...

08004f18 <setupClockTimer>:

void setupClockTimer()
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd (RCC_APB1Periph_TIM4, ENABLE);
 8004f1e:	2101      	movs	r1, #1
 8004f20:	2004      	movs	r0, #4
 8004f22:	f7fc fa51 	bl	80013c8 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TIM_str;
	TIM_TimeBaseStructInit (&TIM_str);
 8004f26:	1d3b      	adds	r3, r7, #4
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7fc fae7 	bl	80014fc <TIM_TimeBaseStructInit>
	TIM_str.TIM_Period = CLK_CTR;
 8004f2e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004f32:	813b      	strh	r3, [r7, #8]
	TIM_str.TIM_Prescaler = CLK_PRESC - 1;
 8004f34:	f240 1367 	movw	r3, #359	; 0x167
 8004f38:	80bb      	strh	r3, [r7, #4]
	TIM_str.TIM_CounterMode = TIM_CounterMode_Up;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	80fb      	strh	r3, [r7, #6]
	TIM_str.TIM_ClockDivision = TIM_CKD_DIV1;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	817b      	strh	r3, [r7, #10]
	TIM_str.TIM_RepetitionCounter = 0;
 8004f42:	2300      	movs	r3, #0
 8004f44:	733b      	strb	r3, [r7, #12]

	TIM_TimeBaseInit (TIM4, &TIM_str);
 8004f46:	1d3b      	adds	r3, r7, #4
 8004f48:	4619      	mov	r1, r3
 8004f4a:	480e      	ldr	r0, [pc, #56]	; (8004f84 <setupClockTimer+0x6c>)
 8004f4c:	f7fc fa5a 	bl	8001404 <TIM_TimeBaseInit>

	NVIC_InitTypeDef nvicStructure;
	nvicStructure.NVIC_IRQChannel = TIM4_IRQn;
 8004f50:	231e      	movs	r3, #30
 8004f52:	703b      	strb	r3, [r7, #0]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8004f54:	2301      	movs	r3, #1
 8004f56:	707b      	strb	r3, [r7, #1]
	nvicStructure.NVIC_IRQChannelSubPriority = 1;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	70bb      	strb	r3, [r7, #2]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&nvicStructure);
 8004f60:	463b      	mov	r3, r7
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7fb ff46 	bl	8000df4 <NVIC_Init>

	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 8004f68:	2201      	movs	r2, #1
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	4805      	ldr	r0, [pc, #20]	; (8004f84 <setupClockTimer+0x6c>)
 8004f6e:	f7fc fafd 	bl	800156c <TIM_ITConfig>
	TIM_Cmd(TIM4, ENABLE);
 8004f72:	2101      	movs	r1, #1
 8004f74:	4803      	ldr	r0, [pc, #12]	; (8004f84 <setupClockTimer+0x6c>)
 8004f76:	f7fc fada 	bl	800152e <TIM_Cmd>

}
 8004f7a:	bf00      	nop
 8004f7c:	3710      	adds	r7, #16
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	40000800 	.word	0x40000800

08004f88 <setupNetwork>:

ErrorStatus setupNetwork()
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b0b2      	sub	sp, #200	; 0xc8
 8004f8c:	af00      	add	r7, sp, #0
	Usart1Init();
 8004f8e:	f7fc fe1d 	bl	8001bcc <Usart1Init>

	char c[100] = "";
 8004f92:	2300      	movs	r3, #0
 8004f94:	667b      	str	r3, [r7, #100]	; 0x64
 8004f96:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004f9a:	2260      	movs	r2, #96	; 0x60
 8004f9c:	2100      	movs	r1, #0
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 fd99 	bl	8005ad6 <memset>
	sendLine("AT+RST\r\n"); // Reset ESP8266
 8004fa4:	481f      	ldr	r0, [pc, #124]	; (8005024 <setupNetwork+0x9c>)
 8004fa6:	f7ff ff23 	bl	8004df0 <sendLine>
	delay(6000);
 8004faa:	f241 7070 	movw	r0, #6000	; 0x1770
 8004fae:	f000 f8b3 	bl	8005118 <delay>
	char flush[100];
	while(getStream(flush,sizeof(flush))==ERROR);
 8004fb2:	bf00      	nop
 8004fb4:	463b      	mov	r3, r7
 8004fb6:	2164      	movs	r1, #100	; 0x64
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff ff57 	bl	8004e6c <getStream>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d0f7      	beq.n	8004fb4 <setupNetwork+0x2c>
	sendLine("ATE0\r\n"); // disable Echo
 8004fc4:	4818      	ldr	r0, [pc, #96]	; (8005028 <setupNetwork+0xa0>)
 8004fc6:	f7ff ff13 	bl	8004df0 <sendLine>
	delay(500);
 8004fca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004fce:	f000 f8a3 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 8004fd2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004fd6:	2264      	movs	r2, #100	; 0x64
 8004fd8:	210a      	movs	r1, #10
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff ff6e 	bl	8004ebc <getUntilch>
		if(startsWith("FAIL\r\n",c))
 8004fe0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	4811      	ldr	r0, [pc, #68]	; (800502c <setupNetwork+0xa4>)
 8004fe8:	f000 f8aa 	bl	8005140 <startsWith>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <setupNetwork+0x6e>
		{
			return ERROR;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	e012      	b.n	800501c <setupNetwork+0x94>
		}
	}while(!startsWith("OK\r\n",c));
 8004ff6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	480c      	ldr	r0, [pc, #48]	; (8005030 <setupNetwork+0xa8>)
 8004ffe:	f000 f89f 	bl	8005140 <startsWith>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0e4      	beq.n	8004fd2 <setupNetwork+0x4a>
	//	{
	//		getUntilch(c,'\n');
	//		delay(10);
	//	}

	if (startNetwork()==ERROR) return ERROR;
 8005008:	f000 f814 	bl	8005034 <startNetwork>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d101      	bne.n	8005016 <setupNetwork+0x8e>
 8005012:	2300      	movs	r3, #0
 8005014:	e002      	b.n	800501c <setupNetwork+0x94>

	getIPAddress();
 8005016:	f7fe ff39 	bl	8003e8c <getIPAddress>

	return SUCCESS;
 800501a:	2301      	movs	r3, #1
}
 800501c:	4618      	mov	r0, r3
 800501e:	37c8      	adds	r7, #200	; 0xc8
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	0800a934 	.word	0x0800a934
 8005028:	0800a940 	.word	0x0800a940
 800502c:	0800a948 	.word	0x0800a948
 8005030:	08009970 	.word	0x08009970

08005034 <startNetwork>:

ErrorStatus startNetwork()
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b09a      	sub	sp, #104	; 0x68
 8005038:	af00      	add	r7, sp, #0
	char c[100];

	sendLine("AT+CWJAP=\"FORA TEMER\",\"d1v1d1nha\"\r\n"); // connect do AP
 800503a:	4831      	ldr	r0, [pc, #196]	; (8005100 <startNetwork+0xcc>)
 800503c:	f7ff fed8 	bl	8004df0 <sendLine>
	//sendLine("AT+CWJAP=\"Xperia XZs\",\"senha1234\"\r\n"); // connect do AP
	delay(6000);
 8005040:	f241 7070 	movw	r0, #6000	; 0x1770
 8005044:	f000 f868 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 8005048:	1d3b      	adds	r3, r7, #4
 800504a:	2264      	movs	r2, #100	; 0x64
 800504c:	210a      	movs	r1, #10
 800504e:	4618      	mov	r0, r3
 8005050:	f7ff ff34 	bl	8004ebc <getUntilch>
		if(startsWith("FAIL\r\n",c))
 8005054:	1d3b      	adds	r3, r7, #4
 8005056:	4619      	mov	r1, r3
 8005058:	482a      	ldr	r0, [pc, #168]	; (8005104 <startNetwork+0xd0>)
 800505a:	f000 f871 	bl	8005140 <startsWith>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <startNetwork+0x34>
		{
			return ERROR;
 8005064:	2300      	movs	r3, #0
 8005066:	e046      	b.n	80050f6 <startNetwork+0xc2>
		}
	} while(!startsWith("OK\r\n",c));
 8005068:	1d3b      	adds	r3, r7, #4
 800506a:	4619      	mov	r1, r3
 800506c:	4826      	ldr	r0, [pc, #152]	; (8005108 <startNetwork+0xd4>)
 800506e:	f000 f867 	bl	8005140 <startsWith>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d0e7      	beq.n	8005048 <startNetwork+0x14>


	sendLine("AT+CIPMUX=1\r\n");
 8005078:	4824      	ldr	r0, [pc, #144]	; (800510c <startNetwork+0xd8>)
 800507a:	f7ff feb9 	bl	8004df0 <sendLine>
	delay(500);
 800507e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005082:	f000 f849 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 8005086:	1d3b      	adds	r3, r7, #4
 8005088:	2264      	movs	r2, #100	; 0x64
 800508a:	210a      	movs	r1, #10
 800508c:	4618      	mov	r0, r3
 800508e:	f7ff ff15 	bl	8004ebc <getUntilch>
		if(startsWith("ERROR\r\n",c))
 8005092:	1d3b      	adds	r3, r7, #4
 8005094:	4619      	mov	r1, r3
 8005096:	481e      	ldr	r0, [pc, #120]	; (8005110 <startNetwork+0xdc>)
 8005098:	f000 f852 	bl	8005140 <startsWith>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <startNetwork+0x72>
		{
			return ERROR;
 80050a2:	2300      	movs	r3, #0
 80050a4:	e027      	b.n	80050f6 <startNetwork+0xc2>
		}
	} while(!startsWith("OK\r\n",c));
 80050a6:	1d3b      	adds	r3, r7, #4
 80050a8:	4619      	mov	r1, r3
 80050aa:	4817      	ldr	r0, [pc, #92]	; (8005108 <startNetwork+0xd4>)
 80050ac:	f000 f848 	bl	8005140 <startsWith>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d0e7      	beq.n	8005086 <startNetwork+0x52>

	sendLine("AT+CIPSERVER=1,333\r\n");
 80050b6:	4817      	ldr	r0, [pc, #92]	; (8005114 <startNetwork+0xe0>)
 80050b8:	f7ff fe9a 	bl	8004df0 <sendLine>
	delay(500);
 80050bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80050c0:	f000 f82a 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 80050c4:	1d3b      	adds	r3, r7, #4
 80050c6:	2264      	movs	r2, #100	; 0x64
 80050c8:	210a      	movs	r1, #10
 80050ca:	4618      	mov	r0, r3
 80050cc:	f7ff fef6 	bl	8004ebc <getUntilch>
		if(startsWith("ERROR\r\n",c))
 80050d0:	1d3b      	adds	r3, r7, #4
 80050d2:	4619      	mov	r1, r3
 80050d4:	480e      	ldr	r0, [pc, #56]	; (8005110 <startNetwork+0xdc>)
 80050d6:	f000 f833 	bl	8005140 <startsWith>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <startNetwork+0xb0>
		{
			return ERROR;
 80050e0:	2300      	movs	r3, #0
 80050e2:	e008      	b.n	80050f6 <startNetwork+0xc2>
		}
	} while(!startsWith("OK\r\n",c));
 80050e4:	1d3b      	adds	r3, r7, #4
 80050e6:	4619      	mov	r1, r3
 80050e8:	4807      	ldr	r0, [pc, #28]	; (8005108 <startNetwork+0xd4>)
 80050ea:	f000 f829 	bl	8005140 <startsWith>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d0e7      	beq.n	80050c4 <startNetwork+0x90>

	return SUCCESS;
 80050f4:	2301      	movs	r3, #1
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3768      	adds	r7, #104	; 0x68
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	0800a950 	.word	0x0800a950
 8005104:	0800a948 	.word	0x0800a948
 8005108:	08009970 	.word	0x08009970
 800510c:	0800a974 	.word	0x0800a974
 8005110:	08009994 	.word	0x08009994
 8005114:	0800a984 	.word	0x0800a984

08005118 <delay>:


void delay(int ms)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
	int currenttime = milis();
 8005120:	f000 fafa 	bl	8005718 <milis>
 8005124:	60f8      	str	r0, [r7, #12]
	while(milis()<(currenttime+ms));
 8005126:	bf00      	nop
 8005128:	f000 faf6 	bl	8005718 <milis>
 800512c:	4601      	mov	r1, r0
 800512e:	68fa      	ldr	r2, [r7, #12]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4413      	add	r3, r2
 8005134:	4299      	cmp	r1, r3
 8005136:	dbf7      	blt.n	8005128 <delay+0x10>
}
 8005138:	bf00      	nop
 800513a:	3710      	adds	r7, #16
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <startsWith>:

ErrorStatus startsWith(const char *pre, const char *str)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
	size_t lenpre = strlen(pre), lenstr = strlen(str);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7fb f800 	bl	8000150 <strlen>
 8005150:	60f8      	str	r0, [r7, #12]
 8005152:	6838      	ldr	r0, [r7, #0]
 8005154:	f7fa fffc 	bl	8000150 <strlen>
 8005158:	60b8      	str	r0, [r7, #8]
	if(lenstr < lenpre)
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	429a      	cmp	r2, r3
 8005160:	d201      	bcs.n	8005166 <startsWith+0x26>
	{
		return ERROR;
 8005162:	2300      	movs	r3, #0
 8005164:	e00a      	b.n	800517c <startsWith+0x3c>
	}
	else
	{
		if (strncmp(pre, str, lenpre) == 0)
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	6839      	ldr	r1, [r7, #0]
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 fce0 	bl	8005b30 <strncmp>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <startsWith+0x3a>
		{
			return SUCCESS;
 8005176:	2301      	movs	r3, #1
 8005178:	e000      	b.n	800517c <startsWith+0x3c>
		}
		else
		{
			return ERROR;
 800517a:	2300      	movs	r3, #0
		}
	}
}
 800517c:	4618      	mov	r0, r3
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <getNTPTime>:


ErrorStatus getNTPTime()
{
 8005184:	b5b0      	push	{r4, r5, r7, lr}
 8005186:	b0a6      	sub	sp, #152	; 0x98
 8005188:	af00      	add	r7, sp, #0
	char c[100] = "";
 800518a:	2300      	movs	r3, #0
 800518c:	633b      	str	r3, [r7, #48]	; 0x30
 800518e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005192:	2260      	movs	r2, #96	; 0x60
 8005194:	2100      	movs	r1, #0
 8005196:	4618      	mov	r0, r3
 8005198:	f000 fc9d 	bl	8005ad6 <memset>

	sendLine("AT+CIPCLOSE=4\r\n");
 800519c:	485d      	ldr	r0, [pc, #372]	; (8005314 <getNTPTime+0x190>)
 800519e:	f7ff fe27 	bl	8004df0 <sendLine>
	delay(100);
 80051a2:	2064      	movs	r0, #100	; 0x64
 80051a4:	f7ff ffb8 	bl	8005118 <delay>
	getUntilch(c,'\0',sizeof(c));
 80051a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051ac:	2264      	movs	r2, #100	; 0x64
 80051ae:	2100      	movs	r1, #0
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7ff fe83 	bl	8004ebc <getUntilch>
	//		{
	//			return ERROR;
	//		}
	//	} while(!startsWith("OK\r\n",c));

	char openNTPcmd[] = "AT+CIPSTART=4,\"UDP\",\"200.160.7.186\",123\r\n"; // NTP server
 80051b6:	4b58      	ldr	r3, [pc, #352]	; (8005318 <getNTPTime+0x194>)
 80051b8:	1d3c      	adds	r4, r7, #4
 80051ba:	461d      	mov	r5, r3
 80051bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80051c8:	c403      	stmia	r4!, {r0, r1}
 80051ca:	8022      	strh	r2, [r4, #0]

	sendLine(openNTPcmd);
 80051cc:	1d3b      	adds	r3, r7, #4
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7ff fe0e 	bl	8004df0 <sendLine>
	delay(500);
 80051d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80051d8:	f7ff ff9e 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 80051dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051e0:	2264      	movs	r2, #100	; 0x64
 80051e2:	210a      	movs	r1, #10
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7ff fe69 	bl	8004ebc <getUntilch>
		if(startsWith("ERROR\r\n",c))
 80051ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051ee:	4619      	mov	r1, r3
 80051f0:	484a      	ldr	r0, [pc, #296]	; (800531c <getNTPTime+0x198>)
 80051f2:	f7ff ffa5 	bl	8005140 <startsWith>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <getNTPTime+0x7c>
		{
			return ERROR;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e085      	b.n	800530c <getNTPTime+0x188>
		}
	} while(!startsWith("OK\r\n",c));
 8005200:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005204:	4619      	mov	r1, r3
 8005206:	4846      	ldr	r0, [pc, #280]	; (8005320 <getNTPTime+0x19c>)
 8005208:	f7ff ff9a 	bl	8005140 <startsWith>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d0e4      	beq.n	80051dc <getNTPTime+0x58>



	packetBuffer[0] = 0x1B;   // LI, Version, Mode
 8005212:	4b44      	ldr	r3, [pc, #272]	; (8005324 <getNTPTime+0x1a0>)
 8005214:	221b      	movs	r2, #27
 8005216:	701a      	strb	r2, [r3, #0]
	packetBuffer[1] = 0;     // Stratum, or type of clock
 8005218:	4b42      	ldr	r3, [pc, #264]	; (8005324 <getNTPTime+0x1a0>)
 800521a:	2200      	movs	r2, #0
 800521c:	705a      	strb	r2, [r3, #1]
	packetBuffer[2] = 6;     // Polling Interval
 800521e:	4b41      	ldr	r3, [pc, #260]	; (8005324 <getNTPTime+0x1a0>)
 8005220:	2206      	movs	r2, #6
 8005222:	709a      	strb	r2, [r3, #2]
	packetBuffer[3] = 0xE3;  // Peer Clock Precision
 8005224:	4b3f      	ldr	r3, [pc, #252]	; (8005324 <getNTPTime+0x1a0>)
 8005226:	22e3      	movs	r2, #227	; 0xe3
 8005228:	70da      	strb	r2, [r3, #3]


	sendLine("AT+CIPSEND=4,48\r\n");
 800522a:	483f      	ldr	r0, [pc, #252]	; (8005328 <getNTPTime+0x1a4>)
 800522c:	f7ff fde0 	bl	8004df0 <sendLine>
	delay(1000);
 8005230:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005234:	f7ff ff70 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 8005238:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800523c:	2264      	movs	r2, #100	; 0x64
 800523e:	210a      	movs	r1, #10
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff fe3b 	bl	8004ebc <getUntilch>
		if(startsWith("ERROR\r\n",c))
 8005246:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800524a:	4619      	mov	r1, r3
 800524c:	4833      	ldr	r0, [pc, #204]	; (800531c <getNTPTime+0x198>)
 800524e:	f7ff ff77 	bl	8005140 <startsWith>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <getNTPTime+0xd8>
		{
			return ERROR;
 8005258:	2300      	movs	r3, #0
 800525a:	e057      	b.n	800530c <getNTPTime+0x188>
		}
	}while(!startsWith("OK\r\n",c));
 800525c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005260:	4619      	mov	r1, r3
 8005262:	482f      	ldr	r0, [pc, #188]	; (8005320 <getNTPTime+0x19c>)
 8005264:	f7ff ff6c 	bl	8005140 <startsWith>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d0e4      	beq.n	8005238 <getNTPTime+0xb4>

	sendData(packetBuffer, sizeof(packetBuffer));
 800526e:	2130      	movs	r1, #48	; 0x30
 8005270:	482c      	ldr	r0, [pc, #176]	; (8005324 <getNTPTime+0x1a0>)
 8005272:	f7ff fdde 	bl	8004e32 <sendData>

	delay(1000);
 8005276:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800527a:	f7ff ff4d 	bl	8005118 <delay>
	int i;
	i = getUntilch(c,':',sizeof(c));
 800527e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005282:	2264      	movs	r2, #100	; 0x64
 8005284:	213a      	movs	r1, #58	; 0x3a
 8005286:	4618      	mov	r0, r3
 8005288:	f7ff fe18 	bl	8004ebc <getUntilch>
 800528c:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
	if(c[i-1]!=':') return ERROR;
 8005290:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005294:	3b01      	subs	r3, #1
 8005296:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800529a:	4413      	add	r3, r2
 800529c:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 80052a0:	2b3a      	cmp	r3, #58	; 0x3a
 80052a2:	d001      	beq.n	80052a8 <getNTPTime+0x124>
 80052a4:	2300      	movs	r3, #0
 80052a6:	e031      	b.n	800530c <getNTPTime+0x188>
	delay(500);
 80052a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80052ac:	f7ff ff34 	bl	8005118 <delay>
	getStream(packetBuffer, sizeof(packetBuffer));
 80052b0:	2130      	movs	r1, #48	; 0x30
 80052b2:	481c      	ldr	r0, [pc, #112]	; (8005324 <getNTPTime+0x1a0>)
 80052b4:	f7ff fdda 	bl	8004e6c <getStream>

	calcDate(getEpoch(packetBuffer));
 80052b8:	481a      	ldr	r0, [pc, #104]	; (8005324 <getNTPTime+0x1a0>)
 80052ba:	f000 f837 	bl	800532c <getEpoch>
 80052be:	4603      	mov	r3, r0
 80052c0:	4618      	mov	r0, r3
 80052c2:	f000 f85d 	bl	8005380 <calcDate>


	sendLine("AT+CIPCLOSE=4\r\n");
 80052c6:	4813      	ldr	r0, [pc, #76]	; (8005314 <getNTPTime+0x190>)
 80052c8:	f7ff fd92 	bl	8004df0 <sendLine>
	delay(500);
 80052cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80052d0:	f7ff ff22 	bl	8005118 <delay>
	do {
		getUntilch(c,'\n',sizeof(c));
 80052d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052d8:	2264      	movs	r2, #100	; 0x64
 80052da:	210a      	movs	r1, #10
 80052dc:	4618      	mov	r0, r3
 80052de:	f7ff fded 	bl	8004ebc <getUntilch>
		if(startsWith("ERROR\r\n",c))
 80052e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052e6:	4619      	mov	r1, r3
 80052e8:	480c      	ldr	r0, [pc, #48]	; (800531c <getNTPTime+0x198>)
 80052ea:	f7ff ff29 	bl	8005140 <startsWith>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <getNTPTime+0x174>
		{
			return ERROR;
 80052f4:	2300      	movs	r3, #0
 80052f6:	e009      	b.n	800530c <getNTPTime+0x188>
		}
	} while(!startsWith("OK\r\n",c));
 80052f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052fc:	4619      	mov	r1, r3
 80052fe:	4808      	ldr	r0, [pc, #32]	; (8005320 <getNTPTime+0x19c>)
 8005300:	f7ff ff1e 	bl	8005140 <startsWith>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d0e4      	beq.n	80052d4 <getNTPTime+0x150>

	return SUCCESS;
 800530a:	2301      	movs	r3, #1


}
 800530c:	4618      	mov	r0, r3
 800530e:	3798      	adds	r7, #152	; 0x98
 8005310:	46bd      	mov	sp, r7
 8005312:	bdb0      	pop	{r4, r5, r7, pc}
 8005314:	0800a99c 	.word	0x0800a99c
 8005318:	0800a9c0 	.word	0x0800a9c0
 800531c:	08009994 	.word	0x08009994
 8005320:	08009970 	.word	0x08009970
 8005324:	20000aec 	.word	0x20000aec
 8005328:	0800a9ac 	.word	0x0800a9ac

0800532c <getEpoch>:
unsigned long getEpoch(char *packet)
{
 800532c:	b480      	push	{r7}
 800532e:	b085      	sub	sp, #20
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
	unsigned long highWord, lowWord;
	highWord = ((*(packet+40) << 8) | *(packet+41));
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	3328      	adds	r3, #40	; 0x28
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	021b      	lsls	r3, r3, #8
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	3229      	adds	r2, #41	; 0x29
 8005340:	7812      	ldrb	r2, [r2, #0]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]
	lowWord = ((*(packet+42) << 8) | *(packet+43));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	332a      	adds	r3, #42	; 0x2a
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	322b      	adds	r2, #43	; 0x2b
 8005352:	7812      	ldrb	r2, [r2, #0]
 8005354:	4313      	orrs	r3, r2
 8005356:	60bb      	str	r3, [r7, #8]
	clockepoch = (highWord << 16 | lowWord) - 2208988800 + TIMEZONE_SHIFT;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	041a      	lsls	r2, r3, #16
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	431a      	orrs	r2, r3
 8005360:	4b05      	ldr	r3, [pc, #20]	; (8005378 <getEpoch+0x4c>)
 8005362:	4413      	add	r3, r2
 8005364:	4a05      	ldr	r2, [pc, #20]	; (800537c <getEpoch+0x50>)
 8005366:	6013      	str	r3, [r2, #0]
	return clockepoch;
 8005368:	4b04      	ldr	r3, [pc, #16]	; (800537c <getEpoch+0x50>)
 800536a:	681b      	ldr	r3, [r3, #0]
}
 800536c:	4618      	mov	r0, r3
 800536e:	3714      	adds	r7, #20
 8005370:	46bd      	mov	sp, r7
 8005372:	bc80      	pop	{r7}
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	7c556560 	.word	0x7c556560
 800537c:	20000ad0 	.word	0x20000ad0

08005380 <calcDate>:

void calcDate(unsigned long epoch)
{
 8005380:	b480      	push	{r7}
 8005382:	b08d      	sub	sp, #52	; 0x34
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
	int seconds, minutes, hours, days, dayOfWeek, month, year;

	seconds = epoch;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	61bb      	str	r3, [r7, #24]

	/* calculate minutes */
	minutes  = seconds / 60;
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	4a69      	ldr	r2, [pc, #420]	; (8005534 <calcDate+0x1b4>)
 8005390:	fb82 1203 	smull	r1, r2, r2, r3
 8005394:	441a      	add	r2, r3
 8005396:	1152      	asrs	r2, r2, #5
 8005398:	17db      	asrs	r3, r3, #31
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	617b      	str	r3, [r7, #20]
	seconds -= minutes * 60;
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	4613      	mov	r3, r2
 80053a2:	0112      	lsls	r2, r2, #4
 80053a4:	1a9b      	subs	r3, r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	461a      	mov	r2, r3
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	4413      	add	r3, r2
 80053ae:	61bb      	str	r3, [r7, #24]
	/* calculate hours */
	hours    = minutes / 60;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	4a60      	ldr	r2, [pc, #384]	; (8005534 <calcDate+0x1b4>)
 80053b4:	fb82 1203 	smull	r1, r2, r2, r3
 80053b8:	441a      	add	r2, r3
 80053ba:	1152      	asrs	r2, r2, #5
 80053bc:	17db      	asrs	r3, r3, #31
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	613b      	str	r3, [r7, #16]
	minutes -= hours   * 60;
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	4613      	mov	r3, r2
 80053c6:	0112      	lsls	r2, r2, #4
 80053c8:	1a9b      	subs	r3, r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	461a      	mov	r2, r3
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	4413      	add	r3, r2
 80053d2:	617b      	str	r3, [r7, #20]
	/* calculate days */
	days     = hours   / 24;
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	4a58      	ldr	r2, [pc, #352]	; (8005538 <calcDate+0x1b8>)
 80053d8:	fb82 1203 	smull	r1, r2, r2, r3
 80053dc:	1092      	asrs	r2, r2, #2
 80053de:	17db      	asrs	r3, r3, #31
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	hours   -= days    * 24;
 80053e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053e6:	4613      	mov	r3, r2
 80053e8:	0092      	lsls	r2, r2, #2
 80053ea:	1a9b      	subs	r3, r3, r2
 80053ec:	00db      	lsls	r3, r3, #3
 80053ee:	461a      	mov	r2, r3
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	4413      	add	r3, r2
 80053f4:	613b      	str	r3, [r7, #16]

	/* Unix time starts in 1970 on a Thursday */
	year      = 1970;
 80053f6:	f240 73b2 	movw	r3, #1970	; 0x7b2
 80053fa:	623b      	str	r3, [r7, #32]
	dayOfWeek = 4;
 80053fc:	2304      	movs	r3, #4
 80053fe:	62bb      	str	r3, [r7, #40]	; 0x28

	while(1)
	{
		char leapYear;
		if(year % 4 == 0 && (year % 100 != 0 || year % 400 == 0))
 8005400:	6a3b      	ldr	r3, [r7, #32]
 8005402:	f003 0303 	and.w	r3, r3, #3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d11d      	bne.n	8005446 <calcDate+0xc6>
 800540a:	6a3a      	ldr	r2, [r7, #32]
 800540c:	4b4b      	ldr	r3, [pc, #300]	; (800553c <calcDate+0x1bc>)
 800540e:	fb83 1302 	smull	r1, r3, r3, r2
 8005412:	1159      	asrs	r1, r3, #5
 8005414:	17d3      	asrs	r3, r2, #31
 8005416:	1acb      	subs	r3, r1, r3
 8005418:	2164      	movs	r1, #100	; 0x64
 800541a:	fb01 f303 	mul.w	r3, r1, r3
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d10d      	bne.n	8005440 <calcDate+0xc0>
 8005424:	6a3a      	ldr	r2, [r7, #32]
 8005426:	4b45      	ldr	r3, [pc, #276]	; (800553c <calcDate+0x1bc>)
 8005428:	fb83 1302 	smull	r1, r3, r3, r2
 800542c:	11d9      	asrs	r1, r3, #7
 800542e:	17d3      	asrs	r3, r2, #31
 8005430:	1acb      	subs	r3, r1, r3
 8005432:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005436:	fb01 f303 	mul.w	r3, r1, r3
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d102      	bne.n	8005446 <calcDate+0xc6>
		{
			leapYear = 1;
 8005440:	2301      	movs	r3, #1
 8005442:	77fb      	strb	r3, [r7, #31]
 8005444:	e001      	b.n	800544a <calcDate+0xca>
		}
		else
		{
			leapYear = 0;
 8005446:	2300      	movs	r3, #0
 8005448:	77fb      	strb	r3, [r7, #31]
		}
		uint16_t daysInYear = leapYear ? 366 : 365;
 800544a:	7ffb      	ldrb	r3, [r7, #31]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d002      	beq.n	8005456 <calcDate+0xd6>
 8005450:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8005454:	e001      	b.n	800545a <calcDate+0xda>
 8005456:	f240 136d 	movw	r3, #365	; 0x16d
 800545a:	81fb      	strh	r3, [r7, #14]
		if (days >= daysInYear)
 800545c:	89fa      	ldrh	r2, [r7, #14]
 800545e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005460:	429a      	cmp	r2, r3
 8005462:	dc16      	bgt.n	8005492 <calcDate+0x112>
		{
			dayOfWeek += leapYear ? 2 : 1;
 8005464:	7ffb      	ldrb	r3, [r7, #31]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <calcDate+0xee>
 800546a:	2302      	movs	r3, #2
 800546c:	e000      	b.n	8005470 <calcDate+0xf0>
 800546e:	2301      	movs	r3, #1
 8005470:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005472:	4413      	add	r3, r2
 8005474:	62bb      	str	r3, [r7, #40]	; 0x28
			days      -= daysInYear;
 8005476:	89fb      	ldrh	r3, [r7, #14]
 8005478:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800547a:	1ad3      	subs	r3, r2, r3
 800547c:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (dayOfWeek >= 7)
 800547e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005480:	2b06      	cmp	r3, #6
 8005482:	dd02      	ble.n	800548a <calcDate+0x10a>
				dayOfWeek -= 7;
 8005484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005486:	3b07      	subs	r3, #7
 8005488:	62bb      	str	r3, [r7, #40]	; 0x28
			++year;
 800548a:	6a3b      	ldr	r3, [r7, #32]
 800548c:	3301      	adds	r3, #1
 800548e:	623b      	str	r3, [r7, #32]
 8005490:	e7b6      	b.n	8005400 <calcDate+0x80>
		}
		else
		{
			//tm->tm_yday = days;
			dayOfWeek  += days;
 8005492:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005496:	4413      	add	r3, r2
 8005498:	62bb      	str	r3, [r7, #40]	; 0x28
			dayOfWeek  %= 7;
 800549a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800549c:	4b28      	ldr	r3, [pc, #160]	; (8005540 <calcDate+0x1c0>)
 800549e:	fb83 1302 	smull	r1, r3, r3, r2
 80054a2:	4413      	add	r3, r2
 80054a4:	1099      	asrs	r1, r3, #2
 80054a6:	17d3      	asrs	r3, r2, #31
 80054a8:	1ac9      	subs	r1, r1, r3
 80054aa:	460b      	mov	r3, r1
 80054ac:	00db      	lsls	r3, r3, #3
 80054ae:	1a5b      	subs	r3, r3, r1
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	62bb      	str	r3, [r7, #40]	; 0x28

			/* calculate the month and day */
			static const uint8_t daysInMonth[12] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
			for(month = 1; month < 13; ++month)
 80054b4:	2301      	movs	r3, #1
 80054b6:	627b      	str	r3, [r7, #36]	; 0x24
 80054b8:	e018      	b.n	80054ec <calcDate+0x16c>
			{
				uint8_t dim = daysInMonth[month-1];
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	3b01      	subs	r3, #1
 80054be:	4a21      	ldr	r2, [pc, #132]	; (8005544 <calcDate+0x1c4>)
 80054c0:	5cd3      	ldrb	r3, [r2, r3]
 80054c2:	77bb      	strb	r3, [r7, #30]

				/* add a day to feburary if this is a leap year */
				if (month == 2 && leapYear)
 80054c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d105      	bne.n	80054d6 <calcDate+0x156>
 80054ca:	7ffb      	ldrb	r3, [r7, #31]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d002      	beq.n	80054d6 <calcDate+0x156>
					++dim;
 80054d0:	7fbb      	ldrb	r3, [r7, #30]
 80054d2:	3301      	adds	r3, #1
 80054d4:	77bb      	strb	r3, [r7, #30]

				if (days >= dim)
 80054d6:	7fba      	ldrb	r2, [r7, #30]
 80054d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054da:	429a      	cmp	r2, r3
 80054dc:	dc0a      	bgt.n	80054f4 <calcDate+0x174>
					days -= dim;
 80054de:	7fbb      	ldrb	r3, [r7, #30]
 80054e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	62fb      	str	r3, [r7, #44]	; 0x2c
			for(month = 1; month < 13; ++month)
 80054e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e8:	3301      	adds	r3, #1
 80054ea:	627b      	str	r3, [r7, #36]	; 0x24
 80054ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ee:	2b0c      	cmp	r3, #12
 80054f0:	dde3      	ble.n	80054ba <calcDate+0x13a>
				else
					break;
			}
			break;
 80054f2:	e000      	b.n	80054f6 <calcDate+0x176>
					break;
 80054f4:	bf00      	nop
		}
	}

	lockclock = 1;
 80054f6:	4b14      	ldr	r3, [pc, #80]	; (8005548 <calcDate+0x1c8>)
 80054f8:	2201      	movs	r2, #1
 80054fa:	701a      	strb	r2, [r3, #0]
	clock_seconds  = seconds;
 80054fc:	4a13      	ldr	r2, [pc, #76]	; (800554c <calcDate+0x1cc>)
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	6013      	str	r3, [r2, #0]
	clock_minutes  = minutes;
 8005502:	4a13      	ldr	r2, [pc, #76]	; (8005550 <calcDate+0x1d0>)
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	6013      	str	r3, [r2, #0]
	clock_hours = hours;
 8005508:	4a12      	ldr	r2, [pc, #72]	; (8005554 <calcDate+0x1d4>)
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	6013      	str	r3, [r2, #0]
	clock_day = days + 1;
 800550e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005510:	3301      	adds	r3, #1
 8005512:	4a11      	ldr	r2, [pc, #68]	; (8005558 <calcDate+0x1d8>)
 8005514:	6013      	str	r3, [r2, #0]
	clock_month  = month;
 8005516:	4a11      	ldr	r2, [pc, #68]	; (800555c <calcDate+0x1dc>)
 8005518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551a:	6013      	str	r3, [r2, #0]
	clock_year = year;
 800551c:	4a10      	ldr	r2, [pc, #64]	; (8005560 <calcDate+0x1e0>)
 800551e:	6a3b      	ldr	r3, [r7, #32]
 8005520:	6013      	str	r3, [r2, #0]
	//tm->tm_wday = dayOfWeek;
	lockclock = 0;
 8005522:	4b09      	ldr	r3, [pc, #36]	; (8005548 <calcDate+0x1c8>)
 8005524:	2200      	movs	r2, #0
 8005526:	701a      	strb	r2, [r3, #0]
}
 8005528:	bf00      	nop
 800552a:	3734      	adds	r7, #52	; 0x34
 800552c:	46bd      	mov	sp, r7
 800552e:	bc80      	pop	{r7}
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	88888889 	.word	0x88888889
 8005538:	2aaaaaab 	.word	0x2aaaaaab
 800553c:	51eb851f 	.word	0x51eb851f
 8005540:	92492493 	.word	0x92492493
 8005544:	0800cea8 	.word	0x0800cea8
 8005548:	20000ae8 	.word	0x20000ae8
 800554c:	20000adc 	.word	0x20000adc
 8005550:	20000ad8 	.word	0x20000ad8
 8005554:	20000ad4 	.word	0x20000ad4
 8005558:	20000020 	.word	0x20000020
 800555c:	2000001c 	.word	0x2000001c
 8005560:	20000018 	.word	0x20000018

08005564 <urldecode2>:

void urldecode2(char *dst, const char *src)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
	char a, b;
	while (*src)
 800556e:	e068      	b.n	8005642 <urldecode2+0xde>
	{
		if ((*src == '%') &&
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	2b25      	cmp	r3, #37	; 0x25
 8005576:	d14f      	bne.n	8005618 <urldecode2+0xb4>
				((a = src[1]) && (b = src[2])) &&
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	785b      	ldrb	r3, [r3, #1]
 800557c:	73fb      	strb	r3, [r7, #15]
		if ((*src == '%') &&
 800557e:	7bfb      	ldrb	r3, [r7, #15]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d049      	beq.n	8005618 <urldecode2+0xb4>
				((a = src[1]) && (b = src[2])) &&
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	789b      	ldrb	r3, [r3, #2]
 8005588:	73bb      	strb	r3, [r7, #14]
 800558a:	7bbb      	ldrb	r3, [r7, #14]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d043      	beq.n	8005618 <urldecode2+0xb4>
				(isxdigit(a) && isxdigit(b)))
 8005590:	f000 fa76 	bl	8005a80 <__locale_ctype_ptr>
 8005594:	4602      	mov	r2, r0
 8005596:	7bfb      	ldrb	r3, [r7, #15]
 8005598:	3301      	adds	r3, #1
 800559a:	4413      	add	r3, r2
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	f003 0344 	and.w	r3, r3, #68	; 0x44
				((a = src[1]) && (b = src[2])) &&
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d038      	beq.n	8005618 <urldecode2+0xb4>
				(isxdigit(a) && isxdigit(b)))
 80055a6:	f000 fa6b 	bl	8005a80 <__locale_ctype_ptr>
 80055aa:	4602      	mov	r2, r0
 80055ac:	7bbb      	ldrb	r3, [r7, #14]
 80055ae:	3301      	adds	r3, #1
 80055b0:	4413      	add	r3, r2
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d02d      	beq.n	8005618 <urldecode2+0xb4>
		{
			if (a >= 'a')
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	2b60      	cmp	r3, #96	; 0x60
 80055c0:	d902      	bls.n	80055c8 <urldecode2+0x64>
				a -= 'a'-'A';
 80055c2:	7bfb      	ldrb	r3, [r7, #15]
 80055c4:	3b20      	subs	r3, #32
 80055c6:	73fb      	strb	r3, [r7, #15]
			if (a >= 'A')
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
 80055ca:	2b40      	cmp	r3, #64	; 0x40
 80055cc:	d903      	bls.n	80055d6 <urldecode2+0x72>
				a -= ('A' - 10);
 80055ce:	7bfb      	ldrb	r3, [r7, #15]
 80055d0:	3b37      	subs	r3, #55	; 0x37
 80055d2:	73fb      	strb	r3, [r7, #15]
 80055d4:	e002      	b.n	80055dc <urldecode2+0x78>
			else
				a -= '0';
 80055d6:	7bfb      	ldrb	r3, [r7, #15]
 80055d8:	3b30      	subs	r3, #48	; 0x30
 80055da:	73fb      	strb	r3, [r7, #15]
			if (b >= 'a')
 80055dc:	7bbb      	ldrb	r3, [r7, #14]
 80055de:	2b60      	cmp	r3, #96	; 0x60
 80055e0:	d902      	bls.n	80055e8 <urldecode2+0x84>
				b -= 'a'-'A';
 80055e2:	7bbb      	ldrb	r3, [r7, #14]
 80055e4:	3b20      	subs	r3, #32
 80055e6:	73bb      	strb	r3, [r7, #14]
			if (b >= 'A')
 80055e8:	7bbb      	ldrb	r3, [r7, #14]
 80055ea:	2b40      	cmp	r3, #64	; 0x40
 80055ec:	d903      	bls.n	80055f6 <urldecode2+0x92>
				b -= ('A' - 10);
 80055ee:	7bbb      	ldrb	r3, [r7, #14]
 80055f0:	3b37      	subs	r3, #55	; 0x37
 80055f2:	73bb      	strb	r3, [r7, #14]
 80055f4:	e002      	b.n	80055fc <urldecode2+0x98>
			else
				b -= '0';
 80055f6:	7bbb      	ldrb	r3, [r7, #14]
 80055f8:	3b30      	subs	r3, #48	; 0x30
 80055fa:	73bb      	strb	r3, [r7, #14]
			*dst++ = 16*a+b;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	1c5a      	adds	r2, r3, #1
 8005600:	607a      	str	r2, [r7, #4]
 8005602:	7bfa      	ldrb	r2, [r7, #15]
 8005604:	0112      	lsls	r2, r2, #4
 8005606:	b2d1      	uxtb	r1, r2
 8005608:	7bba      	ldrb	r2, [r7, #14]
 800560a:	440a      	add	r2, r1
 800560c:	b2d2      	uxtb	r2, r2
 800560e:	701a      	strb	r2, [r3, #0]
			src+=3;
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	3303      	adds	r3, #3
 8005614:	603b      	str	r3, [r7, #0]
 8005616:	e014      	b.n	8005642 <urldecode2+0xde>
		}
		else if (*src == '+')
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	2b2b      	cmp	r3, #43	; 0x2b
 800561e:	d108      	bne.n	8005632 <urldecode2+0xce>
		{
			*dst++ = ' ';
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	1c5a      	adds	r2, r3, #1
 8005624:	607a      	str	r2, [r7, #4]
 8005626:	2220      	movs	r2, #32
 8005628:	701a      	strb	r2, [r3, #0]
			src++;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	3301      	adds	r3, #1
 800562e:	603b      	str	r3, [r7, #0]
 8005630:	e007      	b.n	8005642 <urldecode2+0xde>
		}
		else
		{
			*dst++ = *src++;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	1c5a      	adds	r2, r3, #1
 8005636:	607a      	str	r2, [r7, #4]
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	1c51      	adds	r1, r2, #1
 800563c:	6039      	str	r1, [r7, #0]
 800563e:	7812      	ldrb	r2, [r2, #0]
 8005640:	701a      	strb	r2, [r3, #0]
	while (*src)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d192      	bne.n	8005570 <urldecode2+0xc>
		}
	}
	*dst++ = '\0';
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	1c5a      	adds	r2, r3, #1
 800564e:	607a      	str	r2, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	701a      	strb	r2, [r3, #0]
}
 8005654:	bf00      	nop
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800565c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005694 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005660:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005662:	e003      	b.n	800566c <LoopCopyDataInit>

08005664 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005664:	4b0c      	ldr	r3, [pc, #48]	; (8005698 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8005666:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005668:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800566a:	3104      	adds	r1, #4

0800566c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800566c:	480b      	ldr	r0, [pc, #44]	; (800569c <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800566e:	4b0c      	ldr	r3, [pc, #48]	; (80056a0 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8005670:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005672:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005674:	d3f6      	bcc.n	8005664 <CopyDataInit>
	ldr	r2, =_sbss
 8005676:	4a0b      	ldr	r2, [pc, #44]	; (80056a4 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8005678:	e002      	b.n	8005680 <LoopFillZerobss>

0800567a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800567a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800567c:	f842 3b04 	str.w	r3, [r2], #4

08005680 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005680:	4b09      	ldr	r3, [pc, #36]	; (80056a8 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8005682:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005684:	d3f9      	bcc.n	800567a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005686:	f000 f91d 	bl	80058c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800568a:	f000 f9d5 	bl	8005a38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800568e:	f7fe fa75 	bl	8003b7c <main>
	bx	lr
 8005692:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005694:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8005698:	0800d1d0 	.word	0x0800d1d0
	ldr	r0, =_sdata
 800569c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80056a0:	2000069c 	.word	0x2000069c
	ldr	r2, =_sbss
 80056a4:	200006a0 	.word	0x200006a0
	ldr	r3, = _ebss
 80056a8:	20001d08 	.word	0x20001d08

080056ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80056ac:	e7fe      	b.n	80056ac <ADC1_2_IRQHandler>

080056ae <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 80056ae:	b480      	push	{r7}
 80056b0:	af00      	add	r7, sp, #0
}
 80056b2:	bf00      	nop
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bc80      	pop	{r7}
 80056b8:	4770      	bx	lr

080056ba <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 80056ba:	b480      	push	{r7}
 80056bc:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 80056be:	e7fe      	b.n	80056be <HardFault_Handler+0x4>

080056c0 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 80056c0:	b480      	push	{r7}
 80056c2:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 80056c4:	e7fe      	b.n	80056c4 <MemManage_Handler+0x4>

080056c6 <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 80056c6:	b480      	push	{r7}
 80056c8:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 80056ca:	e7fe      	b.n	80056ca <BusFault_Handler+0x4>

080056cc <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 80056cc:	b480      	push	{r7}
 80056ce:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 80056d0:	e7fe      	b.n	80056d0 <UsageFault_Handler+0x4>

080056d2 <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 80056d2:	b480      	push	{r7}
 80056d4:	af00      	add	r7, sp, #0
}
 80056d6:	bf00      	nop
 80056d8:	46bd      	mov	sp, r7
 80056da:	bc80      	pop	{r7}
 80056dc:	4770      	bx	lr

080056de <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 80056de:	b480      	push	{r7}
 80056e0:	af00      	add	r7, sp, #0
}
 80056e2:	bf00      	nop
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bc80      	pop	{r7}
 80056e8:	4770      	bx	lr

080056ea <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 80056ea:	b480      	push	{r7}
 80056ec:	af00      	add	r7, sp, #0
}
 80056ee:	bf00      	nop
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bc80      	pop	{r7}
 80056f4:	4770      	bx	lr
	...

080056f8 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 80056f8:	b490      	push	{r4, r7}
 80056fa:	af00      	add	r7, sp, #0
	ticks++;
 80056fc:	4b05      	ldr	r3, [pc, #20]	; (8005714 <SysTick_Handler+0x1c>)
 80056fe:	cb18      	ldmia	r3, {r3, r4}
 8005700:	3301      	adds	r3, #1
 8005702:	f144 0400 	adc.w	r4, r4, #0
 8005706:	4a03      	ldr	r2, [pc, #12]	; (8005714 <SysTick_Handler+0x1c>)
 8005708:	e882 0018 	stmia.w	r2, {r3, r4}
}
 800570c:	bf00      	nop
 800570e:	46bd      	mov	sp, r7
 8005710:	bc90      	pop	{r4, r7}
 8005712:	4770      	bx	lr
 8005714:	20000ac0 	.word	0x20000ac0

08005718 <milis>:

int milis()
{
 8005718:	b490      	push	{r4, r7}
 800571a:	af00      	add	r7, sp, #0
	return ticks;
 800571c:	4b02      	ldr	r3, [pc, #8]	; (8005728 <milis+0x10>)
 800571e:	cb18      	ldmia	r3, {r3, r4}
}
 8005720:	4618      	mov	r0, r3
 8005722:	46bd      	mov	sp, r7
 8005724:	bc90      	pop	{r4, r7}
 8005726:	4770      	bx	lr
 8005728:	20000ac0 	.word	0x20000ac0

0800572c <TIM4_IRQHandler>:
/**
 * @}
 */

void TIM4_IRQHandler(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM4, TIM_IT_Update)!=RESET)
 8005730:	2101      	movs	r1, #1
 8005732:	4824      	ldr	r0, [pc, #144]	; (80057c4 <TIM4_IRQHandler+0x98>)
 8005734:	f7fb ff3d 	bl	80015b2 <TIM_GetITStatus>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d040      	beq.n	80057c0 <TIM4_IRQHandler+0x94>
	{
		TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 800573e:	2101      	movs	r1, #1
 8005740:	4820      	ldr	r0, [pc, #128]	; (80057c4 <TIM4_IRQHandler+0x98>)
 8005742:	f7fb ff5f 	bl	8001604 <TIM_ClearITPendingBit>
		showScreen(currentscreen);
 8005746:	4b20      	ldr	r3, [pc, #128]	; (80057c8 <TIM4_IRQHandler+0x9c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff fa40 	bl	8004bd0 <showScreen>
		clockrefreshcounter++;
 8005750:	4b1e      	ldr	r3, [pc, #120]	; (80057cc <TIM4_IRQHandler+0xa0>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3301      	adds	r3, #1
 8005756:	4a1d      	ldr	r2, [pc, #116]	; (80057cc <TIM4_IRQHandler+0xa0>)
 8005758:	6013      	str	r3, [r2, #0]

		if(clockrefreshcounter%4==0)
 800575a:	4b1c      	ldr	r3, [pc, #112]	; (80057cc <TIM4_IRQHandler+0xa0>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0303 	and.w	r3, r3, #3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10e      	bne.n	8005784 <TIM4_IRQHandler+0x58>
		{
			clockepoch++;
 8005766:	4b1a      	ldr	r3, [pc, #104]	; (80057d0 <TIM4_IRQHandler+0xa4>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	3301      	adds	r3, #1
 800576c:	4a18      	ldr	r2, [pc, #96]	; (80057d0 <TIM4_IRQHandler+0xa4>)
 800576e:	6013      	str	r3, [r2, #0]
			clocktick = (clocktick == ':') ? ' ' : ':';
 8005770:	4b18      	ldr	r3, [pc, #96]	; (80057d4 <TIM4_IRQHandler+0xa8>)
 8005772:	781b      	ldrb	r3, [r3, #0]
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b3a      	cmp	r3, #58	; 0x3a
 8005778:	d101      	bne.n	800577e <TIM4_IRQHandler+0x52>
 800577a:	2220      	movs	r2, #32
 800577c:	e000      	b.n	8005780 <TIM4_IRQHandler+0x54>
 800577e:	223a      	movs	r2, #58	; 0x3a
 8005780:	4b14      	ldr	r3, [pc, #80]	; (80057d4 <TIM4_IRQHandler+0xa8>)
 8005782:	701a      	strb	r2, [r3, #0]
		}

		if(clockrefreshcounter%(4*60)==0)
 8005784:	4b11      	ldr	r3, [pc, #68]	; (80057cc <TIM4_IRQHandler+0xa0>)
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	4b13      	ldr	r3, [pc, #76]	; (80057d8 <TIM4_IRQHandler+0xac>)
 800578a:	fb83 1302 	smull	r1, r3, r3, r2
 800578e:	4413      	add	r3, r2
 8005790:	11d9      	asrs	r1, r3, #7
 8005792:	17d3      	asrs	r3, r2, #31
 8005794:	1ac9      	subs	r1, r1, r3
 8005796:	460b      	mov	r3, r1
 8005798:	011b      	lsls	r3, r3, #4
 800579a:	1a5b      	subs	r3, r3, r1
 800579c:	011b      	lsls	r3, r3, #4
 800579e:	1ad1      	subs	r1, r2, r3
 80057a0:	2900      	cmp	r1, #0
 80057a2:	d102      	bne.n	80057aa <TIM4_IRQHandler+0x7e>
		{
			networkcheck = 1;
 80057a4:	4b0d      	ldr	r3, [pc, #52]	; (80057dc <TIM4_IRQHandler+0xb0>)
 80057a6:	2201      	movs	r2, #1
 80057a8:	601a      	str	r2, [r3, #0]
		}

		if(clockrefreshcounter>=(4*3600))
 80057aa:	4b08      	ldr	r3, [pc, #32]	; (80057cc <TIM4_IRQHandler+0xa0>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
 80057b2:	db05      	blt.n	80057c0 <TIM4_IRQHandler+0x94>
		{
			updateclock = 1;
 80057b4:	4b0a      	ldr	r3, [pc, #40]	; (80057e0 <TIM4_IRQHandler+0xb4>)
 80057b6:	2201      	movs	r2, #1
 80057b8:	601a      	str	r2, [r3, #0]
			clockrefreshcounter = 0;
 80057ba:	4b04      	ldr	r3, [pc, #16]	; (80057cc <TIM4_IRQHandler+0xa0>)
 80057bc:	2200      	movs	r2, #0
 80057be:	601a      	str	r2, [r3, #0]
		}

	}
}
 80057c0:	bf00      	nop
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	40000800 	.word	0x40000800
 80057c8:	20000ac8 	.word	0x20000ac8
 80057cc:	20000b20 	.word	0x20000b20
 80057d0:	20000ad0 	.word	0x20000ad0
 80057d4:	20000024 	.word	0x20000024
 80057d8:	88888889 	.word	0x88888889
 80057dc:	20000acc 	.word	0x20000acc
 80057e0:	20000014 	.word	0x20000014

080057e4 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
	uint8_t ch;
	//if Receive interrupt
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 80057ea:	f240 5125 	movw	r1, #1317	; 0x525
 80057ee:	4819      	ldr	r0, [pc, #100]	; (8005854 <USART1_IRQHandler+0x70>)
 80057f0:	f7fc f898 	bl	8001924 <USART_GetITStatus>
 80057f4:	4603      	mov	r3, r0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00a      	beq.n	8005810 <USART1_IRQHandler+0x2c>
	{
		ch=(uint8_t)USART_ReceiveData(USART1);
 80057fa:	4816      	ldr	r0, [pc, #88]	; (8005854 <USART1_IRQHandler+0x70>)
 80057fc:	f7fc f883 	bl	8001906 <USART_ReceiveData>
 8005800:	4603      	mov	r3, r0
 8005802:	b2db      	uxtb	r3, r3
 8005804:	71fb      	strb	r3, [r7, #7]
#ifdef BUFFERED
		//put char to the buffer
		BufferPut(&U1Rx, ch);
 8005806:	79fb      	ldrb	r3, [r7, #7]
 8005808:	4619      	mov	r1, r3
 800580a:	4813      	ldr	r0, [pc, #76]	; (8005858 <USART1_IRQHandler+0x74>)
 800580c:	f7fc f8f6 	bl	80019fc <BufferPut>
#endif
	}
	if (USART_GetITStatus(USART1, USART_IT_TXE) != RESET)
 8005810:	f240 7127 	movw	r1, #1831	; 0x727
 8005814:	480f      	ldr	r0, [pc, #60]	; (8005854 <USART1_IRQHandler+0x70>)
 8005816:	f7fc f885 	bl	8001924 <USART_GetITStatus>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d014      	beq.n	800584a <USART1_IRQHandler+0x66>
	{
#ifdef BUFFERED
		if (BufferGet(&U1Tx, &ch) == SUCCESS)//if buffer read
 8005820:	1dfb      	adds	r3, r7, #7
 8005822:	4619      	mov	r1, r3
 8005824:	480d      	ldr	r0, [pc, #52]	; (800585c <USART1_IRQHandler+0x78>)
 8005826:	f7fc f919 	bl	8001a5c <BufferGet>
 800582a:	4603      	mov	r3, r0
 800582c:	2b01      	cmp	r3, #1
 800582e:	d106      	bne.n	800583e <USART1_IRQHandler+0x5a>
		{
			USART_SendData(USART1, ch);
 8005830:	79fb      	ldrb	r3, [r7, #7]
 8005832:	b29b      	uxth	r3, r3
 8005834:	4619      	mov	r1, r3
 8005836:	4807      	ldr	r0, [pc, #28]	; (8005854 <USART1_IRQHandler+0x70>)
 8005838:	f7fc f854 	bl	80018e4 <USART_SendData>
		{
			//disable Transmit Data Register empty interrupt
			USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
		}
	}
}
 800583c:	e005      	b.n	800584a <USART1_IRQHandler+0x66>
			USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 800583e:	2200      	movs	r2, #0
 8005840:	f240 7127 	movw	r1, #1831	; 0x727
 8005844:	4803      	ldr	r0, [pc, #12]	; (8005854 <USART1_IRQHandler+0x70>)
 8005846:	f7fc f806 	bl	8001856 <USART_ITConfig>
}
 800584a:	bf00      	nop
 800584c:	3708      	adds	r7, #8
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	40013800 	.word	0x40013800
 8005858:	20000b60 	.word	0x20000b60
 800585c:	20001368 	.word	0x20001368

08005860 <EXTI9_5_IRQHandler>:

uint32_t db_time = 0;

void EXTI9_5_IRQHandler(void)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	af00      	add	r7, sp, #0
	if (db_time >= milis())
 8005864:	f7ff ff58 	bl	8005718 <milis>
 8005868:	4603      	mov	r3, r0
 800586a:	461a      	mov	r2, r3
 800586c:	4b13      	ldr	r3, [pc, #76]	; (80058bc <EXTI9_5_IRQHandler+0x5c>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	429a      	cmp	r2, r3
 8005872:	d803      	bhi.n	800587c <EXTI9_5_IRQHandler+0x1c>
	{
		EXTI_ClearITPendingBit(EXTI_Line5); // limpar pendncia INT
 8005874:	2020      	movs	r0, #32
 8005876:	f7fb fbb5 	bl	8000fe4 <EXTI_ClearITPendingBit>
				currentscreen++;
			}
			EXTI_ClearITPendingBit(EXTI_Line5); // limpar pendncia INT
		}
	}
}
 800587a:	e01c      	b.n	80058b6 <EXTI9_5_IRQHandler+0x56>
		db_time = milis() + 200;
 800587c:	f7ff ff4c 	bl	8005718 <milis>
 8005880:	4603      	mov	r3, r0
 8005882:	33c8      	adds	r3, #200	; 0xc8
 8005884:	461a      	mov	r2, r3
 8005886:	4b0d      	ldr	r3, [pc, #52]	; (80058bc <EXTI9_5_IRQHandler+0x5c>)
 8005888:	601a      	str	r2, [r3, #0]
		if (EXTI_GetITStatus(EXTI_Line5)!=RESET)
 800588a:	2020      	movs	r0, #32
 800588c:	f7fb fb86 	bl	8000f9c <EXTI_GetITStatus>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00f      	beq.n	80058b6 <EXTI9_5_IRQHandler+0x56>
			if(currentscreen==MESSAGE_SCREENS)
 8005896:	4b0a      	ldr	r3, [pc, #40]	; (80058c0 <EXTI9_5_IRQHandler+0x60>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	2b04      	cmp	r3, #4
 800589c:	d103      	bne.n	80058a6 <EXTI9_5_IRQHandler+0x46>
				currentscreen = 1;
 800589e:	4b08      	ldr	r3, [pc, #32]	; (80058c0 <EXTI9_5_IRQHandler+0x60>)
 80058a0:	2201      	movs	r2, #1
 80058a2:	601a      	str	r2, [r3, #0]
 80058a4:	e004      	b.n	80058b0 <EXTI9_5_IRQHandler+0x50>
				currentscreen++;
 80058a6:	4b06      	ldr	r3, [pc, #24]	; (80058c0 <EXTI9_5_IRQHandler+0x60>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3301      	adds	r3, #1
 80058ac:	4a04      	ldr	r2, [pc, #16]	; (80058c0 <EXTI9_5_IRQHandler+0x60>)
 80058ae:	6013      	str	r3, [r2, #0]
			EXTI_ClearITPendingBit(EXTI_Line5); // limpar pendncia INT
 80058b0:	2020      	movs	r0, #32
 80058b2:	f7fb fb97 	bl	8000fe4 <EXTI_ClearITPendingBit>
}
 80058b6:	bf00      	nop
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	20000b24 	.word	0x20000b24
 80058c0:	20000ac8 	.word	0x20000ac8

080058c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80058c8:	4a15      	ldr	r2, [pc, #84]	; (8005920 <SystemInit+0x5c>)
 80058ca:	4b15      	ldr	r3, [pc, #84]	; (8005920 <SystemInit+0x5c>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f043 0301 	orr.w	r3, r3, #1
 80058d2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80058d4:	4912      	ldr	r1, [pc, #72]	; (8005920 <SystemInit+0x5c>)
 80058d6:	4b12      	ldr	r3, [pc, #72]	; (8005920 <SystemInit+0x5c>)
 80058d8:	685a      	ldr	r2, [r3, #4]
 80058da:	4b12      	ldr	r3, [pc, #72]	; (8005924 <SystemInit+0x60>)
 80058dc:	4013      	ands	r3, r2
 80058de:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80058e0:	4a0f      	ldr	r2, [pc, #60]	; (8005920 <SystemInit+0x5c>)
 80058e2:	4b0f      	ldr	r3, [pc, #60]	; (8005920 <SystemInit+0x5c>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80058ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058ee:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80058f0:	4a0b      	ldr	r2, [pc, #44]	; (8005920 <SystemInit+0x5c>)
 80058f2:	4b0b      	ldr	r3, [pc, #44]	; (8005920 <SystemInit+0x5c>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058fa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80058fc:	4a08      	ldr	r2, [pc, #32]	; (8005920 <SystemInit+0x5c>)
 80058fe:	4b08      	ldr	r3, [pc, #32]	; (8005920 <SystemInit+0x5c>)
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005906:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8005908:	4b05      	ldr	r3, [pc, #20]	; (8005920 <SystemInit+0x5c>)
 800590a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800590e:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8005910:	f000 f80c 	bl	800592c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005914:	4b04      	ldr	r3, [pc, #16]	; (8005928 <SystemInit+0x64>)
 8005916:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800591a:	609a      	str	r2, [r3, #8]
#endif 
}
 800591c:	bf00      	nop
 800591e:	bd80      	pop	{r7, pc}
 8005920:	40021000 	.word	0x40021000
 8005924:	f8ff0000 	.word	0xf8ff0000
 8005928:	e000ed00 	.word	0xe000ed00

0800592c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8005930:	f000 f802 	bl	8005938 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8005934:	bf00      	nop
 8005936:	bd80      	pop	{r7, pc}

08005938 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800593e:	2300      	movs	r3, #0
 8005940:	607b      	str	r3, [r7, #4]
 8005942:	2300      	movs	r3, #0
 8005944:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8005946:	4a3a      	ldr	r2, [pc, #232]	; (8005a30 <SetSysClockTo72+0xf8>)
 8005948:	4b39      	ldr	r3, [pc, #228]	; (8005a30 <SetSysClockTo72+0xf8>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005950:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8005952:	4b37      	ldr	r3, [pc, #220]	; (8005a30 <SetSysClockTo72+0xf8>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800595a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	3301      	adds	r3, #1
 8005960:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d103      	bne.n	8005970 <SetSysClockTo72+0x38>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800596e:	d1f0      	bne.n	8005952 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8005970:	4b2f      	ldr	r3, [pc, #188]	; (8005a30 <SetSysClockTo72+0xf8>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d002      	beq.n	8005982 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800597c:	2301      	movs	r3, #1
 800597e:	603b      	str	r3, [r7, #0]
 8005980:	e001      	b.n	8005986 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8005982:	2300      	movs	r3, #0
 8005984:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d14b      	bne.n	8005a24 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 800598c:	4a29      	ldr	r2, [pc, #164]	; (8005a34 <SetSysClockTo72+0xfc>)
 800598e:	4b29      	ldr	r3, [pc, #164]	; (8005a34 <SetSysClockTo72+0xfc>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f043 0310 	orr.w	r3, r3, #16
 8005996:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8005998:	4a26      	ldr	r2, [pc, #152]	; (8005a34 <SetSysClockTo72+0xfc>)
 800599a:	4b26      	ldr	r3, [pc, #152]	; (8005a34 <SetSysClockTo72+0xfc>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f023 0303 	bic.w	r3, r3, #3
 80059a2:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80059a4:	4a23      	ldr	r2, [pc, #140]	; (8005a34 <SetSysClockTo72+0xfc>)
 80059a6:	4b23      	ldr	r3, [pc, #140]	; (8005a34 <SetSysClockTo72+0xfc>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f043 0302 	orr.w	r3, r3, #2
 80059ae:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80059b0:	4a1f      	ldr	r2, [pc, #124]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059b2:	4b1f      	ldr	r3, [pc, #124]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80059b8:	4a1d      	ldr	r2, [pc, #116]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059ba:	4b1d      	ldr	r3, [pc, #116]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80059c0:	4a1b      	ldr	r2, [pc, #108]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059c2:	4b1b      	ldr	r3, [pc, #108]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80059ca:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80059cc:	4a18      	ldr	r2, [pc, #96]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059ce:	4b18      	ldr	r3, [pc, #96]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80059d6:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80059d8:	4a15      	ldr	r2, [pc, #84]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059da:	4b15      	ldr	r3, [pc, #84]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 80059e2:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80059e4:	4a12      	ldr	r2, [pc, #72]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059e6:	4b12      	ldr	r3, [pc, #72]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059ee:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80059f0:	bf00      	nop
 80059f2:	4b0f      	ldr	r3, [pc, #60]	; (8005a30 <SetSysClockTo72+0xf8>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d0f9      	beq.n	80059f2 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80059fe:	4a0c      	ldr	r2, [pc, #48]	; (8005a30 <SetSysClockTo72+0xf8>)
 8005a00:	4b0b      	ldr	r3, [pc, #44]	; (8005a30 <SetSysClockTo72+0xf8>)
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f023 0303 	bic.w	r3, r3, #3
 8005a08:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8005a0a:	4a09      	ldr	r2, [pc, #36]	; (8005a30 <SetSysClockTo72+0xf8>)
 8005a0c:	4b08      	ldr	r3, [pc, #32]	; (8005a30 <SetSysClockTo72+0xf8>)
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f043 0302 	orr.w	r3, r3, #2
 8005a14:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8005a16:	bf00      	nop
 8005a18:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <SetSysClockTo72+0xf8>)
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f003 030c 	and.w	r3, r3, #12
 8005a20:	2b08      	cmp	r3, #8
 8005a22:	d1f9      	bne.n	8005a18 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bc80      	pop	{r7}
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40021000 	.word	0x40021000
 8005a34:	40022000 	.word	0x40022000

08005a38 <__libc_init_array>:
 8005a38:	b570      	push	{r4, r5, r6, lr}
 8005a3a:	2500      	movs	r5, #0
 8005a3c:	4e0c      	ldr	r6, [pc, #48]	; (8005a70 <__libc_init_array+0x38>)
 8005a3e:	4c0d      	ldr	r4, [pc, #52]	; (8005a74 <__libc_init_array+0x3c>)
 8005a40:	1ba4      	subs	r4, r4, r6
 8005a42:	10a4      	asrs	r4, r4, #2
 8005a44:	42a5      	cmp	r5, r4
 8005a46:	d109      	bne.n	8005a5c <__libc_init_array+0x24>
 8005a48:	f003 ff60 	bl	800990c <_init>
 8005a4c:	2500      	movs	r5, #0
 8005a4e:	4e0a      	ldr	r6, [pc, #40]	; (8005a78 <__libc_init_array+0x40>)
 8005a50:	4c0a      	ldr	r4, [pc, #40]	; (8005a7c <__libc_init_array+0x44>)
 8005a52:	1ba4      	subs	r4, r4, r6
 8005a54:	10a4      	asrs	r4, r4, #2
 8005a56:	42a5      	cmp	r5, r4
 8005a58:	d105      	bne.n	8005a66 <__libc_init_array+0x2e>
 8005a5a:	bd70      	pop	{r4, r5, r6, pc}
 8005a5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a60:	4798      	blx	r3
 8005a62:	3501      	adds	r5, #1
 8005a64:	e7ee      	b.n	8005a44 <__libc_init_array+0xc>
 8005a66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a6a:	4798      	blx	r3
 8005a6c:	3501      	adds	r5, #1
 8005a6e:	e7f2      	b.n	8005a56 <__libc_init_array+0x1e>
 8005a70:	0800d1c8 	.word	0x0800d1c8
 8005a74:	0800d1c8 	.word	0x0800d1c8
 8005a78:	0800d1c8 	.word	0x0800d1c8
 8005a7c:	0800d1cc 	.word	0x0800d1cc

08005a80 <__locale_ctype_ptr>:
 8005a80:	4b04      	ldr	r3, [pc, #16]	; (8005a94 <__locale_ctype_ptr+0x14>)
 8005a82:	4a05      	ldr	r2, [pc, #20]	; (8005a98 <__locale_ctype_ptr+0x18>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	bf08      	it	eq
 8005a8c:	4613      	moveq	r3, r2
 8005a8e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8005a92:	4770      	bx	lr
 8005a94:	20000194 	.word	0x20000194
 8005a98:	20000028 	.word	0x20000028

08005a9c <__ascii_mbtowc>:
 8005a9c:	b082      	sub	sp, #8
 8005a9e:	b901      	cbnz	r1, 8005aa2 <__ascii_mbtowc+0x6>
 8005aa0:	a901      	add	r1, sp, #4
 8005aa2:	b142      	cbz	r2, 8005ab6 <__ascii_mbtowc+0x1a>
 8005aa4:	b14b      	cbz	r3, 8005aba <__ascii_mbtowc+0x1e>
 8005aa6:	7813      	ldrb	r3, [r2, #0]
 8005aa8:	600b      	str	r3, [r1, #0]
 8005aaa:	7812      	ldrb	r2, [r2, #0]
 8005aac:	1c10      	adds	r0, r2, #0
 8005aae:	bf18      	it	ne
 8005ab0:	2001      	movne	r0, #1
 8005ab2:	b002      	add	sp, #8
 8005ab4:	4770      	bx	lr
 8005ab6:	4610      	mov	r0, r2
 8005ab8:	e7fb      	b.n	8005ab2 <__ascii_mbtowc+0x16>
 8005aba:	f06f 0001 	mvn.w	r0, #1
 8005abe:	e7f8      	b.n	8005ab2 <__ascii_mbtowc+0x16>

08005ac0 <memcpy>:
 8005ac0:	b510      	push	{r4, lr}
 8005ac2:	1e43      	subs	r3, r0, #1
 8005ac4:	440a      	add	r2, r1
 8005ac6:	4291      	cmp	r1, r2
 8005ac8:	d100      	bne.n	8005acc <memcpy+0xc>
 8005aca:	bd10      	pop	{r4, pc}
 8005acc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ad0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ad4:	e7f7      	b.n	8005ac6 <memcpy+0x6>

08005ad6 <memset>:
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	4402      	add	r2, r0
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d100      	bne.n	8005ae0 <memset+0xa>
 8005ade:	4770      	bx	lr
 8005ae0:	f803 1b01 	strb.w	r1, [r3], #1
 8005ae4:	e7f9      	b.n	8005ada <memset+0x4>
	...

08005ae8 <sprintf>:
 8005ae8:	b40e      	push	{r1, r2, r3}
 8005aea:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005aee:	b500      	push	{lr}
 8005af0:	b09c      	sub	sp, #112	; 0x70
 8005af2:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005af6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005afa:	9104      	str	r1, [sp, #16]
 8005afc:	9107      	str	r1, [sp, #28]
 8005afe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005b02:	ab1d      	add	r3, sp, #116	; 0x74
 8005b04:	9002      	str	r0, [sp, #8]
 8005b06:	9006      	str	r0, [sp, #24]
 8005b08:	4808      	ldr	r0, [pc, #32]	; (8005b2c <sprintf+0x44>)
 8005b0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b0e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005b12:	6800      	ldr	r0, [r0, #0]
 8005b14:	a902      	add	r1, sp, #8
 8005b16:	9301      	str	r3, [sp, #4]
 8005b18:	f000 f81c 	bl	8005b54 <_svfprintf_r>
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	9b02      	ldr	r3, [sp, #8]
 8005b20:	701a      	strb	r2, [r3, #0]
 8005b22:	b01c      	add	sp, #112	; 0x70
 8005b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b28:	b003      	add	sp, #12
 8005b2a:	4770      	bx	lr
 8005b2c:	20000194 	.word	0x20000194

08005b30 <strncmp>:
 8005b30:	b510      	push	{r4, lr}
 8005b32:	b16a      	cbz	r2, 8005b50 <strncmp+0x20>
 8005b34:	3901      	subs	r1, #1
 8005b36:	1884      	adds	r4, r0, r2
 8005b38:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005b3c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d103      	bne.n	8005b4c <strncmp+0x1c>
 8005b44:	42a0      	cmp	r0, r4
 8005b46:	d001      	beq.n	8005b4c <strncmp+0x1c>
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d1f5      	bne.n	8005b38 <strncmp+0x8>
 8005b4c:	1a98      	subs	r0, r3, r2
 8005b4e:	bd10      	pop	{r4, pc}
 8005b50:	4610      	mov	r0, r2
 8005b52:	bd10      	pop	{r4, pc}

08005b54 <_svfprintf_r>:
 8005b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b58:	b0bf      	sub	sp, #252	; 0xfc
 8005b5a:	4689      	mov	r9, r1
 8005b5c:	4615      	mov	r5, r2
 8005b5e:	461f      	mov	r7, r3
 8005b60:	4682      	mov	sl, r0
 8005b62:	f001 fe35 	bl	80077d0 <_localeconv_r>
 8005b66:	6803      	ldr	r3, [r0, #0]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	9311      	str	r3, [sp, #68]	; 0x44
 8005b6c:	f7fa faf0 	bl	8000150 <strlen>
 8005b70:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8005b74:	900a      	str	r0, [sp, #40]	; 0x28
 8005b76:	061b      	lsls	r3, r3, #24
 8005b78:	d518      	bpl.n	8005bac <_svfprintf_r+0x58>
 8005b7a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005b7e:	b9ab      	cbnz	r3, 8005bac <_svfprintf_r+0x58>
 8005b80:	2140      	movs	r1, #64	; 0x40
 8005b82:	4650      	mov	r0, sl
 8005b84:	f001 fe3c 	bl	8007800 <_malloc_r>
 8005b88:	f8c9 0000 	str.w	r0, [r9]
 8005b8c:	f8c9 0010 	str.w	r0, [r9, #16]
 8005b90:	b948      	cbnz	r0, 8005ba6 <_svfprintf_r+0x52>
 8005b92:	230c      	movs	r3, #12
 8005b94:	f8ca 3000 	str.w	r3, [sl]
 8005b98:	f04f 33ff 	mov.w	r3, #4294967295
 8005b9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005ba0:	b03f      	add	sp, #252	; 0xfc
 8005ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ba6:	2340      	movs	r3, #64	; 0x40
 8005ba8:	f8c9 3014 	str.w	r3, [r9, #20]
 8005bac:	2300      	movs	r3, #0
 8005bae:	ac2e      	add	r4, sp, #184	; 0xb8
 8005bb0:	9421      	str	r4, [sp, #132]	; 0x84
 8005bb2:	9323      	str	r3, [sp, #140]	; 0x8c
 8005bb4:	9322      	str	r3, [sp, #136]	; 0x88
 8005bb6:	9509      	str	r5, [sp, #36]	; 0x24
 8005bb8:	9307      	str	r3, [sp, #28]
 8005bba:	930d      	str	r3, [sp, #52]	; 0x34
 8005bbc:	930e      	str	r3, [sp, #56]	; 0x38
 8005bbe:	9315      	str	r3, [sp, #84]	; 0x54
 8005bc0:	9314      	str	r3, [sp, #80]	; 0x50
 8005bc2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bc4:	9312      	str	r3, [sp, #72]	; 0x48
 8005bc6:	9313      	str	r3, [sp, #76]	; 0x4c
 8005bc8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005bca:	462b      	mov	r3, r5
 8005bcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bd0:	b112      	cbz	r2, 8005bd8 <_svfprintf_r+0x84>
 8005bd2:	2a25      	cmp	r2, #37	; 0x25
 8005bd4:	f040 8083 	bne.w	8005cde <_svfprintf_r+0x18a>
 8005bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bda:	1aee      	subs	r6, r5, r3
 8005bdc:	d00d      	beq.n	8005bfa <_svfprintf_r+0xa6>
 8005bde:	e884 0048 	stmia.w	r4, {r3, r6}
 8005be2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005be4:	4433      	add	r3, r6
 8005be6:	9323      	str	r3, [sp, #140]	; 0x8c
 8005be8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bea:	3301      	adds	r3, #1
 8005bec:	2b07      	cmp	r3, #7
 8005bee:	9322      	str	r3, [sp, #136]	; 0x88
 8005bf0:	dc77      	bgt.n	8005ce2 <_svfprintf_r+0x18e>
 8005bf2:	3408      	adds	r4, #8
 8005bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bf6:	4433      	add	r3, r6
 8005bf8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bfa:	782b      	ldrb	r3, [r5, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	f000 8725 	beq.w	8006a4c <_svfprintf_r+0xef8>
 8005c02:	2300      	movs	r3, #0
 8005c04:	1c69      	adds	r1, r5, #1
 8005c06:	461a      	mov	r2, r3
 8005c08:	f04f 3bff 	mov.w	fp, #4294967295
 8005c0c:	461d      	mov	r5, r3
 8005c0e:	200a      	movs	r0, #10
 8005c10:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8005c14:	930c      	str	r3, [sp, #48]	; 0x30
 8005c16:	1c4e      	adds	r6, r1, #1
 8005c18:	7809      	ldrb	r1, [r1, #0]
 8005c1a:	9609      	str	r6, [sp, #36]	; 0x24
 8005c1c:	9106      	str	r1, [sp, #24]
 8005c1e:	9906      	ldr	r1, [sp, #24]
 8005c20:	3920      	subs	r1, #32
 8005c22:	2958      	cmp	r1, #88	; 0x58
 8005c24:	f200 8414 	bhi.w	8006450 <_svfprintf_r+0x8fc>
 8005c28:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005c2c:	041200a5 	.word	0x041200a5
 8005c30:	00aa0412 	.word	0x00aa0412
 8005c34:	04120412 	.word	0x04120412
 8005c38:	04120412 	.word	0x04120412
 8005c3c:	04120412 	.word	0x04120412
 8005c40:	006500ad 	.word	0x006500ad
 8005c44:	00b50412 	.word	0x00b50412
 8005c48:	041200b8 	.word	0x041200b8
 8005c4c:	00d800d5 	.word	0x00d800d5
 8005c50:	00d800d8 	.word	0x00d800d8
 8005c54:	00d800d8 	.word	0x00d800d8
 8005c58:	00d800d8 	.word	0x00d800d8
 8005c5c:	00d800d8 	.word	0x00d800d8
 8005c60:	04120412 	.word	0x04120412
 8005c64:	04120412 	.word	0x04120412
 8005c68:	04120412 	.word	0x04120412
 8005c6c:	04120412 	.word	0x04120412
 8005c70:	04120412 	.word	0x04120412
 8005c74:	0122010c 	.word	0x0122010c
 8005c78:	01220412 	.word	0x01220412
 8005c7c:	04120412 	.word	0x04120412
 8005c80:	04120412 	.word	0x04120412
 8005c84:	041200eb 	.word	0x041200eb
 8005c88:	033c0412 	.word	0x033c0412
 8005c8c:	04120412 	.word	0x04120412
 8005c90:	04120412 	.word	0x04120412
 8005c94:	03a40412 	.word	0x03a40412
 8005c98:	04120412 	.word	0x04120412
 8005c9c:	04120085 	.word	0x04120085
 8005ca0:	04120412 	.word	0x04120412
 8005ca4:	04120412 	.word	0x04120412
 8005ca8:	04120412 	.word	0x04120412
 8005cac:	04120412 	.word	0x04120412
 8005cb0:	00fe0412 	.word	0x00fe0412
 8005cb4:	0122006b 	.word	0x0122006b
 8005cb8:	01220122 	.word	0x01220122
 8005cbc:	006b00ee 	.word	0x006b00ee
 8005cc0:	04120412 	.word	0x04120412
 8005cc4:	041200f1 	.word	0x041200f1
 8005cc8:	033e031e 	.word	0x033e031e
 8005ccc:	00f80372 	.word	0x00f80372
 8005cd0:	03830412 	.word	0x03830412
 8005cd4:	03a60412 	.word	0x03a60412
 8005cd8:	04120412 	.word	0x04120412
 8005cdc:	03be      	.short	0x03be
 8005cde:	461d      	mov	r5, r3
 8005ce0:	e773      	b.n	8005bca <_svfprintf_r+0x76>
 8005ce2:	aa21      	add	r2, sp, #132	; 0x84
 8005ce4:	4649      	mov	r1, r9
 8005ce6:	4650      	mov	r0, sl
 8005ce8:	f002 fa92 	bl	8008210 <__ssprint_r>
 8005cec:	2800      	cmp	r0, #0
 8005cee:	f040 868e 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8005cf2:	ac2e      	add	r4, sp, #184	; 0xb8
 8005cf4:	e77e      	b.n	8005bf4 <_svfprintf_r+0xa0>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	222b      	movs	r2, #43	; 0x2b
 8005cfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005cfc:	e78b      	b.n	8005c16 <_svfprintf_r+0xc2>
 8005cfe:	460f      	mov	r7, r1
 8005d00:	e7fb      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005d02:	b10b      	cbz	r3, 8005d08 <_svfprintf_r+0x1b4>
 8005d04:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005d08:	06ae      	lsls	r6, r5, #26
 8005d0a:	f140 80a1 	bpl.w	8005e50 <_svfprintf_r+0x2fc>
 8005d0e:	3707      	adds	r7, #7
 8005d10:	f027 0707 	bic.w	r7, r7, #7
 8005d14:	f107 0308 	add.w	r3, r7, #8
 8005d18:	9308      	str	r3, [sp, #32]
 8005d1a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005d1e:	2e00      	cmp	r6, #0
 8005d20:	f177 0300 	sbcs.w	r3, r7, #0
 8005d24:	da05      	bge.n	8005d32 <_svfprintf_r+0x1de>
 8005d26:	232d      	movs	r3, #45	; 0x2d
 8005d28:	4276      	negs	r6, r6
 8005d2a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005d2e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8005d32:	2301      	movs	r3, #1
 8005d34:	e2c7      	b.n	80062c6 <_svfprintf_r+0x772>
 8005d36:	b10b      	cbz	r3, 8005d3c <_svfprintf_r+0x1e8>
 8005d38:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005d3c:	4ba0      	ldr	r3, [pc, #640]	; (8005fc0 <_svfprintf_r+0x46c>)
 8005d3e:	9315      	str	r3, [sp, #84]	; 0x54
 8005d40:	06ab      	lsls	r3, r5, #26
 8005d42:	f140 8336 	bpl.w	80063b2 <_svfprintf_r+0x85e>
 8005d46:	3707      	adds	r7, #7
 8005d48:	f027 0707 	bic.w	r7, r7, #7
 8005d4c:	f107 0308 	add.w	r3, r7, #8
 8005d50:	9308      	str	r3, [sp, #32]
 8005d52:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005d56:	07e8      	lsls	r0, r5, #31
 8005d58:	d50b      	bpl.n	8005d72 <_svfprintf_r+0x21e>
 8005d5a:	ea56 0307 	orrs.w	r3, r6, r7
 8005d5e:	d008      	beq.n	8005d72 <_svfprintf_r+0x21e>
 8005d60:	2330      	movs	r3, #48	; 0x30
 8005d62:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8005d66:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005d6a:	f045 0502 	orr.w	r5, r5, #2
 8005d6e:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8005d72:	2302      	movs	r3, #2
 8005d74:	e2a4      	b.n	80062c0 <_svfprintf_r+0x76c>
 8005d76:	2a00      	cmp	r2, #0
 8005d78:	d1bf      	bne.n	8005cfa <_svfprintf_r+0x1a6>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	2220      	movs	r2, #32
 8005d7e:	e7bc      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005d80:	f045 0501 	orr.w	r5, r5, #1
 8005d84:	e7b9      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005d86:	683e      	ldr	r6, [r7, #0]
 8005d88:	1d39      	adds	r1, r7, #4
 8005d8a:	2e00      	cmp	r6, #0
 8005d8c:	960c      	str	r6, [sp, #48]	; 0x30
 8005d8e:	dab6      	bge.n	8005cfe <_svfprintf_r+0x1aa>
 8005d90:	460f      	mov	r7, r1
 8005d92:	4276      	negs	r6, r6
 8005d94:	960c      	str	r6, [sp, #48]	; 0x30
 8005d96:	f045 0504 	orr.w	r5, r5, #4
 8005d9a:	e7ae      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d9e:	1c4e      	adds	r6, r1, #1
 8005da0:	7809      	ldrb	r1, [r1, #0]
 8005da2:	292a      	cmp	r1, #42	; 0x2a
 8005da4:	9106      	str	r1, [sp, #24]
 8005da6:	d010      	beq.n	8005dca <_svfprintf_r+0x276>
 8005da8:	f04f 0b00 	mov.w	fp, #0
 8005dac:	9609      	str	r6, [sp, #36]	; 0x24
 8005dae:	9906      	ldr	r1, [sp, #24]
 8005db0:	3930      	subs	r1, #48	; 0x30
 8005db2:	2909      	cmp	r1, #9
 8005db4:	f63f af33 	bhi.w	8005c1e <_svfprintf_r+0xca>
 8005db8:	fb00 1b0b 	mla	fp, r0, fp, r1
 8005dbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dbe:	460e      	mov	r6, r1
 8005dc0:	f816 1b01 	ldrb.w	r1, [r6], #1
 8005dc4:	9106      	str	r1, [sp, #24]
 8005dc6:	9609      	str	r6, [sp, #36]	; 0x24
 8005dc8:	e7f1      	b.n	8005dae <_svfprintf_r+0x25a>
 8005dca:	6839      	ldr	r1, [r7, #0]
 8005dcc:	9609      	str	r6, [sp, #36]	; 0x24
 8005dce:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8005dd2:	3704      	adds	r7, #4
 8005dd4:	e791      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005dd6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8005dda:	e78e      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005ddc:	2100      	movs	r1, #0
 8005dde:	910c      	str	r1, [sp, #48]	; 0x30
 8005de0:	9906      	ldr	r1, [sp, #24]
 8005de2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005de4:	3930      	subs	r1, #48	; 0x30
 8005de6:	fb00 1106 	mla	r1, r0, r6, r1
 8005dea:	910c      	str	r1, [sp, #48]	; 0x30
 8005dec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dee:	460e      	mov	r6, r1
 8005df0:	f816 1b01 	ldrb.w	r1, [r6], #1
 8005df4:	9106      	str	r1, [sp, #24]
 8005df6:	9906      	ldr	r1, [sp, #24]
 8005df8:	9609      	str	r6, [sp, #36]	; 0x24
 8005dfa:	3930      	subs	r1, #48	; 0x30
 8005dfc:	2909      	cmp	r1, #9
 8005dfe:	d9ef      	bls.n	8005de0 <_svfprintf_r+0x28c>
 8005e00:	e70d      	b.n	8005c1e <_svfprintf_r+0xca>
 8005e02:	f045 0508 	orr.w	r5, r5, #8
 8005e06:	e778      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005e08:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8005e0c:	e775      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005e0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e10:	7809      	ldrb	r1, [r1, #0]
 8005e12:	296c      	cmp	r1, #108	; 0x6c
 8005e14:	d105      	bne.n	8005e22 <_svfprintf_r+0x2ce>
 8005e16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e18:	3101      	adds	r1, #1
 8005e1a:	9109      	str	r1, [sp, #36]	; 0x24
 8005e1c:	f045 0520 	orr.w	r5, r5, #32
 8005e20:	e76b      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005e22:	f045 0510 	orr.w	r5, r5, #16
 8005e26:	e768      	b.n	8005cfa <_svfprintf_r+0x1a6>
 8005e28:	2600      	movs	r6, #0
 8005e2a:	1d3b      	adds	r3, r7, #4
 8005e2c:	9308      	str	r3, [sp, #32]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8005e34:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8005e38:	f04f 0b01 	mov.w	fp, #1
 8005e3c:	4637      	mov	r7, r6
 8005e3e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8005e42:	e11c      	b.n	800607e <_svfprintf_r+0x52a>
 8005e44:	b10b      	cbz	r3, 8005e4a <_svfprintf_r+0x2f6>
 8005e46:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005e4a:	f045 0510 	orr.w	r5, r5, #16
 8005e4e:	e75b      	b.n	8005d08 <_svfprintf_r+0x1b4>
 8005e50:	f015 0f10 	tst.w	r5, #16
 8005e54:	f107 0304 	add.w	r3, r7, #4
 8005e58:	d003      	beq.n	8005e62 <_svfprintf_r+0x30e>
 8005e5a:	683e      	ldr	r6, [r7, #0]
 8005e5c:	9308      	str	r3, [sp, #32]
 8005e5e:	17f7      	asrs	r7, r6, #31
 8005e60:	e75d      	b.n	8005d1e <_svfprintf_r+0x1ca>
 8005e62:	683e      	ldr	r6, [r7, #0]
 8005e64:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005e68:	9308      	str	r3, [sp, #32]
 8005e6a:	bf18      	it	ne
 8005e6c:	b236      	sxthne	r6, r6
 8005e6e:	e7f6      	b.n	8005e5e <_svfprintf_r+0x30a>
 8005e70:	b10b      	cbz	r3, 8005e76 <_svfprintf_r+0x322>
 8005e72:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005e76:	3707      	adds	r7, #7
 8005e78:	f027 0707 	bic.w	r7, r7, #7
 8005e7c:	f107 0308 	add.w	r3, r7, #8
 8005e80:	9308      	str	r3, [sp, #32]
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	f04f 32ff 	mov.w	r2, #4294967295
 8005e88:	930d      	str	r3, [sp, #52]	; 0x34
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005e8e:	930e      	str	r3, [sp, #56]	; 0x38
 8005e90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e92:	4638      	mov	r0, r7
 8005e94:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8005e98:	4631      	mov	r1, r6
 8005e9a:	4b4a      	ldr	r3, [pc, #296]	; (8005fc4 <_svfprintf_r+0x470>)
 8005e9c:	f7fa fdb2 	bl	8000a04 <__aeabi_dcmpun>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	f040 85dc 	bne.w	8006a5e <_svfprintf_r+0xf0a>
 8005ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eaa:	4b46      	ldr	r3, [pc, #280]	; (8005fc4 <_svfprintf_r+0x470>)
 8005eac:	4638      	mov	r0, r7
 8005eae:	4631      	mov	r1, r6
 8005eb0:	f7fa fd8a 	bl	80009c8 <__aeabi_dcmple>
 8005eb4:	2800      	cmp	r0, #0
 8005eb6:	f040 85d2 	bne.w	8006a5e <_svfprintf_r+0xf0a>
 8005eba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ebc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ebe:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005ec0:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005ec2:	f7fa fd77 	bl	80009b4 <__aeabi_dcmplt>
 8005ec6:	b110      	cbz	r0, 8005ece <_svfprintf_r+0x37a>
 8005ec8:	232d      	movs	r3, #45	; 0x2d
 8005eca:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8005ece:	4b3e      	ldr	r3, [pc, #248]	; (8005fc8 <_svfprintf_r+0x474>)
 8005ed0:	4a3e      	ldr	r2, [pc, #248]	; (8005fcc <_svfprintf_r+0x478>)
 8005ed2:	9906      	ldr	r1, [sp, #24]
 8005ed4:	f04f 0b03 	mov.w	fp, #3
 8005ed8:	2947      	cmp	r1, #71	; 0x47
 8005eda:	bfcc      	ite	gt
 8005edc:	4690      	movgt	r8, r2
 8005ede:	4698      	movle	r8, r3
 8005ee0:	2600      	movs	r6, #0
 8005ee2:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8005ee6:	4637      	mov	r7, r6
 8005ee8:	e0c9      	b.n	800607e <_svfprintf_r+0x52a>
 8005eea:	f1bb 3fff 	cmp.w	fp, #4294967295
 8005eee:	d026      	beq.n	8005f3e <_svfprintf_r+0x3ea>
 8005ef0:	9b06      	ldr	r3, [sp, #24]
 8005ef2:	f023 0320 	bic.w	r3, r3, #32
 8005ef6:	2b47      	cmp	r3, #71	; 0x47
 8005ef8:	d104      	bne.n	8005f04 <_svfprintf_r+0x3b0>
 8005efa:	f1bb 0f00 	cmp.w	fp, #0
 8005efe:	bf08      	it	eq
 8005f00:	f04f 0b01 	moveq.w	fp, #1
 8005f04:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8005f08:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f0c:	1e1f      	subs	r7, r3, #0
 8005f0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f10:	bfa8      	it	ge
 8005f12:	9710      	strge	r7, [sp, #64]	; 0x40
 8005f14:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f16:	bfbd      	ittte	lt
 8005f18:	463b      	movlt	r3, r7
 8005f1a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005f1e:	9310      	strlt	r3, [sp, #64]	; 0x40
 8005f20:	2300      	movge	r3, #0
 8005f22:	bfb8      	it	lt
 8005f24:	232d      	movlt	r3, #45	; 0x2d
 8005f26:	9316      	str	r3, [sp, #88]	; 0x58
 8005f28:	9b06      	ldr	r3, [sp, #24]
 8005f2a:	f023 0720 	bic.w	r7, r3, #32
 8005f2e:	2f46      	cmp	r7, #70	; 0x46
 8005f30:	d008      	beq.n	8005f44 <_svfprintf_r+0x3f0>
 8005f32:	2f45      	cmp	r7, #69	; 0x45
 8005f34:	d142      	bne.n	8005fbc <_svfprintf_r+0x468>
 8005f36:	f10b 0601 	add.w	r6, fp, #1
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	e004      	b.n	8005f48 <_svfprintf_r+0x3f4>
 8005f3e:	f04f 0b06 	mov.w	fp, #6
 8005f42:	e7df      	b.n	8005f04 <_svfprintf_r+0x3b0>
 8005f44:	465e      	mov	r6, fp
 8005f46:	2303      	movs	r3, #3
 8005f48:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f4a:	9204      	str	r2, [sp, #16]
 8005f4c:	aa1c      	add	r2, sp, #112	; 0x70
 8005f4e:	9203      	str	r2, [sp, #12]
 8005f50:	aa1b      	add	r2, sp, #108	; 0x6c
 8005f52:	9202      	str	r2, [sp, #8]
 8005f54:	e88d 0048 	stmia.w	sp, {r3, r6}
 8005f58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005f5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f5c:	4650      	mov	r0, sl
 8005f5e:	f000 fe63 	bl	8006c28 <_dtoa_r>
 8005f62:	2f47      	cmp	r7, #71	; 0x47
 8005f64:	4680      	mov	r8, r0
 8005f66:	d102      	bne.n	8005f6e <_svfprintf_r+0x41a>
 8005f68:	07e8      	lsls	r0, r5, #31
 8005f6a:	f140 8585 	bpl.w	8006a78 <_svfprintf_r+0xf24>
 8005f6e:	eb08 0306 	add.w	r3, r8, r6
 8005f72:	2f46      	cmp	r7, #70	; 0x46
 8005f74:	9307      	str	r3, [sp, #28]
 8005f76:	d111      	bne.n	8005f9c <_svfprintf_r+0x448>
 8005f78:	f898 3000 	ldrb.w	r3, [r8]
 8005f7c:	2b30      	cmp	r3, #48	; 0x30
 8005f7e:	d109      	bne.n	8005f94 <_svfprintf_r+0x440>
 8005f80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f82:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f84:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005f86:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005f88:	f7fa fd0a 	bl	80009a0 <__aeabi_dcmpeq>
 8005f8c:	b910      	cbnz	r0, 8005f94 <_svfprintf_r+0x440>
 8005f8e:	f1c6 0601 	rsb	r6, r6, #1
 8005f92:	961b      	str	r6, [sp, #108]	; 0x6c
 8005f94:	9a07      	ldr	r2, [sp, #28]
 8005f96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005f98:	441a      	add	r2, r3
 8005f9a:	9207      	str	r2, [sp, #28]
 8005f9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f9e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005fa0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005fa2:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005fa4:	f7fa fcfc 	bl	80009a0 <__aeabi_dcmpeq>
 8005fa8:	b990      	cbnz	r0, 8005fd0 <_svfprintf_r+0x47c>
 8005faa:	2230      	movs	r2, #48	; 0x30
 8005fac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005fae:	9907      	ldr	r1, [sp, #28]
 8005fb0:	4299      	cmp	r1, r3
 8005fb2:	d90f      	bls.n	8005fd4 <_svfprintf_r+0x480>
 8005fb4:	1c59      	adds	r1, r3, #1
 8005fb6:	911f      	str	r1, [sp, #124]	; 0x7c
 8005fb8:	701a      	strb	r2, [r3, #0]
 8005fba:	e7f7      	b.n	8005fac <_svfprintf_r+0x458>
 8005fbc:	465e      	mov	r6, fp
 8005fbe:	e7bc      	b.n	8005f3a <_svfprintf_r+0x3e6>
 8005fc0:	0800cece 	.word	0x0800cece
 8005fc4:	7fefffff 	.word	0x7fefffff
 8005fc8:	0800cebe 	.word	0x0800cebe
 8005fcc:	0800cec2 	.word	0x0800cec2
 8005fd0:	9b07      	ldr	r3, [sp, #28]
 8005fd2:	931f      	str	r3, [sp, #124]	; 0x7c
 8005fd4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005fd6:	2f47      	cmp	r7, #71	; 0x47
 8005fd8:	eba3 0308 	sub.w	r3, r3, r8
 8005fdc:	9307      	str	r3, [sp, #28]
 8005fde:	f040 8100 	bne.w	80061e2 <_svfprintf_r+0x68e>
 8005fe2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005fe4:	1cd9      	adds	r1, r3, #3
 8005fe6:	db02      	blt.n	8005fee <_svfprintf_r+0x49a>
 8005fe8:	459b      	cmp	fp, r3
 8005fea:	f280 8126 	bge.w	800623a <_svfprintf_r+0x6e6>
 8005fee:	9b06      	ldr	r3, [sp, #24]
 8005ff0:	3b02      	subs	r3, #2
 8005ff2:	9306      	str	r3, [sp, #24]
 8005ff4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005ff6:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8005ffa:	1e53      	subs	r3, r2, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	bfa8      	it	ge
 8006000:	222b      	movge	r2, #43	; 0x2b
 8006002:	931b      	str	r3, [sp, #108]	; 0x6c
 8006004:	bfbc      	itt	lt
 8006006:	f1c2 0301 	rsblt	r3, r2, #1
 800600a:	222d      	movlt	r2, #45	; 0x2d
 800600c:	2b09      	cmp	r3, #9
 800600e:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8006012:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8006016:	f340 8100 	ble.w	800621a <_svfprintf_r+0x6c6>
 800601a:	260a      	movs	r6, #10
 800601c:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8006020:	fb93 f0f6 	sdiv	r0, r3, r6
 8006024:	fb06 3310 	mls	r3, r6, r0, r3
 8006028:	2809      	cmp	r0, #9
 800602a:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800602e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006032:	f102 31ff 	add.w	r1, r2, #4294967295
 8006036:	4603      	mov	r3, r0
 8006038:	f300 80e8 	bgt.w	800620c <_svfprintf_r+0x6b8>
 800603c:	3330      	adds	r3, #48	; 0x30
 800603e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8006042:	3a02      	subs	r2, #2
 8006044:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8006048:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 800604c:	4282      	cmp	r2, r0
 800604e:	4619      	mov	r1, r3
 8006050:	f0c0 80de 	bcc.w	8006210 <_svfprintf_r+0x6bc>
 8006054:	9a07      	ldr	r2, [sp, #28]
 8006056:	ab1d      	add	r3, sp, #116	; 0x74
 8006058:	1acb      	subs	r3, r1, r3
 800605a:	2a01      	cmp	r2, #1
 800605c:	9314      	str	r3, [sp, #80]	; 0x50
 800605e:	eb03 0b02 	add.w	fp, r3, r2
 8006062:	dc02      	bgt.n	800606a <_svfprintf_r+0x516>
 8006064:	f015 0701 	ands.w	r7, r5, #1
 8006068:	d002      	beq.n	8006070 <_svfprintf_r+0x51c>
 800606a:	2700      	movs	r7, #0
 800606c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800606e:	449b      	add	fp, r3
 8006070:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006072:	b113      	cbz	r3, 800607a <_svfprintf_r+0x526>
 8006074:	232d      	movs	r3, #45	; 0x2d
 8006076:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800607a:	2600      	movs	r6, #0
 800607c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800607e:	455e      	cmp	r6, fp
 8006080:	4633      	mov	r3, r6
 8006082:	bfb8      	it	lt
 8006084:	465b      	movlt	r3, fp
 8006086:	930f      	str	r3, [sp, #60]	; 0x3c
 8006088:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800608c:	b113      	cbz	r3, 8006094 <_svfprintf_r+0x540>
 800608e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006090:	3301      	adds	r3, #1
 8006092:	930f      	str	r3, [sp, #60]	; 0x3c
 8006094:	f015 0302 	ands.w	r3, r5, #2
 8006098:	9316      	str	r3, [sp, #88]	; 0x58
 800609a:	bf1e      	ittt	ne
 800609c:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 800609e:	3302      	addne	r3, #2
 80060a0:	930f      	strne	r3, [sp, #60]	; 0x3c
 80060a2:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80060a6:	9317      	str	r3, [sp, #92]	; 0x5c
 80060a8:	d118      	bne.n	80060dc <_svfprintf_r+0x588>
 80060aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80060ae:	1a9b      	subs	r3, r3, r2
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	9310      	str	r3, [sp, #64]	; 0x40
 80060b4:	dd12      	ble.n	80060dc <_svfprintf_r+0x588>
 80060b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060b8:	2b10      	cmp	r3, #16
 80060ba:	4bab      	ldr	r3, [pc, #684]	; (8006368 <_svfprintf_r+0x814>)
 80060bc:	6023      	str	r3, [r4, #0]
 80060be:	f300 81d9 	bgt.w	8006474 <_svfprintf_r+0x920>
 80060c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80060c6:	6063      	str	r3, [r4, #4]
 80060c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80060ca:	4413      	add	r3, r2
 80060cc:	9323      	str	r3, [sp, #140]	; 0x8c
 80060ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060d0:	3301      	adds	r3, #1
 80060d2:	2b07      	cmp	r3, #7
 80060d4:	9322      	str	r3, [sp, #136]	; 0x88
 80060d6:	f300 81e6 	bgt.w	80064a6 <_svfprintf_r+0x952>
 80060da:	3408      	adds	r4, #8
 80060dc:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80060e0:	b173      	cbz	r3, 8006100 <_svfprintf_r+0x5ac>
 80060e2:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 80060e6:	6023      	str	r3, [r4, #0]
 80060e8:	2301      	movs	r3, #1
 80060ea:	6063      	str	r3, [r4, #4]
 80060ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80060ee:	3301      	adds	r3, #1
 80060f0:	9323      	str	r3, [sp, #140]	; 0x8c
 80060f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060f4:	3301      	adds	r3, #1
 80060f6:	2b07      	cmp	r3, #7
 80060f8:	9322      	str	r3, [sp, #136]	; 0x88
 80060fa:	f300 81de 	bgt.w	80064ba <_svfprintf_r+0x966>
 80060fe:	3408      	adds	r4, #8
 8006100:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006102:	b16b      	cbz	r3, 8006120 <_svfprintf_r+0x5cc>
 8006104:	ab1a      	add	r3, sp, #104	; 0x68
 8006106:	6023      	str	r3, [r4, #0]
 8006108:	2302      	movs	r3, #2
 800610a:	6063      	str	r3, [r4, #4]
 800610c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800610e:	3302      	adds	r3, #2
 8006110:	9323      	str	r3, [sp, #140]	; 0x8c
 8006112:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006114:	3301      	adds	r3, #1
 8006116:	2b07      	cmp	r3, #7
 8006118:	9322      	str	r3, [sp, #136]	; 0x88
 800611a:	f300 81d8 	bgt.w	80064ce <_svfprintf_r+0x97a>
 800611e:	3408      	adds	r4, #8
 8006120:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006122:	2b80      	cmp	r3, #128	; 0x80
 8006124:	d118      	bne.n	8006158 <_svfprintf_r+0x604>
 8006126:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006128:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800612a:	1a9b      	subs	r3, r3, r2
 800612c:	2b00      	cmp	r3, #0
 800612e:	9310      	str	r3, [sp, #64]	; 0x40
 8006130:	dd12      	ble.n	8006158 <_svfprintf_r+0x604>
 8006132:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006134:	2b10      	cmp	r3, #16
 8006136:	4b8d      	ldr	r3, [pc, #564]	; (800636c <_svfprintf_r+0x818>)
 8006138:	6023      	str	r3, [r4, #0]
 800613a:	f300 81d2 	bgt.w	80064e2 <_svfprintf_r+0x98e>
 800613e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006140:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006142:	6063      	str	r3, [r4, #4]
 8006144:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006146:	4413      	add	r3, r2
 8006148:	9323      	str	r3, [sp, #140]	; 0x8c
 800614a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800614c:	3301      	adds	r3, #1
 800614e:	2b07      	cmp	r3, #7
 8006150:	9322      	str	r3, [sp, #136]	; 0x88
 8006152:	f300 81df 	bgt.w	8006514 <_svfprintf_r+0x9c0>
 8006156:	3408      	adds	r4, #8
 8006158:	eba6 060b 	sub.w	r6, r6, fp
 800615c:	2e00      	cmp	r6, #0
 800615e:	dd0f      	ble.n	8006180 <_svfprintf_r+0x62c>
 8006160:	4b82      	ldr	r3, [pc, #520]	; (800636c <_svfprintf_r+0x818>)
 8006162:	2e10      	cmp	r6, #16
 8006164:	6023      	str	r3, [r4, #0]
 8006166:	f300 81df 	bgt.w	8006528 <_svfprintf_r+0x9d4>
 800616a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800616c:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800616e:	3301      	adds	r3, #1
 8006170:	6066      	str	r6, [r4, #4]
 8006172:	2b07      	cmp	r3, #7
 8006174:	4406      	add	r6, r0
 8006176:	9623      	str	r6, [sp, #140]	; 0x8c
 8006178:	9322      	str	r3, [sp, #136]	; 0x88
 800617a:	f300 81ec 	bgt.w	8006556 <_svfprintf_r+0xa02>
 800617e:	3408      	adds	r4, #8
 8006180:	05eb      	lsls	r3, r5, #23
 8006182:	f100 81f2 	bmi.w	800656a <_svfprintf_r+0xa16>
 8006186:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006188:	e884 0900 	stmia.w	r4, {r8, fp}
 800618c:	445b      	add	r3, fp
 800618e:	9323      	str	r3, [sp, #140]	; 0x8c
 8006190:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006192:	3301      	adds	r3, #1
 8006194:	2b07      	cmp	r3, #7
 8006196:	9322      	str	r3, [sp, #136]	; 0x88
 8006198:	f340 8419 	ble.w	80069ce <_svfprintf_r+0xe7a>
 800619c:	aa21      	add	r2, sp, #132	; 0x84
 800619e:	4649      	mov	r1, r9
 80061a0:	4650      	mov	r0, sl
 80061a2:	f002 f835 	bl	8008210 <__ssprint_r>
 80061a6:	2800      	cmp	r0, #0
 80061a8:	f040 8431 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80061ac:	ac2e      	add	r4, sp, #184	; 0xb8
 80061ae:	076b      	lsls	r3, r5, #29
 80061b0:	f100 8410 	bmi.w	80069d4 <_svfprintf_r+0xe80>
 80061b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80061b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80061ba:	428a      	cmp	r2, r1
 80061bc:	bfac      	ite	ge
 80061be:	189b      	addge	r3, r3, r2
 80061c0:	185b      	addlt	r3, r3, r1
 80061c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80061c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80061c6:	b13b      	cbz	r3, 80061d8 <_svfprintf_r+0x684>
 80061c8:	aa21      	add	r2, sp, #132	; 0x84
 80061ca:	4649      	mov	r1, r9
 80061cc:	4650      	mov	r0, sl
 80061ce:	f002 f81f 	bl	8008210 <__ssprint_r>
 80061d2:	2800      	cmp	r0, #0
 80061d4:	f040 841b 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80061d8:	2300      	movs	r3, #0
 80061da:	9f08      	ldr	r7, [sp, #32]
 80061dc:	9322      	str	r3, [sp, #136]	; 0x88
 80061de:	ac2e      	add	r4, sp, #184	; 0xb8
 80061e0:	e4f2      	b.n	8005bc8 <_svfprintf_r+0x74>
 80061e2:	9b06      	ldr	r3, [sp, #24]
 80061e4:	2b65      	cmp	r3, #101	; 0x65
 80061e6:	f77f af05 	ble.w	8005ff4 <_svfprintf_r+0x4a0>
 80061ea:	9b06      	ldr	r3, [sp, #24]
 80061ec:	2b66      	cmp	r3, #102	; 0x66
 80061ee:	d124      	bne.n	800623a <_svfprintf_r+0x6e6>
 80061f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	dd19      	ble.n	800622a <_svfprintf_r+0x6d6>
 80061f6:	f1bb 0f00 	cmp.w	fp, #0
 80061fa:	d101      	bne.n	8006200 <_svfprintf_r+0x6ac>
 80061fc:	07ea      	lsls	r2, r5, #31
 80061fe:	d502      	bpl.n	8006206 <_svfprintf_r+0x6b2>
 8006200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006202:	4413      	add	r3, r2
 8006204:	445b      	add	r3, fp
 8006206:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8006208:	469b      	mov	fp, r3
 800620a:	e731      	b.n	8006070 <_svfprintf_r+0x51c>
 800620c:	460a      	mov	r2, r1
 800620e:	e707      	b.n	8006020 <_svfprintf_r+0x4cc>
 8006210:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006214:	f803 1b01 	strb.w	r1, [r3], #1
 8006218:	e718      	b.n	800604c <_svfprintf_r+0x4f8>
 800621a:	2230      	movs	r2, #48	; 0x30
 800621c:	4413      	add	r3, r2
 800621e:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8006222:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8006226:	a91e      	add	r1, sp, #120	; 0x78
 8006228:	e714      	b.n	8006054 <_svfprintf_r+0x500>
 800622a:	f1bb 0f00 	cmp.w	fp, #0
 800622e:	d101      	bne.n	8006234 <_svfprintf_r+0x6e0>
 8006230:	07eb      	lsls	r3, r5, #31
 8006232:	d515      	bpl.n	8006260 <_svfprintf_r+0x70c>
 8006234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006236:	3301      	adds	r3, #1
 8006238:	e7e4      	b.n	8006204 <_svfprintf_r+0x6b0>
 800623a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800623c:	9b07      	ldr	r3, [sp, #28]
 800623e:	429a      	cmp	r2, r3
 8006240:	db06      	blt.n	8006250 <_svfprintf_r+0x6fc>
 8006242:	07ef      	lsls	r7, r5, #31
 8006244:	d50e      	bpl.n	8006264 <_svfprintf_r+0x710>
 8006246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006248:	4413      	add	r3, r2
 800624a:	2267      	movs	r2, #103	; 0x67
 800624c:	9206      	str	r2, [sp, #24]
 800624e:	e7da      	b.n	8006206 <_svfprintf_r+0x6b2>
 8006250:	9b07      	ldr	r3, [sp, #28]
 8006252:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006254:	2a00      	cmp	r2, #0
 8006256:	440b      	add	r3, r1
 8006258:	dcf7      	bgt.n	800624a <_svfprintf_r+0x6f6>
 800625a:	f1c2 0201 	rsb	r2, r2, #1
 800625e:	e7f3      	b.n	8006248 <_svfprintf_r+0x6f4>
 8006260:	2301      	movs	r3, #1
 8006262:	e7d0      	b.n	8006206 <_svfprintf_r+0x6b2>
 8006264:	4613      	mov	r3, r2
 8006266:	e7f0      	b.n	800624a <_svfprintf_r+0x6f6>
 8006268:	b10b      	cbz	r3, 800626e <_svfprintf_r+0x71a>
 800626a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800626e:	f015 0f20 	tst.w	r5, #32
 8006272:	f107 0304 	add.w	r3, r7, #4
 8006276:	d008      	beq.n	800628a <_svfprintf_r+0x736>
 8006278:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	17ce      	asrs	r6, r1, #31
 800627e:	4608      	mov	r0, r1
 8006280:	4631      	mov	r1, r6
 8006282:	e9c2 0100 	strd	r0, r1, [r2]
 8006286:	461f      	mov	r7, r3
 8006288:	e49e      	b.n	8005bc8 <_svfprintf_r+0x74>
 800628a:	06ee      	lsls	r6, r5, #27
 800628c:	d503      	bpl.n	8006296 <_svfprintf_r+0x742>
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006292:	6011      	str	r1, [r2, #0]
 8006294:	e7f7      	b.n	8006286 <_svfprintf_r+0x732>
 8006296:	0668      	lsls	r0, r5, #25
 8006298:	d5f9      	bpl.n	800628e <_svfprintf_r+0x73a>
 800629a:	683a      	ldr	r2, [r7, #0]
 800629c:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 80062a0:	8011      	strh	r1, [r2, #0]
 80062a2:	e7f0      	b.n	8006286 <_svfprintf_r+0x732>
 80062a4:	f045 0510 	orr.w	r5, r5, #16
 80062a8:	f015 0320 	ands.w	r3, r5, #32
 80062ac:	d022      	beq.n	80062f4 <_svfprintf_r+0x7a0>
 80062ae:	3707      	adds	r7, #7
 80062b0:	f027 0707 	bic.w	r7, r7, #7
 80062b4:	f107 0308 	add.w	r3, r7, #8
 80062b8:	9308      	str	r3, [sp, #32]
 80062ba:	e9d7 6700 	ldrd	r6, r7, [r7]
 80062be:	2300      	movs	r3, #0
 80062c0:	2200      	movs	r2, #0
 80062c2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80062c6:	f1bb 3fff 	cmp.w	fp, #4294967295
 80062ca:	f000 83db 	beq.w	8006a84 <_svfprintf_r+0xf30>
 80062ce:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80062d2:	920f      	str	r2, [sp, #60]	; 0x3c
 80062d4:	ea56 0207 	orrs.w	r2, r6, r7
 80062d8:	f040 83d9 	bne.w	8006a8e <_svfprintf_r+0xf3a>
 80062dc:	f1bb 0f00 	cmp.w	fp, #0
 80062e0:	f000 80aa 	beq.w	8006438 <_svfprintf_r+0x8e4>
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d076      	beq.n	80063d6 <_svfprintf_r+0x882>
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	f000 8091 	beq.w	8006410 <_svfprintf_r+0x8bc>
 80062ee:	2600      	movs	r6, #0
 80062f0:	2700      	movs	r7, #0
 80062f2:	e3d2      	b.n	8006a9a <_svfprintf_r+0xf46>
 80062f4:	1d3a      	adds	r2, r7, #4
 80062f6:	f015 0110 	ands.w	r1, r5, #16
 80062fa:	9208      	str	r2, [sp, #32]
 80062fc:	d002      	beq.n	8006304 <_svfprintf_r+0x7b0>
 80062fe:	683e      	ldr	r6, [r7, #0]
 8006300:	2700      	movs	r7, #0
 8006302:	e7dd      	b.n	80062c0 <_svfprintf_r+0x76c>
 8006304:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8006308:	d0f9      	beq.n	80062fe <_svfprintf_r+0x7aa>
 800630a:	883e      	ldrh	r6, [r7, #0]
 800630c:	2700      	movs	r7, #0
 800630e:	e7d6      	b.n	80062be <_svfprintf_r+0x76a>
 8006310:	1d3b      	adds	r3, r7, #4
 8006312:	9308      	str	r3, [sp, #32]
 8006314:	2330      	movs	r3, #48	; 0x30
 8006316:	2278      	movs	r2, #120	; 0x78
 8006318:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800631c:	4b14      	ldr	r3, [pc, #80]	; (8006370 <_svfprintf_r+0x81c>)
 800631e:	683e      	ldr	r6, [r7, #0]
 8006320:	9315      	str	r3, [sp, #84]	; 0x54
 8006322:	2700      	movs	r7, #0
 8006324:	f045 0502 	orr.w	r5, r5, #2
 8006328:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800632c:	2302      	movs	r3, #2
 800632e:	9206      	str	r2, [sp, #24]
 8006330:	e7c6      	b.n	80062c0 <_svfprintf_r+0x76c>
 8006332:	2600      	movs	r6, #0
 8006334:	1d3b      	adds	r3, r7, #4
 8006336:	f1bb 3fff 	cmp.w	fp, #4294967295
 800633a:	9308      	str	r3, [sp, #32]
 800633c:	f8d7 8000 	ldr.w	r8, [r7]
 8006340:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8006344:	d00a      	beq.n	800635c <_svfprintf_r+0x808>
 8006346:	465a      	mov	r2, fp
 8006348:	4631      	mov	r1, r6
 800634a:	4640      	mov	r0, r8
 800634c:	f001 fc64 	bl	8007c18 <memchr>
 8006350:	2800      	cmp	r0, #0
 8006352:	f000 808d 	beq.w	8006470 <_svfprintf_r+0x91c>
 8006356:	eba0 0b08 	sub.w	fp, r0, r8
 800635a:	e5c4      	b.n	8005ee6 <_svfprintf_r+0x392>
 800635c:	4640      	mov	r0, r8
 800635e:	f7f9 fef7 	bl	8000150 <strlen>
 8006362:	4683      	mov	fp, r0
 8006364:	e5bf      	b.n	8005ee6 <_svfprintf_r+0x392>
 8006366:	bf00      	nop
 8006368:	0800cef2 	.word	0x0800cef2
 800636c:	0800cf02 	.word	0x0800cf02
 8006370:	0800cedf 	.word	0x0800cedf
 8006374:	f045 0510 	orr.w	r5, r5, #16
 8006378:	06a9      	lsls	r1, r5, #26
 800637a:	d509      	bpl.n	8006390 <_svfprintf_r+0x83c>
 800637c:	3707      	adds	r7, #7
 800637e:	f027 0707 	bic.w	r7, r7, #7
 8006382:	f107 0308 	add.w	r3, r7, #8
 8006386:	9308      	str	r3, [sp, #32]
 8006388:	e9d7 6700 	ldrd	r6, r7, [r7]
 800638c:	2301      	movs	r3, #1
 800638e:	e797      	b.n	80062c0 <_svfprintf_r+0x76c>
 8006390:	1d3b      	adds	r3, r7, #4
 8006392:	f015 0f10 	tst.w	r5, #16
 8006396:	9308      	str	r3, [sp, #32]
 8006398:	d001      	beq.n	800639e <_svfprintf_r+0x84a>
 800639a:	683e      	ldr	r6, [r7, #0]
 800639c:	e002      	b.n	80063a4 <_svfprintf_r+0x850>
 800639e:	066a      	lsls	r2, r5, #25
 80063a0:	d5fb      	bpl.n	800639a <_svfprintf_r+0x846>
 80063a2:	883e      	ldrh	r6, [r7, #0]
 80063a4:	2700      	movs	r7, #0
 80063a6:	e7f1      	b.n	800638c <_svfprintf_r+0x838>
 80063a8:	b10b      	cbz	r3, 80063ae <_svfprintf_r+0x85a>
 80063aa:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80063ae:	4ba3      	ldr	r3, [pc, #652]	; (800663c <_svfprintf_r+0xae8>)
 80063b0:	e4c5      	b.n	8005d3e <_svfprintf_r+0x1ea>
 80063b2:	1d3b      	adds	r3, r7, #4
 80063b4:	f015 0f10 	tst.w	r5, #16
 80063b8:	9308      	str	r3, [sp, #32]
 80063ba:	d001      	beq.n	80063c0 <_svfprintf_r+0x86c>
 80063bc:	683e      	ldr	r6, [r7, #0]
 80063be:	e002      	b.n	80063c6 <_svfprintf_r+0x872>
 80063c0:	066e      	lsls	r6, r5, #25
 80063c2:	d5fb      	bpl.n	80063bc <_svfprintf_r+0x868>
 80063c4:	883e      	ldrh	r6, [r7, #0]
 80063c6:	2700      	movs	r7, #0
 80063c8:	e4c5      	b.n	8005d56 <_svfprintf_r+0x202>
 80063ca:	4643      	mov	r3, r8
 80063cc:	e366      	b.n	8006a9c <_svfprintf_r+0xf48>
 80063ce:	2f00      	cmp	r7, #0
 80063d0:	bf08      	it	eq
 80063d2:	2e0a      	cmpeq	r6, #10
 80063d4:	d205      	bcs.n	80063e2 <_svfprintf_r+0x88e>
 80063d6:	3630      	adds	r6, #48	; 0x30
 80063d8:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80063dc:	f808 6d41 	strb.w	r6, [r8, #-65]!
 80063e0:	e377      	b.n	8006ad2 <_svfprintf_r+0xf7e>
 80063e2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80063e6:	4630      	mov	r0, r6
 80063e8:	4639      	mov	r1, r7
 80063ea:	220a      	movs	r2, #10
 80063ec:	2300      	movs	r3, #0
 80063ee:	f7fa fb67 	bl	8000ac0 <__aeabi_uldivmod>
 80063f2:	3230      	adds	r2, #48	; 0x30
 80063f4:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80063f8:	2300      	movs	r3, #0
 80063fa:	4630      	mov	r0, r6
 80063fc:	4639      	mov	r1, r7
 80063fe:	220a      	movs	r2, #10
 8006400:	f7fa fb5e 	bl	8000ac0 <__aeabi_uldivmod>
 8006404:	4606      	mov	r6, r0
 8006406:	460f      	mov	r7, r1
 8006408:	ea56 0307 	orrs.w	r3, r6, r7
 800640c:	d1eb      	bne.n	80063e6 <_svfprintf_r+0x892>
 800640e:	e360      	b.n	8006ad2 <_svfprintf_r+0xf7e>
 8006410:	2600      	movs	r6, #0
 8006412:	2700      	movs	r7, #0
 8006414:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8006418:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800641a:	f006 030f 	and.w	r3, r6, #15
 800641e:	5cd3      	ldrb	r3, [r2, r3]
 8006420:	093a      	lsrs	r2, r7, #4
 8006422:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8006426:	0933      	lsrs	r3, r6, #4
 8006428:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800642c:	461e      	mov	r6, r3
 800642e:	4617      	mov	r7, r2
 8006430:	ea56 0307 	orrs.w	r3, r6, r7
 8006434:	d1f0      	bne.n	8006418 <_svfprintf_r+0x8c4>
 8006436:	e34c      	b.n	8006ad2 <_svfprintf_r+0xf7e>
 8006438:	b93b      	cbnz	r3, 800644a <_svfprintf_r+0x8f6>
 800643a:	07ea      	lsls	r2, r5, #31
 800643c:	d505      	bpl.n	800644a <_svfprintf_r+0x8f6>
 800643e:	2330      	movs	r3, #48	; 0x30
 8006440:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8006444:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8006448:	e343      	b.n	8006ad2 <_svfprintf_r+0xf7e>
 800644a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800644e:	e340      	b.n	8006ad2 <_svfprintf_r+0xf7e>
 8006450:	b10b      	cbz	r3, 8006456 <_svfprintf_r+0x902>
 8006452:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8006456:	9b06      	ldr	r3, [sp, #24]
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 82f7 	beq.w	8006a4c <_svfprintf_r+0xef8>
 800645e:	2600      	movs	r6, #0
 8006460:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8006464:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8006468:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800646c:	9708      	str	r7, [sp, #32]
 800646e:	e4e3      	b.n	8005e38 <_svfprintf_r+0x2e4>
 8006470:	4606      	mov	r6, r0
 8006472:	e538      	b.n	8005ee6 <_svfprintf_r+0x392>
 8006474:	2310      	movs	r3, #16
 8006476:	6063      	str	r3, [r4, #4]
 8006478:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800647a:	3310      	adds	r3, #16
 800647c:	9323      	str	r3, [sp, #140]	; 0x8c
 800647e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006480:	3301      	adds	r3, #1
 8006482:	2b07      	cmp	r3, #7
 8006484:	9322      	str	r3, [sp, #136]	; 0x88
 8006486:	dc04      	bgt.n	8006492 <_svfprintf_r+0x93e>
 8006488:	3408      	adds	r4, #8
 800648a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800648c:	3b10      	subs	r3, #16
 800648e:	9310      	str	r3, [sp, #64]	; 0x40
 8006490:	e611      	b.n	80060b6 <_svfprintf_r+0x562>
 8006492:	aa21      	add	r2, sp, #132	; 0x84
 8006494:	4649      	mov	r1, r9
 8006496:	4650      	mov	r0, sl
 8006498:	f001 feba 	bl	8008210 <__ssprint_r>
 800649c:	2800      	cmp	r0, #0
 800649e:	f040 82b6 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80064a2:	ac2e      	add	r4, sp, #184	; 0xb8
 80064a4:	e7f1      	b.n	800648a <_svfprintf_r+0x936>
 80064a6:	aa21      	add	r2, sp, #132	; 0x84
 80064a8:	4649      	mov	r1, r9
 80064aa:	4650      	mov	r0, sl
 80064ac:	f001 feb0 	bl	8008210 <__ssprint_r>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	f040 82ac 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80064b6:	ac2e      	add	r4, sp, #184	; 0xb8
 80064b8:	e610      	b.n	80060dc <_svfprintf_r+0x588>
 80064ba:	aa21      	add	r2, sp, #132	; 0x84
 80064bc:	4649      	mov	r1, r9
 80064be:	4650      	mov	r0, sl
 80064c0:	f001 fea6 	bl	8008210 <__ssprint_r>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f040 82a2 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80064ca:	ac2e      	add	r4, sp, #184	; 0xb8
 80064cc:	e618      	b.n	8006100 <_svfprintf_r+0x5ac>
 80064ce:	aa21      	add	r2, sp, #132	; 0x84
 80064d0:	4649      	mov	r1, r9
 80064d2:	4650      	mov	r0, sl
 80064d4:	f001 fe9c 	bl	8008210 <__ssprint_r>
 80064d8:	2800      	cmp	r0, #0
 80064da:	f040 8298 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80064de:	ac2e      	add	r4, sp, #184	; 0xb8
 80064e0:	e61e      	b.n	8006120 <_svfprintf_r+0x5cc>
 80064e2:	2310      	movs	r3, #16
 80064e4:	6063      	str	r3, [r4, #4]
 80064e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064e8:	3310      	adds	r3, #16
 80064ea:	9323      	str	r3, [sp, #140]	; 0x8c
 80064ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064ee:	3301      	adds	r3, #1
 80064f0:	2b07      	cmp	r3, #7
 80064f2:	9322      	str	r3, [sp, #136]	; 0x88
 80064f4:	dc04      	bgt.n	8006500 <_svfprintf_r+0x9ac>
 80064f6:	3408      	adds	r4, #8
 80064f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80064fa:	3b10      	subs	r3, #16
 80064fc:	9310      	str	r3, [sp, #64]	; 0x40
 80064fe:	e618      	b.n	8006132 <_svfprintf_r+0x5de>
 8006500:	aa21      	add	r2, sp, #132	; 0x84
 8006502:	4649      	mov	r1, r9
 8006504:	4650      	mov	r0, sl
 8006506:	f001 fe83 	bl	8008210 <__ssprint_r>
 800650a:	2800      	cmp	r0, #0
 800650c:	f040 827f 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006510:	ac2e      	add	r4, sp, #184	; 0xb8
 8006512:	e7f1      	b.n	80064f8 <_svfprintf_r+0x9a4>
 8006514:	aa21      	add	r2, sp, #132	; 0x84
 8006516:	4649      	mov	r1, r9
 8006518:	4650      	mov	r0, sl
 800651a:	f001 fe79 	bl	8008210 <__ssprint_r>
 800651e:	2800      	cmp	r0, #0
 8006520:	f040 8275 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006524:	ac2e      	add	r4, sp, #184	; 0xb8
 8006526:	e617      	b.n	8006158 <_svfprintf_r+0x604>
 8006528:	2310      	movs	r3, #16
 800652a:	6063      	str	r3, [r4, #4]
 800652c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800652e:	3310      	adds	r3, #16
 8006530:	9323      	str	r3, [sp, #140]	; 0x8c
 8006532:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006534:	3301      	adds	r3, #1
 8006536:	2b07      	cmp	r3, #7
 8006538:	9322      	str	r3, [sp, #136]	; 0x88
 800653a:	dc02      	bgt.n	8006542 <_svfprintf_r+0x9ee>
 800653c:	3408      	adds	r4, #8
 800653e:	3e10      	subs	r6, #16
 8006540:	e60e      	b.n	8006160 <_svfprintf_r+0x60c>
 8006542:	aa21      	add	r2, sp, #132	; 0x84
 8006544:	4649      	mov	r1, r9
 8006546:	4650      	mov	r0, sl
 8006548:	f001 fe62 	bl	8008210 <__ssprint_r>
 800654c:	2800      	cmp	r0, #0
 800654e:	f040 825e 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006552:	ac2e      	add	r4, sp, #184	; 0xb8
 8006554:	e7f3      	b.n	800653e <_svfprintf_r+0x9ea>
 8006556:	aa21      	add	r2, sp, #132	; 0x84
 8006558:	4649      	mov	r1, r9
 800655a:	4650      	mov	r0, sl
 800655c:	f001 fe58 	bl	8008210 <__ssprint_r>
 8006560:	2800      	cmp	r0, #0
 8006562:	f040 8254 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006566:	ac2e      	add	r4, sp, #184	; 0xb8
 8006568:	e60a      	b.n	8006180 <_svfprintf_r+0x62c>
 800656a:	9b06      	ldr	r3, [sp, #24]
 800656c:	2b65      	cmp	r3, #101	; 0x65
 800656e:	f340 81a9 	ble.w	80068c4 <_svfprintf_r+0xd70>
 8006572:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006576:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006578:	990e      	ldr	r1, [sp, #56]	; 0x38
 800657a:	f7fa fa11 	bl	80009a0 <__aeabi_dcmpeq>
 800657e:	2800      	cmp	r0, #0
 8006580:	d062      	beq.n	8006648 <_svfprintf_r+0xaf4>
 8006582:	4b2f      	ldr	r3, [pc, #188]	; (8006640 <_svfprintf_r+0xaec>)
 8006584:	6023      	str	r3, [r4, #0]
 8006586:	2301      	movs	r3, #1
 8006588:	6063      	str	r3, [r4, #4]
 800658a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800658c:	3301      	adds	r3, #1
 800658e:	9323      	str	r3, [sp, #140]	; 0x8c
 8006590:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006592:	3301      	adds	r3, #1
 8006594:	2b07      	cmp	r3, #7
 8006596:	9322      	str	r3, [sp, #136]	; 0x88
 8006598:	dc25      	bgt.n	80065e6 <_svfprintf_r+0xa92>
 800659a:	3408      	adds	r4, #8
 800659c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800659e:	9a07      	ldr	r2, [sp, #28]
 80065a0:	4293      	cmp	r3, r2
 80065a2:	db02      	blt.n	80065aa <_svfprintf_r+0xa56>
 80065a4:	07ee      	lsls	r6, r5, #31
 80065a6:	f57f ae02 	bpl.w	80061ae <_svfprintf_r+0x65a>
 80065aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065ae:	6023      	str	r3, [r4, #0]
 80065b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065b2:	6063      	str	r3, [r4, #4]
 80065b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80065b6:	4413      	add	r3, r2
 80065b8:	9323      	str	r3, [sp, #140]	; 0x8c
 80065ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065bc:	3301      	adds	r3, #1
 80065be:	2b07      	cmp	r3, #7
 80065c0:	9322      	str	r3, [sp, #136]	; 0x88
 80065c2:	dc1a      	bgt.n	80065fa <_svfprintf_r+0xaa6>
 80065c4:	3408      	adds	r4, #8
 80065c6:	9b07      	ldr	r3, [sp, #28]
 80065c8:	1e5e      	subs	r6, r3, #1
 80065ca:	2e00      	cmp	r6, #0
 80065cc:	f77f adef 	ble.w	80061ae <_svfprintf_r+0x65a>
 80065d0:	f04f 0810 	mov.w	r8, #16
 80065d4:	4f1b      	ldr	r7, [pc, #108]	; (8006644 <_svfprintf_r+0xaf0>)
 80065d6:	2e10      	cmp	r6, #16
 80065d8:	6027      	str	r7, [r4, #0]
 80065da:	dc18      	bgt.n	800660e <_svfprintf_r+0xaba>
 80065dc:	6066      	str	r6, [r4, #4]
 80065de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80065e0:	441e      	add	r6, r3
 80065e2:	9623      	str	r6, [sp, #140]	; 0x8c
 80065e4:	e5d4      	b.n	8006190 <_svfprintf_r+0x63c>
 80065e6:	aa21      	add	r2, sp, #132	; 0x84
 80065e8:	4649      	mov	r1, r9
 80065ea:	4650      	mov	r0, sl
 80065ec:	f001 fe10 	bl	8008210 <__ssprint_r>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	f040 820c 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80065f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80065f8:	e7d0      	b.n	800659c <_svfprintf_r+0xa48>
 80065fa:	aa21      	add	r2, sp, #132	; 0x84
 80065fc:	4649      	mov	r1, r9
 80065fe:	4650      	mov	r0, sl
 8006600:	f001 fe06 	bl	8008210 <__ssprint_r>
 8006604:	2800      	cmp	r0, #0
 8006606:	f040 8202 	bne.w	8006a0e <_svfprintf_r+0xeba>
 800660a:	ac2e      	add	r4, sp, #184	; 0xb8
 800660c:	e7db      	b.n	80065c6 <_svfprintf_r+0xa72>
 800660e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006610:	f8c4 8004 	str.w	r8, [r4, #4]
 8006614:	3310      	adds	r3, #16
 8006616:	9323      	str	r3, [sp, #140]	; 0x8c
 8006618:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800661a:	3301      	adds	r3, #1
 800661c:	2b07      	cmp	r3, #7
 800661e:	9322      	str	r3, [sp, #136]	; 0x88
 8006620:	dc02      	bgt.n	8006628 <_svfprintf_r+0xad4>
 8006622:	3408      	adds	r4, #8
 8006624:	3e10      	subs	r6, #16
 8006626:	e7d6      	b.n	80065d6 <_svfprintf_r+0xa82>
 8006628:	aa21      	add	r2, sp, #132	; 0x84
 800662a:	4649      	mov	r1, r9
 800662c:	4650      	mov	r0, sl
 800662e:	f001 fdef 	bl	8008210 <__ssprint_r>
 8006632:	2800      	cmp	r0, #0
 8006634:	f040 81eb 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006638:	ac2e      	add	r4, sp, #184	; 0xb8
 800663a:	e7f3      	b.n	8006624 <_svfprintf_r+0xad0>
 800663c:	0800cedf 	.word	0x0800cedf
 8006640:	0800cef0 	.word	0x0800cef0
 8006644:	0800cf02 	.word	0x0800cf02
 8006648:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800664a:	2b00      	cmp	r3, #0
 800664c:	dc7a      	bgt.n	8006744 <_svfprintf_r+0xbf0>
 800664e:	4b9b      	ldr	r3, [pc, #620]	; (80068bc <_svfprintf_r+0xd68>)
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	2301      	movs	r3, #1
 8006654:	6063      	str	r3, [r4, #4]
 8006656:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006658:	3301      	adds	r3, #1
 800665a:	9323      	str	r3, [sp, #140]	; 0x8c
 800665c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800665e:	3301      	adds	r3, #1
 8006660:	2b07      	cmp	r3, #7
 8006662:	9322      	str	r3, [sp, #136]	; 0x88
 8006664:	dc44      	bgt.n	80066f0 <_svfprintf_r+0xb9c>
 8006666:	3408      	adds	r4, #8
 8006668:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800666a:	b923      	cbnz	r3, 8006676 <_svfprintf_r+0xb22>
 800666c:	9b07      	ldr	r3, [sp, #28]
 800666e:	b913      	cbnz	r3, 8006676 <_svfprintf_r+0xb22>
 8006670:	07e8      	lsls	r0, r5, #31
 8006672:	f57f ad9c 	bpl.w	80061ae <_svfprintf_r+0x65a>
 8006676:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006678:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800667a:	6023      	str	r3, [r4, #0]
 800667c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800667e:	6063      	str	r3, [r4, #4]
 8006680:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006682:	4413      	add	r3, r2
 8006684:	9323      	str	r3, [sp, #140]	; 0x8c
 8006686:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006688:	3301      	adds	r3, #1
 800668a:	2b07      	cmp	r3, #7
 800668c:	9322      	str	r3, [sp, #136]	; 0x88
 800668e:	dc39      	bgt.n	8006704 <_svfprintf_r+0xbb0>
 8006690:	f104 0308 	add.w	r3, r4, #8
 8006694:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006696:	2e00      	cmp	r6, #0
 8006698:	da19      	bge.n	80066ce <_svfprintf_r+0xb7a>
 800669a:	2410      	movs	r4, #16
 800669c:	4f88      	ldr	r7, [pc, #544]	; (80068c0 <_svfprintf_r+0xd6c>)
 800669e:	4276      	negs	r6, r6
 80066a0:	2e10      	cmp	r6, #16
 80066a2:	601f      	str	r7, [r3, #0]
 80066a4:	dc38      	bgt.n	8006718 <_svfprintf_r+0xbc4>
 80066a6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80066a8:	605e      	str	r6, [r3, #4]
 80066aa:	4416      	add	r6, r2
 80066ac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80066ae:	9623      	str	r6, [sp, #140]	; 0x8c
 80066b0:	3201      	adds	r2, #1
 80066b2:	2a07      	cmp	r2, #7
 80066b4:	f103 0308 	add.w	r3, r3, #8
 80066b8:	9222      	str	r2, [sp, #136]	; 0x88
 80066ba:	dd08      	ble.n	80066ce <_svfprintf_r+0xb7a>
 80066bc:	aa21      	add	r2, sp, #132	; 0x84
 80066be:	4649      	mov	r1, r9
 80066c0:	4650      	mov	r0, sl
 80066c2:	f001 fda5 	bl	8008210 <__ssprint_r>
 80066c6:	2800      	cmp	r0, #0
 80066c8:	f040 81a1 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80066cc:	ab2e      	add	r3, sp, #184	; 0xb8
 80066ce:	9a07      	ldr	r2, [sp, #28]
 80066d0:	9907      	ldr	r1, [sp, #28]
 80066d2:	605a      	str	r2, [r3, #4]
 80066d4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80066d6:	f8c3 8000 	str.w	r8, [r3]
 80066da:	440a      	add	r2, r1
 80066dc:	9223      	str	r2, [sp, #140]	; 0x8c
 80066de:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80066e0:	3201      	adds	r2, #1
 80066e2:	2a07      	cmp	r2, #7
 80066e4:	9222      	str	r2, [sp, #136]	; 0x88
 80066e6:	f73f ad59 	bgt.w	800619c <_svfprintf_r+0x648>
 80066ea:	f103 0408 	add.w	r4, r3, #8
 80066ee:	e55e      	b.n	80061ae <_svfprintf_r+0x65a>
 80066f0:	aa21      	add	r2, sp, #132	; 0x84
 80066f2:	4649      	mov	r1, r9
 80066f4:	4650      	mov	r0, sl
 80066f6:	f001 fd8b 	bl	8008210 <__ssprint_r>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	f040 8187 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006700:	ac2e      	add	r4, sp, #184	; 0xb8
 8006702:	e7b1      	b.n	8006668 <_svfprintf_r+0xb14>
 8006704:	aa21      	add	r2, sp, #132	; 0x84
 8006706:	4649      	mov	r1, r9
 8006708:	4650      	mov	r0, sl
 800670a:	f001 fd81 	bl	8008210 <__ssprint_r>
 800670e:	2800      	cmp	r0, #0
 8006710:	f040 817d 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006714:	ab2e      	add	r3, sp, #184	; 0xb8
 8006716:	e7bd      	b.n	8006694 <_svfprintf_r+0xb40>
 8006718:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800671a:	605c      	str	r4, [r3, #4]
 800671c:	3210      	adds	r2, #16
 800671e:	9223      	str	r2, [sp, #140]	; 0x8c
 8006720:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006722:	3201      	adds	r2, #1
 8006724:	2a07      	cmp	r2, #7
 8006726:	9222      	str	r2, [sp, #136]	; 0x88
 8006728:	dc02      	bgt.n	8006730 <_svfprintf_r+0xbdc>
 800672a:	3308      	adds	r3, #8
 800672c:	3e10      	subs	r6, #16
 800672e:	e7b7      	b.n	80066a0 <_svfprintf_r+0xb4c>
 8006730:	aa21      	add	r2, sp, #132	; 0x84
 8006732:	4649      	mov	r1, r9
 8006734:	4650      	mov	r0, sl
 8006736:	f001 fd6b 	bl	8008210 <__ssprint_r>
 800673a:	2800      	cmp	r0, #0
 800673c:	f040 8167 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006740:	ab2e      	add	r3, sp, #184	; 0xb8
 8006742:	e7f3      	b.n	800672c <_svfprintf_r+0xbd8>
 8006744:	9b07      	ldr	r3, [sp, #28]
 8006746:	42bb      	cmp	r3, r7
 8006748:	bfa8      	it	ge
 800674a:	463b      	movge	r3, r7
 800674c:	2b00      	cmp	r3, #0
 800674e:	461e      	mov	r6, r3
 8006750:	dd0b      	ble.n	800676a <_svfprintf_r+0xc16>
 8006752:	6063      	str	r3, [r4, #4]
 8006754:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006756:	f8c4 8000 	str.w	r8, [r4]
 800675a:	4433      	add	r3, r6
 800675c:	9323      	str	r3, [sp, #140]	; 0x8c
 800675e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006760:	3301      	adds	r3, #1
 8006762:	2b07      	cmp	r3, #7
 8006764:	9322      	str	r3, [sp, #136]	; 0x88
 8006766:	dc5f      	bgt.n	8006828 <_svfprintf_r+0xcd4>
 8006768:	3408      	adds	r4, #8
 800676a:	2e00      	cmp	r6, #0
 800676c:	bfb4      	ite	lt
 800676e:	463e      	movlt	r6, r7
 8006770:	1bbe      	subge	r6, r7, r6
 8006772:	2e00      	cmp	r6, #0
 8006774:	dd0f      	ble.n	8006796 <_svfprintf_r+0xc42>
 8006776:	f8df b148 	ldr.w	fp, [pc, #328]	; 80068c0 <_svfprintf_r+0xd6c>
 800677a:	2e10      	cmp	r6, #16
 800677c:	f8c4 b000 	str.w	fp, [r4]
 8006780:	dc5c      	bgt.n	800683c <_svfprintf_r+0xce8>
 8006782:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006784:	6066      	str	r6, [r4, #4]
 8006786:	441e      	add	r6, r3
 8006788:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800678a:	9623      	str	r6, [sp, #140]	; 0x8c
 800678c:	3301      	adds	r3, #1
 800678e:	2b07      	cmp	r3, #7
 8006790:	9322      	str	r3, [sp, #136]	; 0x88
 8006792:	dc6a      	bgt.n	800686a <_svfprintf_r+0xd16>
 8006794:	3408      	adds	r4, #8
 8006796:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006798:	9a07      	ldr	r2, [sp, #28]
 800679a:	4293      	cmp	r3, r2
 800679c:	db01      	blt.n	80067a2 <_svfprintf_r+0xc4e>
 800679e:	07e9      	lsls	r1, r5, #31
 80067a0:	d50d      	bpl.n	80067be <_svfprintf_r+0xc6a>
 80067a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80067a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067a6:	6023      	str	r3, [r4, #0]
 80067a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067aa:	6063      	str	r3, [r4, #4]
 80067ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80067ae:	4413      	add	r3, r2
 80067b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80067b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067b4:	3301      	adds	r3, #1
 80067b6:	2b07      	cmp	r3, #7
 80067b8:	9322      	str	r3, [sp, #136]	; 0x88
 80067ba:	dc60      	bgt.n	800687e <_svfprintf_r+0xd2a>
 80067bc:	3408      	adds	r4, #8
 80067be:	9b07      	ldr	r3, [sp, #28]
 80067c0:	9a07      	ldr	r2, [sp, #28]
 80067c2:	1bde      	subs	r6, r3, r7
 80067c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	429e      	cmp	r6, r3
 80067ca:	bfa8      	it	ge
 80067cc:	461e      	movge	r6, r3
 80067ce:	2e00      	cmp	r6, #0
 80067d0:	dd0b      	ble.n	80067ea <_svfprintf_r+0xc96>
 80067d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80067d4:	4447      	add	r7, r8
 80067d6:	4433      	add	r3, r6
 80067d8:	9323      	str	r3, [sp, #140]	; 0x8c
 80067da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067dc:	6027      	str	r7, [r4, #0]
 80067de:	3301      	adds	r3, #1
 80067e0:	2b07      	cmp	r3, #7
 80067e2:	6066      	str	r6, [r4, #4]
 80067e4:	9322      	str	r3, [sp, #136]	; 0x88
 80067e6:	dc54      	bgt.n	8006892 <_svfprintf_r+0xd3e>
 80067e8:	3408      	adds	r4, #8
 80067ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80067ec:	9a07      	ldr	r2, [sp, #28]
 80067ee:	2e00      	cmp	r6, #0
 80067f0:	eba2 0303 	sub.w	r3, r2, r3
 80067f4:	bfb4      	ite	lt
 80067f6:	461e      	movlt	r6, r3
 80067f8:	1b9e      	subge	r6, r3, r6
 80067fa:	2e00      	cmp	r6, #0
 80067fc:	f77f acd7 	ble.w	80061ae <_svfprintf_r+0x65a>
 8006800:	f04f 0810 	mov.w	r8, #16
 8006804:	4f2e      	ldr	r7, [pc, #184]	; (80068c0 <_svfprintf_r+0xd6c>)
 8006806:	2e10      	cmp	r6, #16
 8006808:	6027      	str	r7, [r4, #0]
 800680a:	f77f aee7 	ble.w	80065dc <_svfprintf_r+0xa88>
 800680e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006810:	f8c4 8004 	str.w	r8, [r4, #4]
 8006814:	3310      	adds	r3, #16
 8006816:	9323      	str	r3, [sp, #140]	; 0x8c
 8006818:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800681a:	3301      	adds	r3, #1
 800681c:	2b07      	cmp	r3, #7
 800681e:	9322      	str	r3, [sp, #136]	; 0x88
 8006820:	dc41      	bgt.n	80068a6 <_svfprintf_r+0xd52>
 8006822:	3408      	adds	r4, #8
 8006824:	3e10      	subs	r6, #16
 8006826:	e7ee      	b.n	8006806 <_svfprintf_r+0xcb2>
 8006828:	aa21      	add	r2, sp, #132	; 0x84
 800682a:	4649      	mov	r1, r9
 800682c:	4650      	mov	r0, sl
 800682e:	f001 fcef 	bl	8008210 <__ssprint_r>
 8006832:	2800      	cmp	r0, #0
 8006834:	f040 80eb 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006838:	ac2e      	add	r4, sp, #184	; 0xb8
 800683a:	e796      	b.n	800676a <_svfprintf_r+0xc16>
 800683c:	2310      	movs	r3, #16
 800683e:	6063      	str	r3, [r4, #4]
 8006840:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006842:	3310      	adds	r3, #16
 8006844:	9323      	str	r3, [sp, #140]	; 0x8c
 8006846:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006848:	3301      	adds	r3, #1
 800684a:	2b07      	cmp	r3, #7
 800684c:	9322      	str	r3, [sp, #136]	; 0x88
 800684e:	dc02      	bgt.n	8006856 <_svfprintf_r+0xd02>
 8006850:	3408      	adds	r4, #8
 8006852:	3e10      	subs	r6, #16
 8006854:	e791      	b.n	800677a <_svfprintf_r+0xc26>
 8006856:	aa21      	add	r2, sp, #132	; 0x84
 8006858:	4649      	mov	r1, r9
 800685a:	4650      	mov	r0, sl
 800685c:	f001 fcd8 	bl	8008210 <__ssprint_r>
 8006860:	2800      	cmp	r0, #0
 8006862:	f040 80d4 	bne.w	8006a0e <_svfprintf_r+0xeba>
 8006866:	ac2e      	add	r4, sp, #184	; 0xb8
 8006868:	e7f3      	b.n	8006852 <_svfprintf_r+0xcfe>
 800686a:	aa21      	add	r2, sp, #132	; 0x84
 800686c:	4649      	mov	r1, r9
 800686e:	4650      	mov	r0, sl
 8006870:	f001 fcce 	bl	8008210 <__ssprint_r>
 8006874:	2800      	cmp	r0, #0
 8006876:	f040 80ca 	bne.w	8006a0e <_svfprintf_r+0xeba>
 800687a:	ac2e      	add	r4, sp, #184	; 0xb8
 800687c:	e78b      	b.n	8006796 <_svfprintf_r+0xc42>
 800687e:	aa21      	add	r2, sp, #132	; 0x84
 8006880:	4649      	mov	r1, r9
 8006882:	4650      	mov	r0, sl
 8006884:	f001 fcc4 	bl	8008210 <__ssprint_r>
 8006888:	2800      	cmp	r0, #0
 800688a:	f040 80c0 	bne.w	8006a0e <_svfprintf_r+0xeba>
 800688e:	ac2e      	add	r4, sp, #184	; 0xb8
 8006890:	e795      	b.n	80067be <_svfprintf_r+0xc6a>
 8006892:	aa21      	add	r2, sp, #132	; 0x84
 8006894:	4649      	mov	r1, r9
 8006896:	4650      	mov	r0, sl
 8006898:	f001 fcba 	bl	8008210 <__ssprint_r>
 800689c:	2800      	cmp	r0, #0
 800689e:	f040 80b6 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80068a2:	ac2e      	add	r4, sp, #184	; 0xb8
 80068a4:	e7a1      	b.n	80067ea <_svfprintf_r+0xc96>
 80068a6:	aa21      	add	r2, sp, #132	; 0x84
 80068a8:	4649      	mov	r1, r9
 80068aa:	4650      	mov	r0, sl
 80068ac:	f001 fcb0 	bl	8008210 <__ssprint_r>
 80068b0:	2800      	cmp	r0, #0
 80068b2:	f040 80ac 	bne.w	8006a0e <_svfprintf_r+0xeba>
 80068b6:	ac2e      	add	r4, sp, #184	; 0xb8
 80068b8:	e7b4      	b.n	8006824 <_svfprintf_r+0xcd0>
 80068ba:	bf00      	nop
 80068bc:	0800cef0 	.word	0x0800cef0
 80068c0:	0800cf02 	.word	0x0800cf02
 80068c4:	9b07      	ldr	r3, [sp, #28]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	dc01      	bgt.n	80068ce <_svfprintf_r+0xd7a>
 80068ca:	07ea      	lsls	r2, r5, #31
 80068cc:	d576      	bpl.n	80069bc <_svfprintf_r+0xe68>
 80068ce:	2301      	movs	r3, #1
 80068d0:	6063      	str	r3, [r4, #4]
 80068d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068d4:	f8c4 8000 	str.w	r8, [r4]
 80068d8:	3301      	adds	r3, #1
 80068da:	9323      	str	r3, [sp, #140]	; 0x8c
 80068dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068de:	3301      	adds	r3, #1
 80068e0:	2b07      	cmp	r3, #7
 80068e2:	9322      	str	r3, [sp, #136]	; 0x88
 80068e4:	dc36      	bgt.n	8006954 <_svfprintf_r+0xe00>
 80068e6:	3408      	adds	r4, #8
 80068e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f0:	6063      	str	r3, [r4, #4]
 80068f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068f4:	4413      	add	r3, r2
 80068f6:	9323      	str	r3, [sp, #140]	; 0x8c
 80068f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068fa:	3301      	adds	r3, #1
 80068fc:	2b07      	cmp	r3, #7
 80068fe:	9322      	str	r3, [sp, #136]	; 0x88
 8006900:	dc31      	bgt.n	8006966 <_svfprintf_r+0xe12>
 8006902:	3408      	adds	r4, #8
 8006904:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006906:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006908:	980d      	ldr	r0, [sp, #52]	; 0x34
 800690a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800690c:	f7fa f848 	bl	80009a0 <__aeabi_dcmpeq>
 8006910:	9b07      	ldr	r3, [sp, #28]
 8006912:	1e5e      	subs	r6, r3, #1
 8006914:	2800      	cmp	r0, #0
 8006916:	d12f      	bne.n	8006978 <_svfprintf_r+0xe24>
 8006918:	f108 0301 	add.w	r3, r8, #1
 800691c:	e884 0048 	stmia.w	r4, {r3, r6}
 8006920:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006922:	9a07      	ldr	r2, [sp, #28]
 8006924:	3b01      	subs	r3, #1
 8006926:	4413      	add	r3, r2
 8006928:	9323      	str	r3, [sp, #140]	; 0x8c
 800692a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800692c:	3301      	adds	r3, #1
 800692e:	2b07      	cmp	r3, #7
 8006930:	9322      	str	r3, [sp, #136]	; 0x88
 8006932:	dd4a      	ble.n	80069ca <_svfprintf_r+0xe76>
 8006934:	aa21      	add	r2, sp, #132	; 0x84
 8006936:	4649      	mov	r1, r9
 8006938:	4650      	mov	r0, sl
 800693a:	f001 fc69 	bl	8008210 <__ssprint_r>
 800693e:	2800      	cmp	r0, #0
 8006940:	d165      	bne.n	8006a0e <_svfprintf_r+0xeba>
 8006942:	ac2e      	add	r4, sp, #184	; 0xb8
 8006944:	ab1d      	add	r3, sp, #116	; 0x74
 8006946:	6023      	str	r3, [r4, #0]
 8006948:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800694a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800694c:	6063      	str	r3, [r4, #4]
 800694e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006950:	4413      	add	r3, r2
 8006952:	e41c      	b.n	800618e <_svfprintf_r+0x63a>
 8006954:	aa21      	add	r2, sp, #132	; 0x84
 8006956:	4649      	mov	r1, r9
 8006958:	4650      	mov	r0, sl
 800695a:	f001 fc59 	bl	8008210 <__ssprint_r>
 800695e:	2800      	cmp	r0, #0
 8006960:	d155      	bne.n	8006a0e <_svfprintf_r+0xeba>
 8006962:	ac2e      	add	r4, sp, #184	; 0xb8
 8006964:	e7c0      	b.n	80068e8 <_svfprintf_r+0xd94>
 8006966:	aa21      	add	r2, sp, #132	; 0x84
 8006968:	4649      	mov	r1, r9
 800696a:	4650      	mov	r0, sl
 800696c:	f001 fc50 	bl	8008210 <__ssprint_r>
 8006970:	2800      	cmp	r0, #0
 8006972:	d14c      	bne.n	8006a0e <_svfprintf_r+0xeba>
 8006974:	ac2e      	add	r4, sp, #184	; 0xb8
 8006976:	e7c5      	b.n	8006904 <_svfprintf_r+0xdb0>
 8006978:	2e00      	cmp	r6, #0
 800697a:	dde3      	ble.n	8006944 <_svfprintf_r+0xdf0>
 800697c:	f04f 0810 	mov.w	r8, #16
 8006980:	4f58      	ldr	r7, [pc, #352]	; (8006ae4 <_svfprintf_r+0xf90>)
 8006982:	2e10      	cmp	r6, #16
 8006984:	6027      	str	r7, [r4, #0]
 8006986:	dc04      	bgt.n	8006992 <_svfprintf_r+0xe3e>
 8006988:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800698a:	6066      	str	r6, [r4, #4]
 800698c:	441e      	add	r6, r3
 800698e:	9623      	str	r6, [sp, #140]	; 0x8c
 8006990:	e7cb      	b.n	800692a <_svfprintf_r+0xdd6>
 8006992:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006994:	f8c4 8004 	str.w	r8, [r4, #4]
 8006998:	3310      	adds	r3, #16
 800699a:	9323      	str	r3, [sp, #140]	; 0x8c
 800699c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800699e:	3301      	adds	r3, #1
 80069a0:	2b07      	cmp	r3, #7
 80069a2:	9322      	str	r3, [sp, #136]	; 0x88
 80069a4:	dc02      	bgt.n	80069ac <_svfprintf_r+0xe58>
 80069a6:	3408      	adds	r4, #8
 80069a8:	3e10      	subs	r6, #16
 80069aa:	e7ea      	b.n	8006982 <_svfprintf_r+0xe2e>
 80069ac:	aa21      	add	r2, sp, #132	; 0x84
 80069ae:	4649      	mov	r1, r9
 80069b0:	4650      	mov	r0, sl
 80069b2:	f001 fc2d 	bl	8008210 <__ssprint_r>
 80069b6:	bb50      	cbnz	r0, 8006a0e <_svfprintf_r+0xeba>
 80069b8:	ac2e      	add	r4, sp, #184	; 0xb8
 80069ba:	e7f5      	b.n	80069a8 <_svfprintf_r+0xe54>
 80069bc:	2301      	movs	r3, #1
 80069be:	6063      	str	r3, [r4, #4]
 80069c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80069c2:	f8c4 8000 	str.w	r8, [r4]
 80069c6:	3301      	adds	r3, #1
 80069c8:	e7ae      	b.n	8006928 <_svfprintf_r+0xdd4>
 80069ca:	3408      	adds	r4, #8
 80069cc:	e7ba      	b.n	8006944 <_svfprintf_r+0xdf0>
 80069ce:	3408      	adds	r4, #8
 80069d0:	f7ff bbed 	b.w	80061ae <_svfprintf_r+0x65a>
 80069d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80069d8:	1a9d      	subs	r5, r3, r2
 80069da:	2d00      	cmp	r5, #0
 80069dc:	f77f abea 	ble.w	80061b4 <_svfprintf_r+0x660>
 80069e0:	2610      	movs	r6, #16
 80069e2:	4b41      	ldr	r3, [pc, #260]	; (8006ae8 <_svfprintf_r+0xf94>)
 80069e4:	2d10      	cmp	r5, #16
 80069e6:	6023      	str	r3, [r4, #0]
 80069e8:	dc1b      	bgt.n	8006a22 <_svfprintf_r+0xece>
 80069ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80069ec:	6065      	str	r5, [r4, #4]
 80069ee:	441d      	add	r5, r3
 80069f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069f2:	9523      	str	r5, [sp, #140]	; 0x8c
 80069f4:	3301      	adds	r3, #1
 80069f6:	2b07      	cmp	r3, #7
 80069f8:	9322      	str	r3, [sp, #136]	; 0x88
 80069fa:	f77f abdb 	ble.w	80061b4 <_svfprintf_r+0x660>
 80069fe:	aa21      	add	r2, sp, #132	; 0x84
 8006a00:	4649      	mov	r1, r9
 8006a02:	4650      	mov	r0, sl
 8006a04:	f001 fc04 	bl	8008210 <__ssprint_r>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	f43f abd3 	beq.w	80061b4 <_svfprintf_r+0x660>
 8006a0e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006a12:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006a16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a18:	bf18      	it	ne
 8006a1a:	f04f 33ff 	movne.w	r3, #4294967295
 8006a1e:	f7ff b8bd 	b.w	8005b9c <_svfprintf_r+0x48>
 8006a22:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006a24:	6066      	str	r6, [r4, #4]
 8006a26:	3310      	adds	r3, #16
 8006a28:	9323      	str	r3, [sp, #140]	; 0x8c
 8006a2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a2c:	3301      	adds	r3, #1
 8006a2e:	2b07      	cmp	r3, #7
 8006a30:	9322      	str	r3, [sp, #136]	; 0x88
 8006a32:	dc02      	bgt.n	8006a3a <_svfprintf_r+0xee6>
 8006a34:	3408      	adds	r4, #8
 8006a36:	3d10      	subs	r5, #16
 8006a38:	e7d3      	b.n	80069e2 <_svfprintf_r+0xe8e>
 8006a3a:	aa21      	add	r2, sp, #132	; 0x84
 8006a3c:	4649      	mov	r1, r9
 8006a3e:	4650      	mov	r0, sl
 8006a40:	f001 fbe6 	bl	8008210 <__ssprint_r>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	d1e2      	bne.n	8006a0e <_svfprintf_r+0xeba>
 8006a48:	ac2e      	add	r4, sp, #184	; 0xb8
 8006a4a:	e7f4      	b.n	8006a36 <_svfprintf_r+0xee2>
 8006a4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d0dd      	beq.n	8006a0e <_svfprintf_r+0xeba>
 8006a52:	aa21      	add	r2, sp, #132	; 0x84
 8006a54:	4649      	mov	r1, r9
 8006a56:	4650      	mov	r0, sl
 8006a58:	f001 fbda 	bl	8008210 <__ssprint_r>
 8006a5c:	e7d7      	b.n	8006a0e <_svfprintf_r+0xeba>
 8006a5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a62:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006a64:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006a66:	f7f9 ffcd 	bl	8000a04 <__aeabi_dcmpun>
 8006a6a:	2800      	cmp	r0, #0
 8006a6c:	f43f aa3d 	beq.w	8005eea <_svfprintf_r+0x396>
 8006a70:	4b1e      	ldr	r3, [pc, #120]	; (8006aec <_svfprintf_r+0xf98>)
 8006a72:	4a1f      	ldr	r2, [pc, #124]	; (8006af0 <_svfprintf_r+0xf9c>)
 8006a74:	f7ff ba2d 	b.w	8005ed2 <_svfprintf_r+0x37e>
 8006a78:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006a7a:	eba3 0308 	sub.w	r3, r3, r8
 8006a7e:	9307      	str	r3, [sp, #28]
 8006a80:	f7ff baaf 	b.w	8005fe2 <_svfprintf_r+0x48e>
 8006a84:	ea56 0207 	orrs.w	r2, r6, r7
 8006a88:	950f      	str	r5, [sp, #60]	; 0x3c
 8006a8a:	f43f ac2b 	beq.w	80062e4 <_svfprintf_r+0x790>
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	f43f ac9d 	beq.w	80063ce <_svfprintf_r+0x87a>
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	f43f acbd 	beq.w	8006414 <_svfprintf_r+0x8c0>
 8006a9a:	ab2e      	add	r3, sp, #184	; 0xb8
 8006a9c:	08f1      	lsrs	r1, r6, #3
 8006a9e:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8006aa2:	08f8      	lsrs	r0, r7, #3
 8006aa4:	f006 0207 	and.w	r2, r6, #7
 8006aa8:	4607      	mov	r7, r0
 8006aaa:	460e      	mov	r6, r1
 8006aac:	3230      	adds	r2, #48	; 0x30
 8006aae:	ea56 0107 	orrs.w	r1, r6, r7
 8006ab2:	f103 38ff 	add.w	r8, r3, #4294967295
 8006ab6:	f803 2c01 	strb.w	r2, [r3, #-1]
 8006aba:	f47f ac86 	bne.w	80063ca <_svfprintf_r+0x876>
 8006abe:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006ac0:	07c9      	lsls	r1, r1, #31
 8006ac2:	d506      	bpl.n	8006ad2 <_svfprintf_r+0xf7e>
 8006ac4:	2a30      	cmp	r2, #48	; 0x30
 8006ac6:	d004      	beq.n	8006ad2 <_svfprintf_r+0xf7e>
 8006ac8:	2230      	movs	r2, #48	; 0x30
 8006aca:	f808 2c01 	strb.w	r2, [r8, #-1]
 8006ace:	f1a3 0802 	sub.w	r8, r3, #2
 8006ad2:	ab2e      	add	r3, sp, #184	; 0xb8
 8006ad4:	465e      	mov	r6, fp
 8006ad6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ad8:	eba3 0b08 	sub.w	fp, r3, r8
 8006adc:	2700      	movs	r7, #0
 8006ade:	f7ff bace 	b.w	800607e <_svfprintf_r+0x52a>
 8006ae2:	bf00      	nop
 8006ae4:	0800cf02 	.word	0x0800cf02
 8006ae8:	0800cef2 	.word	0x0800cef2
 8006aec:	0800cec6 	.word	0x0800cec6
 8006af0:	0800ceca 	.word	0x0800ceca

08006af4 <__ascii_wctomb>:
 8006af4:	b149      	cbz	r1, 8006b0a <__ascii_wctomb+0x16>
 8006af6:	2aff      	cmp	r2, #255	; 0xff
 8006af8:	bf8b      	itete	hi
 8006afa:	238a      	movhi	r3, #138	; 0x8a
 8006afc:	700a      	strbls	r2, [r1, #0]
 8006afe:	6003      	strhi	r3, [r0, #0]
 8006b00:	2001      	movls	r0, #1
 8006b02:	bf88      	it	hi
 8006b04:	f04f 30ff 	movhi.w	r0, #4294967295
 8006b08:	4770      	bx	lr
 8006b0a:	4608      	mov	r0, r1
 8006b0c:	4770      	bx	lr

08006b0e <quorem>:
 8006b0e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b12:	6903      	ldr	r3, [r0, #16]
 8006b14:	690c      	ldr	r4, [r1, #16]
 8006b16:	4680      	mov	r8, r0
 8006b18:	429c      	cmp	r4, r3
 8006b1a:	f300 8082 	bgt.w	8006c22 <quorem+0x114>
 8006b1e:	3c01      	subs	r4, #1
 8006b20:	f101 0714 	add.w	r7, r1, #20
 8006b24:	f100 0614 	add.w	r6, r0, #20
 8006b28:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006b2c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006b30:	3501      	adds	r5, #1
 8006b32:	fbb0 f5f5 	udiv	r5, r0, r5
 8006b36:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006b3a:	eb06 030e 	add.w	r3, r6, lr
 8006b3e:	eb07 090e 	add.w	r9, r7, lr
 8006b42:	9301      	str	r3, [sp, #4]
 8006b44:	b38d      	cbz	r5, 8006baa <quorem+0x9c>
 8006b46:	f04f 0a00 	mov.w	sl, #0
 8006b4a:	4638      	mov	r0, r7
 8006b4c:	46b4      	mov	ip, r6
 8006b4e:	46d3      	mov	fp, sl
 8006b50:	f850 2b04 	ldr.w	r2, [r0], #4
 8006b54:	b293      	uxth	r3, r2
 8006b56:	fb05 a303 	mla	r3, r5, r3, sl
 8006b5a:	0c12      	lsrs	r2, r2, #16
 8006b5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b60:	fb05 a202 	mla	r2, r5, r2, sl
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	ebab 0303 	sub.w	r3, fp, r3
 8006b6a:	f8bc b000 	ldrh.w	fp, [ip]
 8006b6e:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006b72:	445b      	add	r3, fp
 8006b74:	fa1f fb82 	uxth.w	fp, r2
 8006b78:	f8dc 2000 	ldr.w	r2, [ip]
 8006b7c:	4581      	cmp	r9, r0
 8006b7e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006b82:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b8c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006b90:	f84c 3b04 	str.w	r3, [ip], #4
 8006b94:	d2dc      	bcs.n	8006b50 <quorem+0x42>
 8006b96:	f856 300e 	ldr.w	r3, [r6, lr]
 8006b9a:	b933      	cbnz	r3, 8006baa <quorem+0x9c>
 8006b9c:	9b01      	ldr	r3, [sp, #4]
 8006b9e:	3b04      	subs	r3, #4
 8006ba0:	429e      	cmp	r6, r3
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	d331      	bcc.n	8006c0a <quorem+0xfc>
 8006ba6:	f8c8 4010 	str.w	r4, [r8, #16]
 8006baa:	4640      	mov	r0, r8
 8006bac:	f001 fa57 	bl	800805e <__mcmp>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	db26      	blt.n	8006c02 <quorem+0xf4>
 8006bb4:	4630      	mov	r0, r6
 8006bb6:	f04f 0e00 	mov.w	lr, #0
 8006bba:	3501      	adds	r5, #1
 8006bbc:	f857 1b04 	ldr.w	r1, [r7], #4
 8006bc0:	f8d0 c000 	ldr.w	ip, [r0]
 8006bc4:	b28b      	uxth	r3, r1
 8006bc6:	ebae 0303 	sub.w	r3, lr, r3
 8006bca:	fa1f f28c 	uxth.w	r2, ip
 8006bce:	4413      	add	r3, r2
 8006bd0:	0c0a      	lsrs	r2, r1, #16
 8006bd2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006bd6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006be0:	45b9      	cmp	r9, r7
 8006be2:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006be6:	f840 3b04 	str.w	r3, [r0], #4
 8006bea:	d2e7      	bcs.n	8006bbc <quorem+0xae>
 8006bec:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006bf0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006bf4:	b92a      	cbnz	r2, 8006c02 <quorem+0xf4>
 8006bf6:	3b04      	subs	r3, #4
 8006bf8:	429e      	cmp	r6, r3
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	d30b      	bcc.n	8006c16 <quorem+0x108>
 8006bfe:	f8c8 4010 	str.w	r4, [r8, #16]
 8006c02:	4628      	mov	r0, r5
 8006c04:	b003      	add	sp, #12
 8006c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c0a:	6812      	ldr	r2, [r2, #0]
 8006c0c:	3b04      	subs	r3, #4
 8006c0e:	2a00      	cmp	r2, #0
 8006c10:	d1c9      	bne.n	8006ba6 <quorem+0x98>
 8006c12:	3c01      	subs	r4, #1
 8006c14:	e7c4      	b.n	8006ba0 <quorem+0x92>
 8006c16:	6812      	ldr	r2, [r2, #0]
 8006c18:	3b04      	subs	r3, #4
 8006c1a:	2a00      	cmp	r2, #0
 8006c1c:	d1ef      	bne.n	8006bfe <quorem+0xf0>
 8006c1e:	3c01      	subs	r4, #1
 8006c20:	e7ea      	b.n	8006bf8 <quorem+0xea>
 8006c22:	2000      	movs	r0, #0
 8006c24:	e7ee      	b.n	8006c04 <quorem+0xf6>
	...

08006c28 <_dtoa_r>:
 8006c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006c2e:	b095      	sub	sp, #84	; 0x54
 8006c30:	4604      	mov	r4, r0
 8006c32:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8006c34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c38:	b93e      	cbnz	r6, 8006c4a <_dtoa_r+0x22>
 8006c3a:	2010      	movs	r0, #16
 8006c3c:	f000 fdd8 	bl	80077f0 <malloc>
 8006c40:	6260      	str	r0, [r4, #36]	; 0x24
 8006c42:	6046      	str	r6, [r0, #4]
 8006c44:	6086      	str	r6, [r0, #8]
 8006c46:	6006      	str	r6, [r0, #0]
 8006c48:	60c6      	str	r6, [r0, #12]
 8006c4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c4c:	6819      	ldr	r1, [r3, #0]
 8006c4e:	b151      	cbz	r1, 8006c66 <_dtoa_r+0x3e>
 8006c50:	685a      	ldr	r2, [r3, #4]
 8006c52:	2301      	movs	r3, #1
 8006c54:	4093      	lsls	r3, r2
 8006c56:	604a      	str	r2, [r1, #4]
 8006c58:	608b      	str	r3, [r1, #8]
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f001 f82a 	bl	8007cb4 <_Bfree>
 8006c60:	2200      	movs	r2, #0
 8006c62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c64:	601a      	str	r2, [r3, #0]
 8006c66:	9b03      	ldr	r3, [sp, #12]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	bfb7      	itett	lt
 8006c6c:	2301      	movlt	r3, #1
 8006c6e:	2300      	movge	r3, #0
 8006c70:	602b      	strlt	r3, [r5, #0]
 8006c72:	9b03      	ldrlt	r3, [sp, #12]
 8006c74:	bfae      	itee	ge
 8006c76:	602b      	strge	r3, [r5, #0]
 8006c78:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c7c:	9303      	strlt	r3, [sp, #12]
 8006c7e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006c82:	4bab      	ldr	r3, [pc, #684]	; (8006f30 <_dtoa_r+0x308>)
 8006c84:	ea33 0309 	bics.w	r3, r3, r9
 8006c88:	d11b      	bne.n	8006cc2 <_dtoa_r+0x9a>
 8006c8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c8e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006c90:	6013      	str	r3, [r2, #0]
 8006c92:	9b02      	ldr	r3, [sp, #8]
 8006c94:	b923      	cbnz	r3, 8006ca0 <_dtoa_r+0x78>
 8006c96:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8006c9a:	2800      	cmp	r0, #0
 8006c9c:	f000 8583 	beq.w	80077a6 <_dtoa_r+0xb7e>
 8006ca0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ca2:	b953      	cbnz	r3, 8006cba <_dtoa_r+0x92>
 8006ca4:	4ba3      	ldr	r3, [pc, #652]	; (8006f34 <_dtoa_r+0x30c>)
 8006ca6:	e021      	b.n	8006cec <_dtoa_r+0xc4>
 8006ca8:	4ba3      	ldr	r3, [pc, #652]	; (8006f38 <_dtoa_r+0x310>)
 8006caa:	9306      	str	r3, [sp, #24]
 8006cac:	3308      	adds	r3, #8
 8006cae:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006cb0:	6013      	str	r3, [r2, #0]
 8006cb2:	9806      	ldr	r0, [sp, #24]
 8006cb4:	b015      	add	sp, #84	; 0x54
 8006cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cba:	4b9e      	ldr	r3, [pc, #632]	; (8006f34 <_dtoa_r+0x30c>)
 8006cbc:	9306      	str	r3, [sp, #24]
 8006cbe:	3303      	adds	r3, #3
 8006cc0:	e7f5      	b.n	8006cae <_dtoa_r+0x86>
 8006cc2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	2300      	movs	r3, #0
 8006cca:	4630      	mov	r0, r6
 8006ccc:	4639      	mov	r1, r7
 8006cce:	f7f9 fe67 	bl	80009a0 <__aeabi_dcmpeq>
 8006cd2:	4680      	mov	r8, r0
 8006cd4:	b160      	cbz	r0, 8006cf0 <_dtoa_r+0xc8>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006cda:	6013      	str	r3, [r2, #0]
 8006cdc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	f000 855e 	beq.w	80077a0 <_dtoa_r+0xb78>
 8006ce4:	4b95      	ldr	r3, [pc, #596]	; (8006f3c <_dtoa_r+0x314>)
 8006ce6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	3b01      	subs	r3, #1
 8006cec:	9306      	str	r3, [sp, #24]
 8006cee:	e7e0      	b.n	8006cb2 <_dtoa_r+0x8a>
 8006cf0:	ab12      	add	r3, sp, #72	; 0x48
 8006cf2:	9301      	str	r3, [sp, #4]
 8006cf4:	ab13      	add	r3, sp, #76	; 0x4c
 8006cf6:	9300      	str	r3, [sp, #0]
 8006cf8:	4632      	mov	r2, r6
 8006cfa:	463b      	mov	r3, r7
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	f001 fa27 	bl	8008150 <__d2b>
 8006d02:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d06:	4682      	mov	sl, r0
 8006d08:	2d00      	cmp	r5, #0
 8006d0a:	d07d      	beq.n	8006e08 <_dtoa_r+0x1e0>
 8006d0c:	4630      	mov	r0, r6
 8006d0e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d12:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006d16:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006d1a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006d1e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006d22:	2200      	movs	r2, #0
 8006d24:	4b86      	ldr	r3, [pc, #536]	; (8006f40 <_dtoa_r+0x318>)
 8006d26:	f7f9 fa1f 	bl	8000168 <__aeabi_dsub>
 8006d2a:	a37b      	add	r3, pc, #492	; (adr r3, 8006f18 <_dtoa_r+0x2f0>)
 8006d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d30:	f7f9 fbce 	bl	80004d0 <__aeabi_dmul>
 8006d34:	a37a      	add	r3, pc, #488	; (adr r3, 8006f20 <_dtoa_r+0x2f8>)
 8006d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3a:	f7f9 fa17 	bl	800016c <__adddf3>
 8006d3e:	4606      	mov	r6, r0
 8006d40:	4628      	mov	r0, r5
 8006d42:	460f      	mov	r7, r1
 8006d44:	f7f9 fb5e 	bl	8000404 <__aeabi_i2d>
 8006d48:	a377      	add	r3, pc, #476	; (adr r3, 8006f28 <_dtoa_r+0x300>)
 8006d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4e:	f7f9 fbbf 	bl	80004d0 <__aeabi_dmul>
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	4630      	mov	r0, r6
 8006d58:	4639      	mov	r1, r7
 8006d5a:	f7f9 fa07 	bl	800016c <__adddf3>
 8006d5e:	4606      	mov	r6, r0
 8006d60:	460f      	mov	r7, r1
 8006d62:	f7f9 fe65 	bl	8000a30 <__aeabi_d2iz>
 8006d66:	2200      	movs	r2, #0
 8006d68:	4683      	mov	fp, r0
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	4639      	mov	r1, r7
 8006d70:	f7f9 fe20 	bl	80009b4 <__aeabi_dcmplt>
 8006d74:	b158      	cbz	r0, 8006d8e <_dtoa_r+0x166>
 8006d76:	4658      	mov	r0, fp
 8006d78:	f7f9 fb44 	bl	8000404 <__aeabi_i2d>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4630      	mov	r0, r6
 8006d82:	4639      	mov	r1, r7
 8006d84:	f7f9 fe0c 	bl	80009a0 <__aeabi_dcmpeq>
 8006d88:	b908      	cbnz	r0, 8006d8e <_dtoa_r+0x166>
 8006d8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d8e:	f1bb 0f16 	cmp.w	fp, #22
 8006d92:	d858      	bhi.n	8006e46 <_dtoa_r+0x21e>
 8006d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d98:	496a      	ldr	r1, [pc, #424]	; (8006f44 <_dtoa_r+0x31c>)
 8006d9a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006d9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006da2:	f7f9 fe25 	bl	80009f0 <__aeabi_dcmpgt>
 8006da6:	2800      	cmp	r0, #0
 8006da8:	d04f      	beq.n	8006e4a <_dtoa_r+0x222>
 8006daa:	2300      	movs	r3, #0
 8006dac:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006db0:	930d      	str	r3, [sp, #52]	; 0x34
 8006db2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006db4:	1b5d      	subs	r5, r3, r5
 8006db6:	1e6b      	subs	r3, r5, #1
 8006db8:	9307      	str	r3, [sp, #28]
 8006dba:	bf43      	ittte	mi
 8006dbc:	2300      	movmi	r3, #0
 8006dbe:	f1c5 0801 	rsbmi	r8, r5, #1
 8006dc2:	9307      	strmi	r3, [sp, #28]
 8006dc4:	f04f 0800 	movpl.w	r8, #0
 8006dc8:	f1bb 0f00 	cmp.w	fp, #0
 8006dcc:	db3f      	blt.n	8006e4e <_dtoa_r+0x226>
 8006dce:	9b07      	ldr	r3, [sp, #28]
 8006dd0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006dd4:	445b      	add	r3, fp
 8006dd6:	9307      	str	r3, [sp, #28]
 8006dd8:	2300      	movs	r3, #0
 8006dda:	9308      	str	r3, [sp, #32]
 8006ddc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006dde:	2b09      	cmp	r3, #9
 8006de0:	f200 80b4 	bhi.w	8006f4c <_dtoa_r+0x324>
 8006de4:	2b05      	cmp	r3, #5
 8006de6:	bfc4      	itt	gt
 8006de8:	3b04      	subgt	r3, #4
 8006dea:	931e      	strgt	r3, [sp, #120]	; 0x78
 8006dec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006dee:	bfc8      	it	gt
 8006df0:	2600      	movgt	r6, #0
 8006df2:	f1a3 0302 	sub.w	r3, r3, #2
 8006df6:	bfd8      	it	le
 8006df8:	2601      	movle	r6, #1
 8006dfa:	2b03      	cmp	r3, #3
 8006dfc:	f200 80b2 	bhi.w	8006f64 <_dtoa_r+0x33c>
 8006e00:	e8df f003 	tbb	[pc, r3]
 8006e04:	782d8684 	.word	0x782d8684
 8006e08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e0a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8006e0c:	441d      	add	r5, r3
 8006e0e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	dd11      	ble.n	8006e3a <_dtoa_r+0x212>
 8006e16:	9a02      	ldr	r2, [sp, #8]
 8006e18:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006e1c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006e20:	fa22 f000 	lsr.w	r0, r2, r0
 8006e24:	fa09 f303 	lsl.w	r3, r9, r3
 8006e28:	4318      	orrs	r0, r3
 8006e2a:	f7f9 fadb 	bl	80003e4 <__aeabi_ui2d>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006e34:	3d01      	subs	r5, #1
 8006e36:	9310      	str	r3, [sp, #64]	; 0x40
 8006e38:	e773      	b.n	8006d22 <_dtoa_r+0xfa>
 8006e3a:	f1c3 0020 	rsb	r0, r3, #32
 8006e3e:	9b02      	ldr	r3, [sp, #8]
 8006e40:	fa03 f000 	lsl.w	r0, r3, r0
 8006e44:	e7f1      	b.n	8006e2a <_dtoa_r+0x202>
 8006e46:	2301      	movs	r3, #1
 8006e48:	e7b2      	b.n	8006db0 <_dtoa_r+0x188>
 8006e4a:	900d      	str	r0, [sp, #52]	; 0x34
 8006e4c:	e7b1      	b.n	8006db2 <_dtoa_r+0x18a>
 8006e4e:	f1cb 0300 	rsb	r3, fp, #0
 8006e52:	9308      	str	r3, [sp, #32]
 8006e54:	2300      	movs	r3, #0
 8006e56:	eba8 080b 	sub.w	r8, r8, fp
 8006e5a:	930c      	str	r3, [sp, #48]	; 0x30
 8006e5c:	e7be      	b.n	8006ddc <_dtoa_r+0x1b4>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	9309      	str	r3, [sp, #36]	; 0x24
 8006e62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f340 8080 	ble.w	8006f6a <_dtoa_r+0x342>
 8006e6a:	4699      	mov	r9, r3
 8006e6c:	9304      	str	r3, [sp, #16]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	2104      	movs	r1, #4
 8006e72:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006e74:	606a      	str	r2, [r5, #4]
 8006e76:	f101 0214 	add.w	r2, r1, #20
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d97a      	bls.n	8006f74 <_dtoa_r+0x34c>
 8006e7e:	6869      	ldr	r1, [r5, #4]
 8006e80:	4620      	mov	r0, r4
 8006e82:	f000 fee3 	bl	8007c4c <_Balloc>
 8006e86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e88:	6028      	str	r0, [r5, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f1b9 0f0e 	cmp.w	r9, #14
 8006e90:	9306      	str	r3, [sp, #24]
 8006e92:	f200 80f0 	bhi.w	8007076 <_dtoa_r+0x44e>
 8006e96:	2e00      	cmp	r6, #0
 8006e98:	f000 80ed 	beq.w	8007076 <_dtoa_r+0x44e>
 8006e9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ea0:	f1bb 0f00 	cmp.w	fp, #0
 8006ea4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006ea8:	dd79      	ble.n	8006f9e <_dtoa_r+0x376>
 8006eaa:	4a26      	ldr	r2, [pc, #152]	; (8006f44 <_dtoa_r+0x31c>)
 8006eac:	f00b 030f 	and.w	r3, fp, #15
 8006eb0:	ea4f 162b 	mov.w	r6, fp, asr #4
 8006eb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006eb8:	06f0      	lsls	r0, r6, #27
 8006eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006ec2:	d55c      	bpl.n	8006f7e <_dtoa_r+0x356>
 8006ec4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006ec8:	4b1f      	ldr	r3, [pc, #124]	; (8006f48 <_dtoa_r+0x320>)
 8006eca:	2503      	movs	r5, #3
 8006ecc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ed0:	f7f9 fc28 	bl	8000724 <__aeabi_ddiv>
 8006ed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ed8:	f006 060f 	and.w	r6, r6, #15
 8006edc:	4f1a      	ldr	r7, [pc, #104]	; (8006f48 <_dtoa_r+0x320>)
 8006ede:	2e00      	cmp	r6, #0
 8006ee0:	d14f      	bne.n	8006f82 <_dtoa_r+0x35a>
 8006ee2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ee6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006eea:	f7f9 fc1b 	bl	8000724 <__aeabi_ddiv>
 8006eee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ef2:	e06e      	b.n	8006fd2 <_dtoa_r+0x3aa>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ef8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006efa:	445b      	add	r3, fp
 8006efc:	f103 0901 	add.w	r9, r3, #1
 8006f00:	9304      	str	r3, [sp, #16]
 8006f02:	464b      	mov	r3, r9
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	bfb8      	it	lt
 8006f08:	2301      	movlt	r3, #1
 8006f0a:	e7b0      	b.n	8006e6e <_dtoa_r+0x246>
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	e7a7      	b.n	8006e60 <_dtoa_r+0x238>
 8006f10:	2300      	movs	r3, #0
 8006f12:	e7f0      	b.n	8006ef6 <_dtoa_r+0x2ce>
 8006f14:	f3af 8000 	nop.w
 8006f18:	636f4361 	.word	0x636f4361
 8006f1c:	3fd287a7 	.word	0x3fd287a7
 8006f20:	8b60c8b3 	.word	0x8b60c8b3
 8006f24:	3fc68a28 	.word	0x3fc68a28
 8006f28:	509f79fb 	.word	0x509f79fb
 8006f2c:	3fd34413 	.word	0x3fd34413
 8006f30:	7ff00000 	.word	0x7ff00000
 8006f34:	0800d01c 	.word	0x0800d01c
 8006f38:	0800d013 	.word	0x0800d013
 8006f3c:	0800cef1 	.word	0x0800cef1
 8006f40:	3ff80000 	.word	0x3ff80000
 8006f44:	0800d0a8 	.word	0x0800d0a8
 8006f48:	0800d080 	.word	0x0800d080
 8006f4c:	2601      	movs	r6, #1
 8006f4e:	2300      	movs	r3, #0
 8006f50:	9609      	str	r6, [sp, #36]	; 0x24
 8006f52:	931e      	str	r3, [sp, #120]	; 0x78
 8006f54:	f04f 33ff 	mov.w	r3, #4294967295
 8006f58:	2200      	movs	r2, #0
 8006f5a:	9304      	str	r3, [sp, #16]
 8006f5c:	4699      	mov	r9, r3
 8006f5e:	2312      	movs	r3, #18
 8006f60:	921f      	str	r2, [sp, #124]	; 0x7c
 8006f62:	e784      	b.n	8006e6e <_dtoa_r+0x246>
 8006f64:	2301      	movs	r3, #1
 8006f66:	9309      	str	r3, [sp, #36]	; 0x24
 8006f68:	e7f4      	b.n	8006f54 <_dtoa_r+0x32c>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	9304      	str	r3, [sp, #16]
 8006f6e:	4699      	mov	r9, r3
 8006f70:	461a      	mov	r2, r3
 8006f72:	e7f5      	b.n	8006f60 <_dtoa_r+0x338>
 8006f74:	686a      	ldr	r2, [r5, #4]
 8006f76:	0049      	lsls	r1, r1, #1
 8006f78:	3201      	adds	r2, #1
 8006f7a:	606a      	str	r2, [r5, #4]
 8006f7c:	e77b      	b.n	8006e76 <_dtoa_r+0x24e>
 8006f7e:	2502      	movs	r5, #2
 8006f80:	e7ac      	b.n	8006edc <_dtoa_r+0x2b4>
 8006f82:	07f1      	lsls	r1, r6, #31
 8006f84:	d508      	bpl.n	8006f98 <_dtoa_r+0x370>
 8006f86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006f8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f8e:	f7f9 fa9f 	bl	80004d0 <__aeabi_dmul>
 8006f92:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006f96:	3501      	adds	r5, #1
 8006f98:	1076      	asrs	r6, r6, #1
 8006f9a:	3708      	adds	r7, #8
 8006f9c:	e79f      	b.n	8006ede <_dtoa_r+0x2b6>
 8006f9e:	f000 80a5 	beq.w	80070ec <_dtoa_r+0x4c4>
 8006fa2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006fa6:	f1cb 0600 	rsb	r6, fp, #0
 8006faa:	4ba2      	ldr	r3, [pc, #648]	; (8007234 <_dtoa_r+0x60c>)
 8006fac:	f006 020f 	and.w	r2, r6, #15
 8006fb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb8:	f7f9 fa8a 	bl	80004d0 <__aeabi_dmul>
 8006fbc:	2502      	movs	r5, #2
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fc4:	4f9c      	ldr	r7, [pc, #624]	; (8007238 <_dtoa_r+0x610>)
 8006fc6:	1136      	asrs	r6, r6, #4
 8006fc8:	2e00      	cmp	r6, #0
 8006fca:	f040 8084 	bne.w	80070d6 <_dtoa_r+0x4ae>
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d18d      	bne.n	8006eee <_dtoa_r+0x2c6>
 8006fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	f000 808b 	beq.w	80070f0 <_dtoa_r+0x4c8>
 8006fda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fde:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006fe2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	4b94      	ldr	r3, [pc, #592]	; (800723c <_dtoa_r+0x614>)
 8006fea:	f7f9 fce3 	bl	80009b4 <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	d07e      	beq.n	80070f0 <_dtoa_r+0x4c8>
 8006ff2:	f1b9 0f00 	cmp.w	r9, #0
 8006ff6:	d07b      	beq.n	80070f0 <_dtoa_r+0x4c8>
 8006ff8:	9b04      	ldr	r3, [sp, #16]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	dd37      	ble.n	800706e <_dtoa_r+0x446>
 8006ffe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007002:	2200      	movs	r2, #0
 8007004:	4b8e      	ldr	r3, [pc, #568]	; (8007240 <_dtoa_r+0x618>)
 8007006:	f7f9 fa63 	bl	80004d0 <__aeabi_dmul>
 800700a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800700e:	9e04      	ldr	r6, [sp, #16]
 8007010:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007014:	3501      	adds	r5, #1
 8007016:	4628      	mov	r0, r5
 8007018:	f7f9 f9f4 	bl	8000404 <__aeabi_i2d>
 800701c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007020:	f7f9 fa56 	bl	80004d0 <__aeabi_dmul>
 8007024:	4b87      	ldr	r3, [pc, #540]	; (8007244 <_dtoa_r+0x61c>)
 8007026:	2200      	movs	r2, #0
 8007028:	f7f9 f8a0 	bl	800016c <__adddf3>
 800702c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007030:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007032:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8007036:	950b      	str	r5, [sp, #44]	; 0x2c
 8007038:	2e00      	cmp	r6, #0
 800703a:	d15c      	bne.n	80070f6 <_dtoa_r+0x4ce>
 800703c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007040:	2200      	movs	r2, #0
 8007042:	4b81      	ldr	r3, [pc, #516]	; (8007248 <_dtoa_r+0x620>)
 8007044:	f7f9 f890 	bl	8000168 <__aeabi_dsub>
 8007048:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800704a:	462b      	mov	r3, r5
 800704c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007050:	f7f9 fcce 	bl	80009f0 <__aeabi_dcmpgt>
 8007054:	2800      	cmp	r0, #0
 8007056:	f040 82f7 	bne.w	8007648 <_dtoa_r+0xa20>
 800705a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800705e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007060:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007064:	f7f9 fca6 	bl	80009b4 <__aeabi_dcmplt>
 8007068:	2800      	cmp	r0, #0
 800706a:	f040 82eb 	bne.w	8007644 <_dtoa_r+0xa1c>
 800706e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007072:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007076:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007078:	2b00      	cmp	r3, #0
 800707a:	f2c0 8150 	blt.w	800731e <_dtoa_r+0x6f6>
 800707e:	f1bb 0f0e 	cmp.w	fp, #14
 8007082:	f300 814c 	bgt.w	800731e <_dtoa_r+0x6f6>
 8007086:	4b6b      	ldr	r3, [pc, #428]	; (8007234 <_dtoa_r+0x60c>)
 8007088:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800708c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007090:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007094:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007096:	2b00      	cmp	r3, #0
 8007098:	f280 80da 	bge.w	8007250 <_dtoa_r+0x628>
 800709c:	f1b9 0f00 	cmp.w	r9, #0
 80070a0:	f300 80d6 	bgt.w	8007250 <_dtoa_r+0x628>
 80070a4:	f040 82cd 	bne.w	8007642 <_dtoa_r+0xa1a>
 80070a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070ac:	2200      	movs	r2, #0
 80070ae:	4b66      	ldr	r3, [pc, #408]	; (8007248 <_dtoa_r+0x620>)
 80070b0:	f7f9 fa0e 	bl	80004d0 <__aeabi_dmul>
 80070b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070b8:	f7f9 fc90 	bl	80009dc <__aeabi_dcmpge>
 80070bc:	464e      	mov	r6, r9
 80070be:	464f      	mov	r7, r9
 80070c0:	2800      	cmp	r0, #0
 80070c2:	f040 82a4 	bne.w	800760e <_dtoa_r+0x9e6>
 80070c6:	9b06      	ldr	r3, [sp, #24]
 80070c8:	9a06      	ldr	r2, [sp, #24]
 80070ca:	1c5d      	adds	r5, r3, #1
 80070cc:	2331      	movs	r3, #49	; 0x31
 80070ce:	f10b 0b01 	add.w	fp, fp, #1
 80070d2:	7013      	strb	r3, [r2, #0]
 80070d4:	e29f      	b.n	8007616 <_dtoa_r+0x9ee>
 80070d6:	07f2      	lsls	r2, r6, #31
 80070d8:	d505      	bpl.n	80070e6 <_dtoa_r+0x4be>
 80070da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070de:	f7f9 f9f7 	bl	80004d0 <__aeabi_dmul>
 80070e2:	2301      	movs	r3, #1
 80070e4:	3501      	adds	r5, #1
 80070e6:	1076      	asrs	r6, r6, #1
 80070e8:	3708      	adds	r7, #8
 80070ea:	e76d      	b.n	8006fc8 <_dtoa_r+0x3a0>
 80070ec:	2502      	movs	r5, #2
 80070ee:	e770      	b.n	8006fd2 <_dtoa_r+0x3aa>
 80070f0:	465f      	mov	r7, fp
 80070f2:	464e      	mov	r6, r9
 80070f4:	e78f      	b.n	8007016 <_dtoa_r+0x3ee>
 80070f6:	9a06      	ldr	r2, [sp, #24]
 80070f8:	4b4e      	ldr	r3, [pc, #312]	; (8007234 <_dtoa_r+0x60c>)
 80070fa:	4432      	add	r2, r6
 80070fc:	9211      	str	r2, [sp, #68]	; 0x44
 80070fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007100:	1e71      	subs	r1, r6, #1
 8007102:	2a00      	cmp	r2, #0
 8007104:	d048      	beq.n	8007198 <_dtoa_r+0x570>
 8007106:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710e:	2000      	movs	r0, #0
 8007110:	494e      	ldr	r1, [pc, #312]	; (800724c <_dtoa_r+0x624>)
 8007112:	f7f9 fb07 	bl	8000724 <__aeabi_ddiv>
 8007116:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800711a:	f7f9 f825 	bl	8000168 <__aeabi_dsub>
 800711e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007122:	9d06      	ldr	r5, [sp, #24]
 8007124:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007128:	f7f9 fc82 	bl	8000a30 <__aeabi_d2iz>
 800712c:	4606      	mov	r6, r0
 800712e:	f7f9 f969 	bl	8000404 <__aeabi_i2d>
 8007132:	4602      	mov	r2, r0
 8007134:	460b      	mov	r3, r1
 8007136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800713a:	f7f9 f815 	bl	8000168 <__aeabi_dsub>
 800713e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007142:	3630      	adds	r6, #48	; 0x30
 8007144:	f805 6b01 	strb.w	r6, [r5], #1
 8007148:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800714c:	f7f9 fc32 	bl	80009b4 <__aeabi_dcmplt>
 8007150:	2800      	cmp	r0, #0
 8007152:	d164      	bne.n	800721e <_dtoa_r+0x5f6>
 8007154:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007158:	2000      	movs	r0, #0
 800715a:	4938      	ldr	r1, [pc, #224]	; (800723c <_dtoa_r+0x614>)
 800715c:	f7f9 f804 	bl	8000168 <__aeabi_dsub>
 8007160:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007164:	f7f9 fc26 	bl	80009b4 <__aeabi_dcmplt>
 8007168:	2800      	cmp	r0, #0
 800716a:	f040 80b9 	bne.w	80072e0 <_dtoa_r+0x6b8>
 800716e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007170:	429d      	cmp	r5, r3
 8007172:	f43f af7c 	beq.w	800706e <_dtoa_r+0x446>
 8007176:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800717a:	2200      	movs	r2, #0
 800717c:	4b30      	ldr	r3, [pc, #192]	; (8007240 <_dtoa_r+0x618>)
 800717e:	f7f9 f9a7 	bl	80004d0 <__aeabi_dmul>
 8007182:	2200      	movs	r2, #0
 8007184:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007188:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800718c:	4b2c      	ldr	r3, [pc, #176]	; (8007240 <_dtoa_r+0x618>)
 800718e:	f7f9 f99f 	bl	80004d0 <__aeabi_dmul>
 8007192:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007196:	e7c5      	b.n	8007124 <_dtoa_r+0x4fc>
 8007198:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800719c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071a0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80071a4:	f7f9 f994 	bl	80004d0 <__aeabi_dmul>
 80071a8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80071ac:	9d06      	ldr	r5, [sp, #24]
 80071ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071b2:	f7f9 fc3d 	bl	8000a30 <__aeabi_d2iz>
 80071b6:	4606      	mov	r6, r0
 80071b8:	f7f9 f924 	bl	8000404 <__aeabi_i2d>
 80071bc:	4602      	mov	r2, r0
 80071be:	460b      	mov	r3, r1
 80071c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071c4:	f7f8 ffd0 	bl	8000168 <__aeabi_dsub>
 80071c8:	3630      	adds	r6, #48	; 0x30
 80071ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071cc:	f805 6b01 	strb.w	r6, [r5], #1
 80071d0:	42ab      	cmp	r3, r5
 80071d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071d6:	f04f 0200 	mov.w	r2, #0
 80071da:	d124      	bne.n	8007226 <_dtoa_r+0x5fe>
 80071dc:	4b1b      	ldr	r3, [pc, #108]	; (800724c <_dtoa_r+0x624>)
 80071de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80071e2:	f7f8 ffc3 	bl	800016c <__adddf3>
 80071e6:	4602      	mov	r2, r0
 80071e8:	460b      	mov	r3, r1
 80071ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ee:	f7f9 fbff 	bl	80009f0 <__aeabi_dcmpgt>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d174      	bne.n	80072e0 <_dtoa_r+0x6b8>
 80071f6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80071fa:	2000      	movs	r0, #0
 80071fc:	4913      	ldr	r1, [pc, #76]	; (800724c <_dtoa_r+0x624>)
 80071fe:	f7f8 ffb3 	bl	8000168 <__aeabi_dsub>
 8007202:	4602      	mov	r2, r0
 8007204:	460b      	mov	r3, r1
 8007206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800720a:	f7f9 fbd3 	bl	80009b4 <__aeabi_dcmplt>
 800720e:	2800      	cmp	r0, #0
 8007210:	f43f af2d 	beq.w	800706e <_dtoa_r+0x446>
 8007214:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007218:	1e6a      	subs	r2, r5, #1
 800721a:	2b30      	cmp	r3, #48	; 0x30
 800721c:	d001      	beq.n	8007222 <_dtoa_r+0x5fa>
 800721e:	46bb      	mov	fp, r7
 8007220:	e04d      	b.n	80072be <_dtoa_r+0x696>
 8007222:	4615      	mov	r5, r2
 8007224:	e7f6      	b.n	8007214 <_dtoa_r+0x5ec>
 8007226:	4b06      	ldr	r3, [pc, #24]	; (8007240 <_dtoa_r+0x618>)
 8007228:	f7f9 f952 	bl	80004d0 <__aeabi_dmul>
 800722c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007230:	e7bd      	b.n	80071ae <_dtoa_r+0x586>
 8007232:	bf00      	nop
 8007234:	0800d0a8 	.word	0x0800d0a8
 8007238:	0800d080 	.word	0x0800d080
 800723c:	3ff00000 	.word	0x3ff00000
 8007240:	40240000 	.word	0x40240000
 8007244:	401c0000 	.word	0x401c0000
 8007248:	40140000 	.word	0x40140000
 800724c:	3fe00000 	.word	0x3fe00000
 8007250:	9d06      	ldr	r5, [sp, #24]
 8007252:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800725a:	4630      	mov	r0, r6
 800725c:	4639      	mov	r1, r7
 800725e:	f7f9 fa61 	bl	8000724 <__aeabi_ddiv>
 8007262:	f7f9 fbe5 	bl	8000a30 <__aeabi_d2iz>
 8007266:	4680      	mov	r8, r0
 8007268:	f7f9 f8cc 	bl	8000404 <__aeabi_i2d>
 800726c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007270:	f7f9 f92e 	bl	80004d0 <__aeabi_dmul>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4630      	mov	r0, r6
 800727a:	4639      	mov	r1, r7
 800727c:	f7f8 ff74 	bl	8000168 <__aeabi_dsub>
 8007280:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007284:	f805 6b01 	strb.w	r6, [r5], #1
 8007288:	9e06      	ldr	r6, [sp, #24]
 800728a:	4602      	mov	r2, r0
 800728c:	1bae      	subs	r6, r5, r6
 800728e:	45b1      	cmp	r9, r6
 8007290:	460b      	mov	r3, r1
 8007292:	d137      	bne.n	8007304 <_dtoa_r+0x6dc>
 8007294:	f7f8 ff6a 	bl	800016c <__adddf3>
 8007298:	4606      	mov	r6, r0
 800729a:	460f      	mov	r7, r1
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072a4:	f7f9 fb86 	bl	80009b4 <__aeabi_dcmplt>
 80072a8:	b9c8      	cbnz	r0, 80072de <_dtoa_r+0x6b6>
 80072aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072ae:	4632      	mov	r2, r6
 80072b0:	463b      	mov	r3, r7
 80072b2:	f7f9 fb75 	bl	80009a0 <__aeabi_dcmpeq>
 80072b6:	b110      	cbz	r0, 80072be <_dtoa_r+0x696>
 80072b8:	f018 0f01 	tst.w	r8, #1
 80072bc:	d10f      	bne.n	80072de <_dtoa_r+0x6b6>
 80072be:	4651      	mov	r1, sl
 80072c0:	4620      	mov	r0, r4
 80072c2:	f000 fcf7 	bl	8007cb4 <_Bfree>
 80072c6:	2300      	movs	r3, #0
 80072c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80072ca:	702b      	strb	r3, [r5, #0]
 80072cc:	f10b 0301 	add.w	r3, fp, #1
 80072d0:	6013      	str	r3, [r2, #0]
 80072d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f43f acec 	beq.w	8006cb2 <_dtoa_r+0x8a>
 80072da:	601d      	str	r5, [r3, #0]
 80072dc:	e4e9      	b.n	8006cb2 <_dtoa_r+0x8a>
 80072de:	465f      	mov	r7, fp
 80072e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80072e4:	1e6b      	subs	r3, r5, #1
 80072e6:	2a39      	cmp	r2, #57	; 0x39
 80072e8:	d106      	bne.n	80072f8 <_dtoa_r+0x6d0>
 80072ea:	9a06      	ldr	r2, [sp, #24]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d107      	bne.n	8007300 <_dtoa_r+0x6d8>
 80072f0:	2330      	movs	r3, #48	; 0x30
 80072f2:	7013      	strb	r3, [r2, #0]
 80072f4:	4613      	mov	r3, r2
 80072f6:	3701      	adds	r7, #1
 80072f8:	781a      	ldrb	r2, [r3, #0]
 80072fa:	3201      	adds	r2, #1
 80072fc:	701a      	strb	r2, [r3, #0]
 80072fe:	e78e      	b.n	800721e <_dtoa_r+0x5f6>
 8007300:	461d      	mov	r5, r3
 8007302:	e7ed      	b.n	80072e0 <_dtoa_r+0x6b8>
 8007304:	2200      	movs	r2, #0
 8007306:	4bb5      	ldr	r3, [pc, #724]	; (80075dc <_dtoa_r+0x9b4>)
 8007308:	f7f9 f8e2 	bl	80004d0 <__aeabi_dmul>
 800730c:	2200      	movs	r2, #0
 800730e:	2300      	movs	r3, #0
 8007310:	4606      	mov	r6, r0
 8007312:	460f      	mov	r7, r1
 8007314:	f7f9 fb44 	bl	80009a0 <__aeabi_dcmpeq>
 8007318:	2800      	cmp	r0, #0
 800731a:	d09c      	beq.n	8007256 <_dtoa_r+0x62e>
 800731c:	e7cf      	b.n	80072be <_dtoa_r+0x696>
 800731e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007320:	2a00      	cmp	r2, #0
 8007322:	f000 8129 	beq.w	8007578 <_dtoa_r+0x950>
 8007326:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007328:	2a01      	cmp	r2, #1
 800732a:	f300 810e 	bgt.w	800754a <_dtoa_r+0x922>
 800732e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007330:	2a00      	cmp	r2, #0
 8007332:	f000 8106 	beq.w	8007542 <_dtoa_r+0x91a>
 8007336:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800733a:	4645      	mov	r5, r8
 800733c:	9e08      	ldr	r6, [sp, #32]
 800733e:	9a07      	ldr	r2, [sp, #28]
 8007340:	2101      	movs	r1, #1
 8007342:	441a      	add	r2, r3
 8007344:	4620      	mov	r0, r4
 8007346:	4498      	add	r8, r3
 8007348:	9207      	str	r2, [sp, #28]
 800734a:	f000 fd53 	bl	8007df4 <__i2b>
 800734e:	4607      	mov	r7, r0
 8007350:	2d00      	cmp	r5, #0
 8007352:	dd0b      	ble.n	800736c <_dtoa_r+0x744>
 8007354:	9b07      	ldr	r3, [sp, #28]
 8007356:	2b00      	cmp	r3, #0
 8007358:	dd08      	ble.n	800736c <_dtoa_r+0x744>
 800735a:	42ab      	cmp	r3, r5
 800735c:	bfa8      	it	ge
 800735e:	462b      	movge	r3, r5
 8007360:	9a07      	ldr	r2, [sp, #28]
 8007362:	eba8 0803 	sub.w	r8, r8, r3
 8007366:	1aed      	subs	r5, r5, r3
 8007368:	1ad3      	subs	r3, r2, r3
 800736a:	9307      	str	r3, [sp, #28]
 800736c:	9b08      	ldr	r3, [sp, #32]
 800736e:	b1fb      	cbz	r3, 80073b0 <_dtoa_r+0x788>
 8007370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 8104 	beq.w	8007580 <_dtoa_r+0x958>
 8007378:	2e00      	cmp	r6, #0
 800737a:	dd11      	ble.n	80073a0 <_dtoa_r+0x778>
 800737c:	4639      	mov	r1, r7
 800737e:	4632      	mov	r2, r6
 8007380:	4620      	mov	r0, r4
 8007382:	f000 fdcd 	bl	8007f20 <__pow5mult>
 8007386:	4652      	mov	r2, sl
 8007388:	4601      	mov	r1, r0
 800738a:	4607      	mov	r7, r0
 800738c:	4620      	mov	r0, r4
 800738e:	f000 fd3a 	bl	8007e06 <__multiply>
 8007392:	4651      	mov	r1, sl
 8007394:	900a      	str	r0, [sp, #40]	; 0x28
 8007396:	4620      	mov	r0, r4
 8007398:	f000 fc8c 	bl	8007cb4 <_Bfree>
 800739c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800739e:	469a      	mov	sl, r3
 80073a0:	9b08      	ldr	r3, [sp, #32]
 80073a2:	1b9a      	subs	r2, r3, r6
 80073a4:	d004      	beq.n	80073b0 <_dtoa_r+0x788>
 80073a6:	4651      	mov	r1, sl
 80073a8:	4620      	mov	r0, r4
 80073aa:	f000 fdb9 	bl	8007f20 <__pow5mult>
 80073ae:	4682      	mov	sl, r0
 80073b0:	2101      	movs	r1, #1
 80073b2:	4620      	mov	r0, r4
 80073b4:	f000 fd1e 	bl	8007df4 <__i2b>
 80073b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073ba:	4606      	mov	r6, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f340 80e1 	ble.w	8007584 <_dtoa_r+0x95c>
 80073c2:	461a      	mov	r2, r3
 80073c4:	4601      	mov	r1, r0
 80073c6:	4620      	mov	r0, r4
 80073c8:	f000 fdaa 	bl	8007f20 <__pow5mult>
 80073cc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80073ce:	4606      	mov	r6, r0
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	f340 80da 	ble.w	800758a <_dtoa_r+0x962>
 80073d6:	2300      	movs	r3, #0
 80073d8:	9308      	str	r3, [sp, #32]
 80073da:	6933      	ldr	r3, [r6, #16]
 80073dc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80073e0:	6918      	ldr	r0, [r3, #16]
 80073e2:	f000 fcb9 	bl	8007d58 <__hi0bits>
 80073e6:	f1c0 0020 	rsb	r0, r0, #32
 80073ea:	9b07      	ldr	r3, [sp, #28]
 80073ec:	4418      	add	r0, r3
 80073ee:	f010 001f 	ands.w	r0, r0, #31
 80073f2:	f000 80f0 	beq.w	80075d6 <_dtoa_r+0x9ae>
 80073f6:	f1c0 0320 	rsb	r3, r0, #32
 80073fa:	2b04      	cmp	r3, #4
 80073fc:	f340 80e2 	ble.w	80075c4 <_dtoa_r+0x99c>
 8007400:	9b07      	ldr	r3, [sp, #28]
 8007402:	f1c0 001c 	rsb	r0, r0, #28
 8007406:	4480      	add	r8, r0
 8007408:	4405      	add	r5, r0
 800740a:	4403      	add	r3, r0
 800740c:	9307      	str	r3, [sp, #28]
 800740e:	f1b8 0f00 	cmp.w	r8, #0
 8007412:	dd05      	ble.n	8007420 <_dtoa_r+0x7f8>
 8007414:	4651      	mov	r1, sl
 8007416:	4642      	mov	r2, r8
 8007418:	4620      	mov	r0, r4
 800741a:	f000 fdcf 	bl	8007fbc <__lshift>
 800741e:	4682      	mov	sl, r0
 8007420:	9b07      	ldr	r3, [sp, #28]
 8007422:	2b00      	cmp	r3, #0
 8007424:	dd05      	ble.n	8007432 <_dtoa_r+0x80a>
 8007426:	4631      	mov	r1, r6
 8007428:	461a      	mov	r2, r3
 800742a:	4620      	mov	r0, r4
 800742c:	f000 fdc6 	bl	8007fbc <__lshift>
 8007430:	4606      	mov	r6, r0
 8007432:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007434:	2b00      	cmp	r3, #0
 8007436:	f000 80d3 	beq.w	80075e0 <_dtoa_r+0x9b8>
 800743a:	4631      	mov	r1, r6
 800743c:	4650      	mov	r0, sl
 800743e:	f000 fe0e 	bl	800805e <__mcmp>
 8007442:	2800      	cmp	r0, #0
 8007444:	f280 80cc 	bge.w	80075e0 <_dtoa_r+0x9b8>
 8007448:	2300      	movs	r3, #0
 800744a:	4651      	mov	r1, sl
 800744c:	220a      	movs	r2, #10
 800744e:	4620      	mov	r0, r4
 8007450:	f000 fc47 	bl	8007ce2 <__multadd>
 8007454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007456:	f10b 3bff 	add.w	fp, fp, #4294967295
 800745a:	4682      	mov	sl, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	f000 81a9 	beq.w	80077b4 <_dtoa_r+0xb8c>
 8007462:	2300      	movs	r3, #0
 8007464:	4639      	mov	r1, r7
 8007466:	220a      	movs	r2, #10
 8007468:	4620      	mov	r0, r4
 800746a:	f000 fc3a 	bl	8007ce2 <__multadd>
 800746e:	9b04      	ldr	r3, [sp, #16]
 8007470:	4607      	mov	r7, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	dc03      	bgt.n	800747e <_dtoa_r+0x856>
 8007476:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007478:	2b02      	cmp	r3, #2
 800747a:	f300 80b9 	bgt.w	80075f0 <_dtoa_r+0x9c8>
 800747e:	2d00      	cmp	r5, #0
 8007480:	dd05      	ble.n	800748e <_dtoa_r+0x866>
 8007482:	4639      	mov	r1, r7
 8007484:	462a      	mov	r2, r5
 8007486:	4620      	mov	r0, r4
 8007488:	f000 fd98 	bl	8007fbc <__lshift>
 800748c:	4607      	mov	r7, r0
 800748e:	9b08      	ldr	r3, [sp, #32]
 8007490:	2b00      	cmp	r3, #0
 8007492:	f000 8110 	beq.w	80076b6 <_dtoa_r+0xa8e>
 8007496:	6879      	ldr	r1, [r7, #4]
 8007498:	4620      	mov	r0, r4
 800749a:	f000 fbd7 	bl	8007c4c <_Balloc>
 800749e:	4605      	mov	r5, r0
 80074a0:	693a      	ldr	r2, [r7, #16]
 80074a2:	f107 010c 	add.w	r1, r7, #12
 80074a6:	3202      	adds	r2, #2
 80074a8:	0092      	lsls	r2, r2, #2
 80074aa:	300c      	adds	r0, #12
 80074ac:	f7fe fb08 	bl	8005ac0 <memcpy>
 80074b0:	2201      	movs	r2, #1
 80074b2:	4629      	mov	r1, r5
 80074b4:	4620      	mov	r0, r4
 80074b6:	f000 fd81 	bl	8007fbc <__lshift>
 80074ba:	9707      	str	r7, [sp, #28]
 80074bc:	4607      	mov	r7, r0
 80074be:	9b02      	ldr	r3, [sp, #8]
 80074c0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80074c4:	f003 0301 	and.w	r3, r3, #1
 80074c8:	9308      	str	r3, [sp, #32]
 80074ca:	4631      	mov	r1, r6
 80074cc:	4650      	mov	r0, sl
 80074ce:	f7ff fb1e 	bl	8006b0e <quorem>
 80074d2:	9907      	ldr	r1, [sp, #28]
 80074d4:	4605      	mov	r5, r0
 80074d6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80074da:	4650      	mov	r0, sl
 80074dc:	f000 fdbf 	bl	800805e <__mcmp>
 80074e0:	463a      	mov	r2, r7
 80074e2:	9002      	str	r0, [sp, #8]
 80074e4:	4631      	mov	r1, r6
 80074e6:	4620      	mov	r0, r4
 80074e8:	f000 fdd3 	bl	8008092 <__mdiff>
 80074ec:	68c3      	ldr	r3, [r0, #12]
 80074ee:	4602      	mov	r2, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	f040 80e2 	bne.w	80076ba <_dtoa_r+0xa92>
 80074f6:	4601      	mov	r1, r0
 80074f8:	9009      	str	r0, [sp, #36]	; 0x24
 80074fa:	4650      	mov	r0, sl
 80074fc:	f000 fdaf 	bl	800805e <__mcmp>
 8007500:	4603      	mov	r3, r0
 8007502:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007504:	4611      	mov	r1, r2
 8007506:	4620      	mov	r0, r4
 8007508:	9309      	str	r3, [sp, #36]	; 0x24
 800750a:	f000 fbd3 	bl	8007cb4 <_Bfree>
 800750e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007510:	2b00      	cmp	r3, #0
 8007512:	f040 80d4 	bne.w	80076be <_dtoa_r+0xa96>
 8007516:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007518:	2a00      	cmp	r2, #0
 800751a:	f040 80d0 	bne.w	80076be <_dtoa_r+0xa96>
 800751e:	9a08      	ldr	r2, [sp, #32]
 8007520:	2a00      	cmp	r2, #0
 8007522:	f040 80cc 	bne.w	80076be <_dtoa_r+0xa96>
 8007526:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800752a:	f000 80e8 	beq.w	80076fe <_dtoa_r+0xad6>
 800752e:	9b02      	ldr	r3, [sp, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	dd01      	ble.n	8007538 <_dtoa_r+0x910>
 8007534:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8007538:	f108 0501 	add.w	r5, r8, #1
 800753c:	f888 9000 	strb.w	r9, [r8]
 8007540:	e06b      	b.n	800761a <_dtoa_r+0x9f2>
 8007542:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007544:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007548:	e6f7      	b.n	800733a <_dtoa_r+0x712>
 800754a:	9b08      	ldr	r3, [sp, #32]
 800754c:	f109 36ff 	add.w	r6, r9, #4294967295
 8007550:	42b3      	cmp	r3, r6
 8007552:	bfb7      	itett	lt
 8007554:	9b08      	ldrlt	r3, [sp, #32]
 8007556:	1b9e      	subge	r6, r3, r6
 8007558:	1af2      	sublt	r2, r6, r3
 800755a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800755c:	bfbf      	itttt	lt
 800755e:	9608      	strlt	r6, [sp, #32]
 8007560:	189b      	addlt	r3, r3, r2
 8007562:	930c      	strlt	r3, [sp, #48]	; 0x30
 8007564:	2600      	movlt	r6, #0
 8007566:	f1b9 0f00 	cmp.w	r9, #0
 800756a:	bfb9      	ittee	lt
 800756c:	eba8 0509 	sublt.w	r5, r8, r9
 8007570:	2300      	movlt	r3, #0
 8007572:	4645      	movge	r5, r8
 8007574:	464b      	movge	r3, r9
 8007576:	e6e2      	b.n	800733e <_dtoa_r+0x716>
 8007578:	9e08      	ldr	r6, [sp, #32]
 800757a:	4645      	mov	r5, r8
 800757c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800757e:	e6e7      	b.n	8007350 <_dtoa_r+0x728>
 8007580:	9a08      	ldr	r2, [sp, #32]
 8007582:	e710      	b.n	80073a6 <_dtoa_r+0x77e>
 8007584:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007586:	2b01      	cmp	r3, #1
 8007588:	dc18      	bgt.n	80075bc <_dtoa_r+0x994>
 800758a:	9b02      	ldr	r3, [sp, #8]
 800758c:	b9b3      	cbnz	r3, 80075bc <_dtoa_r+0x994>
 800758e:	9b03      	ldr	r3, [sp, #12]
 8007590:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007594:	b9a3      	cbnz	r3, 80075c0 <_dtoa_r+0x998>
 8007596:	9b03      	ldr	r3, [sp, #12]
 8007598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800759c:	0d1b      	lsrs	r3, r3, #20
 800759e:	051b      	lsls	r3, r3, #20
 80075a0:	b12b      	cbz	r3, 80075ae <_dtoa_r+0x986>
 80075a2:	9b07      	ldr	r3, [sp, #28]
 80075a4:	f108 0801 	add.w	r8, r8, #1
 80075a8:	3301      	adds	r3, #1
 80075aa:	9307      	str	r3, [sp, #28]
 80075ac:	2301      	movs	r3, #1
 80075ae:	9308      	str	r3, [sp, #32]
 80075b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	f47f af11 	bne.w	80073da <_dtoa_r+0x7b2>
 80075b8:	2001      	movs	r0, #1
 80075ba:	e716      	b.n	80073ea <_dtoa_r+0x7c2>
 80075bc:	2300      	movs	r3, #0
 80075be:	e7f6      	b.n	80075ae <_dtoa_r+0x986>
 80075c0:	9b02      	ldr	r3, [sp, #8]
 80075c2:	e7f4      	b.n	80075ae <_dtoa_r+0x986>
 80075c4:	f43f af23 	beq.w	800740e <_dtoa_r+0x7e6>
 80075c8:	9a07      	ldr	r2, [sp, #28]
 80075ca:	331c      	adds	r3, #28
 80075cc:	441a      	add	r2, r3
 80075ce:	4498      	add	r8, r3
 80075d0:	441d      	add	r5, r3
 80075d2:	4613      	mov	r3, r2
 80075d4:	e71a      	b.n	800740c <_dtoa_r+0x7e4>
 80075d6:	4603      	mov	r3, r0
 80075d8:	e7f6      	b.n	80075c8 <_dtoa_r+0x9a0>
 80075da:	bf00      	nop
 80075dc:	40240000 	.word	0x40240000
 80075e0:	f1b9 0f00 	cmp.w	r9, #0
 80075e4:	dc33      	bgt.n	800764e <_dtoa_r+0xa26>
 80075e6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80075e8:	2b02      	cmp	r3, #2
 80075ea:	dd30      	ble.n	800764e <_dtoa_r+0xa26>
 80075ec:	f8cd 9010 	str.w	r9, [sp, #16]
 80075f0:	9b04      	ldr	r3, [sp, #16]
 80075f2:	b963      	cbnz	r3, 800760e <_dtoa_r+0x9e6>
 80075f4:	4631      	mov	r1, r6
 80075f6:	2205      	movs	r2, #5
 80075f8:	4620      	mov	r0, r4
 80075fa:	f000 fb72 	bl	8007ce2 <__multadd>
 80075fe:	4601      	mov	r1, r0
 8007600:	4606      	mov	r6, r0
 8007602:	4650      	mov	r0, sl
 8007604:	f000 fd2b 	bl	800805e <__mcmp>
 8007608:	2800      	cmp	r0, #0
 800760a:	f73f ad5c 	bgt.w	80070c6 <_dtoa_r+0x49e>
 800760e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007610:	9d06      	ldr	r5, [sp, #24]
 8007612:	ea6f 0b03 	mvn.w	fp, r3
 8007616:	2300      	movs	r3, #0
 8007618:	9307      	str	r3, [sp, #28]
 800761a:	4631      	mov	r1, r6
 800761c:	4620      	mov	r0, r4
 800761e:	f000 fb49 	bl	8007cb4 <_Bfree>
 8007622:	2f00      	cmp	r7, #0
 8007624:	f43f ae4b 	beq.w	80072be <_dtoa_r+0x696>
 8007628:	9b07      	ldr	r3, [sp, #28]
 800762a:	b12b      	cbz	r3, 8007638 <_dtoa_r+0xa10>
 800762c:	42bb      	cmp	r3, r7
 800762e:	d003      	beq.n	8007638 <_dtoa_r+0xa10>
 8007630:	4619      	mov	r1, r3
 8007632:	4620      	mov	r0, r4
 8007634:	f000 fb3e 	bl	8007cb4 <_Bfree>
 8007638:	4639      	mov	r1, r7
 800763a:	4620      	mov	r0, r4
 800763c:	f000 fb3a 	bl	8007cb4 <_Bfree>
 8007640:	e63d      	b.n	80072be <_dtoa_r+0x696>
 8007642:	2600      	movs	r6, #0
 8007644:	4637      	mov	r7, r6
 8007646:	e7e2      	b.n	800760e <_dtoa_r+0x9e6>
 8007648:	46bb      	mov	fp, r7
 800764a:	4637      	mov	r7, r6
 800764c:	e53b      	b.n	80070c6 <_dtoa_r+0x49e>
 800764e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007650:	f8cd 9010 	str.w	r9, [sp, #16]
 8007654:	2b00      	cmp	r3, #0
 8007656:	f47f af12 	bne.w	800747e <_dtoa_r+0x856>
 800765a:	9d06      	ldr	r5, [sp, #24]
 800765c:	4631      	mov	r1, r6
 800765e:	4650      	mov	r0, sl
 8007660:	f7ff fa55 	bl	8006b0e <quorem>
 8007664:	9b06      	ldr	r3, [sp, #24]
 8007666:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800766a:	f805 9b01 	strb.w	r9, [r5], #1
 800766e:	9a04      	ldr	r2, [sp, #16]
 8007670:	1aeb      	subs	r3, r5, r3
 8007672:	429a      	cmp	r2, r3
 8007674:	f300 8081 	bgt.w	800777a <_dtoa_r+0xb52>
 8007678:	9b06      	ldr	r3, [sp, #24]
 800767a:	2a01      	cmp	r2, #1
 800767c:	bfac      	ite	ge
 800767e:	189b      	addge	r3, r3, r2
 8007680:	3301      	addlt	r3, #1
 8007682:	4698      	mov	r8, r3
 8007684:	2300      	movs	r3, #0
 8007686:	9307      	str	r3, [sp, #28]
 8007688:	4651      	mov	r1, sl
 800768a:	2201      	movs	r2, #1
 800768c:	4620      	mov	r0, r4
 800768e:	f000 fc95 	bl	8007fbc <__lshift>
 8007692:	4631      	mov	r1, r6
 8007694:	4682      	mov	sl, r0
 8007696:	f000 fce2 	bl	800805e <__mcmp>
 800769a:	2800      	cmp	r0, #0
 800769c:	dc34      	bgt.n	8007708 <_dtoa_r+0xae0>
 800769e:	d102      	bne.n	80076a6 <_dtoa_r+0xa7e>
 80076a0:	f019 0f01 	tst.w	r9, #1
 80076a4:	d130      	bne.n	8007708 <_dtoa_r+0xae0>
 80076a6:	4645      	mov	r5, r8
 80076a8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80076ac:	1e6a      	subs	r2, r5, #1
 80076ae:	2b30      	cmp	r3, #48	; 0x30
 80076b0:	d1b3      	bne.n	800761a <_dtoa_r+0x9f2>
 80076b2:	4615      	mov	r5, r2
 80076b4:	e7f8      	b.n	80076a8 <_dtoa_r+0xa80>
 80076b6:	4638      	mov	r0, r7
 80076b8:	e6ff      	b.n	80074ba <_dtoa_r+0x892>
 80076ba:	2301      	movs	r3, #1
 80076bc:	e722      	b.n	8007504 <_dtoa_r+0x8dc>
 80076be:	9a02      	ldr	r2, [sp, #8]
 80076c0:	2a00      	cmp	r2, #0
 80076c2:	db04      	blt.n	80076ce <_dtoa_r+0xaa6>
 80076c4:	d128      	bne.n	8007718 <_dtoa_r+0xaf0>
 80076c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80076c8:	bb32      	cbnz	r2, 8007718 <_dtoa_r+0xaf0>
 80076ca:	9a08      	ldr	r2, [sp, #32]
 80076cc:	bb22      	cbnz	r2, 8007718 <_dtoa_r+0xaf0>
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	f77f af32 	ble.w	8007538 <_dtoa_r+0x910>
 80076d4:	4651      	mov	r1, sl
 80076d6:	2201      	movs	r2, #1
 80076d8:	4620      	mov	r0, r4
 80076da:	f000 fc6f 	bl	8007fbc <__lshift>
 80076de:	4631      	mov	r1, r6
 80076e0:	4682      	mov	sl, r0
 80076e2:	f000 fcbc 	bl	800805e <__mcmp>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	dc05      	bgt.n	80076f6 <_dtoa_r+0xace>
 80076ea:	f47f af25 	bne.w	8007538 <_dtoa_r+0x910>
 80076ee:	f019 0f01 	tst.w	r9, #1
 80076f2:	f43f af21 	beq.w	8007538 <_dtoa_r+0x910>
 80076f6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80076fa:	f47f af1b 	bne.w	8007534 <_dtoa_r+0x90c>
 80076fe:	2339      	movs	r3, #57	; 0x39
 8007700:	f108 0801 	add.w	r8, r8, #1
 8007704:	f808 3c01 	strb.w	r3, [r8, #-1]
 8007708:	4645      	mov	r5, r8
 800770a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800770e:	1e6a      	subs	r2, r5, #1
 8007710:	2b39      	cmp	r3, #57	; 0x39
 8007712:	d03a      	beq.n	800778a <_dtoa_r+0xb62>
 8007714:	3301      	adds	r3, #1
 8007716:	e03f      	b.n	8007798 <_dtoa_r+0xb70>
 8007718:	2b00      	cmp	r3, #0
 800771a:	f108 0501 	add.w	r5, r8, #1
 800771e:	dd05      	ble.n	800772c <_dtoa_r+0xb04>
 8007720:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007724:	d0eb      	beq.n	80076fe <_dtoa_r+0xad6>
 8007726:	f109 0901 	add.w	r9, r9, #1
 800772a:	e707      	b.n	800753c <_dtoa_r+0x914>
 800772c:	9b06      	ldr	r3, [sp, #24]
 800772e:	9a04      	ldr	r2, [sp, #16]
 8007730:	1aeb      	subs	r3, r5, r3
 8007732:	4293      	cmp	r3, r2
 8007734:	46a8      	mov	r8, r5
 8007736:	f805 9c01 	strb.w	r9, [r5, #-1]
 800773a:	d0a5      	beq.n	8007688 <_dtoa_r+0xa60>
 800773c:	4651      	mov	r1, sl
 800773e:	2300      	movs	r3, #0
 8007740:	220a      	movs	r2, #10
 8007742:	4620      	mov	r0, r4
 8007744:	f000 facd 	bl	8007ce2 <__multadd>
 8007748:	9b07      	ldr	r3, [sp, #28]
 800774a:	4682      	mov	sl, r0
 800774c:	42bb      	cmp	r3, r7
 800774e:	f04f 020a 	mov.w	r2, #10
 8007752:	f04f 0300 	mov.w	r3, #0
 8007756:	9907      	ldr	r1, [sp, #28]
 8007758:	4620      	mov	r0, r4
 800775a:	d104      	bne.n	8007766 <_dtoa_r+0xb3e>
 800775c:	f000 fac1 	bl	8007ce2 <__multadd>
 8007760:	9007      	str	r0, [sp, #28]
 8007762:	4607      	mov	r7, r0
 8007764:	e6b1      	b.n	80074ca <_dtoa_r+0x8a2>
 8007766:	f000 fabc 	bl	8007ce2 <__multadd>
 800776a:	2300      	movs	r3, #0
 800776c:	9007      	str	r0, [sp, #28]
 800776e:	220a      	movs	r2, #10
 8007770:	4639      	mov	r1, r7
 8007772:	4620      	mov	r0, r4
 8007774:	f000 fab5 	bl	8007ce2 <__multadd>
 8007778:	e7f3      	b.n	8007762 <_dtoa_r+0xb3a>
 800777a:	4651      	mov	r1, sl
 800777c:	2300      	movs	r3, #0
 800777e:	220a      	movs	r2, #10
 8007780:	4620      	mov	r0, r4
 8007782:	f000 faae 	bl	8007ce2 <__multadd>
 8007786:	4682      	mov	sl, r0
 8007788:	e768      	b.n	800765c <_dtoa_r+0xa34>
 800778a:	9b06      	ldr	r3, [sp, #24]
 800778c:	4293      	cmp	r3, r2
 800778e:	d105      	bne.n	800779c <_dtoa_r+0xb74>
 8007790:	2331      	movs	r3, #49	; 0x31
 8007792:	9a06      	ldr	r2, [sp, #24]
 8007794:	f10b 0b01 	add.w	fp, fp, #1
 8007798:	7013      	strb	r3, [r2, #0]
 800779a:	e73e      	b.n	800761a <_dtoa_r+0x9f2>
 800779c:	4615      	mov	r5, r2
 800779e:	e7b4      	b.n	800770a <_dtoa_r+0xae2>
 80077a0:	4b09      	ldr	r3, [pc, #36]	; (80077c8 <_dtoa_r+0xba0>)
 80077a2:	f7ff baa3 	b.w	8006cec <_dtoa_r+0xc4>
 80077a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f47f aa7d 	bne.w	8006ca8 <_dtoa_r+0x80>
 80077ae:	4b07      	ldr	r3, [pc, #28]	; (80077cc <_dtoa_r+0xba4>)
 80077b0:	f7ff ba9c 	b.w	8006cec <_dtoa_r+0xc4>
 80077b4:	9b04      	ldr	r3, [sp, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f73f af4f 	bgt.w	800765a <_dtoa_r+0xa32>
 80077bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80077be:	2b02      	cmp	r3, #2
 80077c0:	f77f af4b 	ble.w	800765a <_dtoa_r+0xa32>
 80077c4:	e714      	b.n	80075f0 <_dtoa_r+0x9c8>
 80077c6:	bf00      	nop
 80077c8:	0800cef0 	.word	0x0800cef0
 80077cc:	0800d013 	.word	0x0800d013

080077d0 <_localeconv_r>:
 80077d0:	4b04      	ldr	r3, [pc, #16]	; (80077e4 <_localeconv_r+0x14>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	6a18      	ldr	r0, [r3, #32]
 80077d6:	4b04      	ldr	r3, [pc, #16]	; (80077e8 <_localeconv_r+0x18>)
 80077d8:	2800      	cmp	r0, #0
 80077da:	bf08      	it	eq
 80077dc:	4618      	moveq	r0, r3
 80077de:	30f0      	adds	r0, #240	; 0xf0
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	20000194 	.word	0x20000194
 80077e8:	20000028 	.word	0x20000028

080077ec <__retarget_lock_acquire_recursive>:
 80077ec:	4770      	bx	lr

080077ee <__retarget_lock_release_recursive>:
 80077ee:	4770      	bx	lr

080077f0 <malloc>:
 80077f0:	4b02      	ldr	r3, [pc, #8]	; (80077fc <malloc+0xc>)
 80077f2:	4601      	mov	r1, r0
 80077f4:	6818      	ldr	r0, [r3, #0]
 80077f6:	f000 b803 	b.w	8007800 <_malloc_r>
 80077fa:	bf00      	nop
 80077fc:	20000194 	.word	0x20000194

08007800 <_malloc_r>:
 8007800:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007804:	f101 040b 	add.w	r4, r1, #11
 8007808:	2c16      	cmp	r4, #22
 800780a:	4681      	mov	r9, r0
 800780c:	d907      	bls.n	800781e <_malloc_r+0x1e>
 800780e:	f034 0407 	bics.w	r4, r4, #7
 8007812:	d505      	bpl.n	8007820 <_malloc_r+0x20>
 8007814:	230c      	movs	r3, #12
 8007816:	f8c9 3000 	str.w	r3, [r9]
 800781a:	2600      	movs	r6, #0
 800781c:	e131      	b.n	8007a82 <_malloc_r+0x282>
 800781e:	2410      	movs	r4, #16
 8007820:	428c      	cmp	r4, r1
 8007822:	d3f7      	bcc.n	8007814 <_malloc_r+0x14>
 8007824:	4648      	mov	r0, r9
 8007826:	f000 fa05 	bl	8007c34 <__malloc_lock>
 800782a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800782e:	4d9b      	ldr	r5, [pc, #620]	; (8007a9c <_malloc_r+0x29c>)
 8007830:	d236      	bcs.n	80078a0 <_malloc_r+0xa0>
 8007832:	f104 0208 	add.w	r2, r4, #8
 8007836:	442a      	add	r2, r5
 8007838:	6856      	ldr	r6, [r2, #4]
 800783a:	f1a2 0108 	sub.w	r1, r2, #8
 800783e:	428e      	cmp	r6, r1
 8007840:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007844:	d102      	bne.n	800784c <_malloc_r+0x4c>
 8007846:	68d6      	ldr	r6, [r2, #12]
 8007848:	42b2      	cmp	r2, r6
 800784a:	d010      	beq.n	800786e <_malloc_r+0x6e>
 800784c:	6873      	ldr	r3, [r6, #4]
 800784e:	68f2      	ldr	r2, [r6, #12]
 8007850:	68b1      	ldr	r1, [r6, #8]
 8007852:	f023 0303 	bic.w	r3, r3, #3
 8007856:	60ca      	str	r2, [r1, #12]
 8007858:	4433      	add	r3, r6
 800785a:	6091      	str	r1, [r2, #8]
 800785c:	685a      	ldr	r2, [r3, #4]
 800785e:	f042 0201 	orr.w	r2, r2, #1
 8007862:	605a      	str	r2, [r3, #4]
 8007864:	4648      	mov	r0, r9
 8007866:	f000 f9eb 	bl	8007c40 <__malloc_unlock>
 800786a:	3608      	adds	r6, #8
 800786c:	e109      	b.n	8007a82 <_malloc_r+0x282>
 800786e:	3302      	adds	r3, #2
 8007870:	4a8b      	ldr	r2, [pc, #556]	; (8007aa0 <_malloc_r+0x2a0>)
 8007872:	692e      	ldr	r6, [r5, #16]
 8007874:	4611      	mov	r1, r2
 8007876:	4296      	cmp	r6, r2
 8007878:	d06d      	beq.n	8007956 <_malloc_r+0x156>
 800787a:	6870      	ldr	r0, [r6, #4]
 800787c:	f020 0003 	bic.w	r0, r0, #3
 8007880:	1b07      	subs	r7, r0, r4
 8007882:	2f0f      	cmp	r7, #15
 8007884:	dd47      	ble.n	8007916 <_malloc_r+0x116>
 8007886:	1933      	adds	r3, r6, r4
 8007888:	f044 0401 	orr.w	r4, r4, #1
 800788c:	6074      	str	r4, [r6, #4]
 800788e:	616b      	str	r3, [r5, #20]
 8007890:	612b      	str	r3, [r5, #16]
 8007892:	60da      	str	r2, [r3, #12]
 8007894:	609a      	str	r2, [r3, #8]
 8007896:	f047 0201 	orr.w	r2, r7, #1
 800789a:	605a      	str	r2, [r3, #4]
 800789c:	5037      	str	r7, [r6, r0]
 800789e:	e7e1      	b.n	8007864 <_malloc_r+0x64>
 80078a0:	0a63      	lsrs	r3, r4, #9
 80078a2:	d02a      	beq.n	80078fa <_malloc_r+0xfa>
 80078a4:	2b04      	cmp	r3, #4
 80078a6:	d812      	bhi.n	80078ce <_malloc_r+0xce>
 80078a8:	09a3      	lsrs	r3, r4, #6
 80078aa:	3338      	adds	r3, #56	; 0x38
 80078ac:	1c5a      	adds	r2, r3, #1
 80078ae:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80078b2:	6856      	ldr	r6, [r2, #4]
 80078b4:	f1a2 0008 	sub.w	r0, r2, #8
 80078b8:	4286      	cmp	r6, r0
 80078ba:	d006      	beq.n	80078ca <_malloc_r+0xca>
 80078bc:	6872      	ldr	r2, [r6, #4]
 80078be:	f022 0203 	bic.w	r2, r2, #3
 80078c2:	1b11      	subs	r1, r2, r4
 80078c4:	290f      	cmp	r1, #15
 80078c6:	dd1c      	ble.n	8007902 <_malloc_r+0x102>
 80078c8:	3b01      	subs	r3, #1
 80078ca:	3301      	adds	r3, #1
 80078cc:	e7d0      	b.n	8007870 <_malloc_r+0x70>
 80078ce:	2b14      	cmp	r3, #20
 80078d0:	d801      	bhi.n	80078d6 <_malloc_r+0xd6>
 80078d2:	335b      	adds	r3, #91	; 0x5b
 80078d4:	e7ea      	b.n	80078ac <_malloc_r+0xac>
 80078d6:	2b54      	cmp	r3, #84	; 0x54
 80078d8:	d802      	bhi.n	80078e0 <_malloc_r+0xe0>
 80078da:	0b23      	lsrs	r3, r4, #12
 80078dc:	336e      	adds	r3, #110	; 0x6e
 80078de:	e7e5      	b.n	80078ac <_malloc_r+0xac>
 80078e0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80078e4:	d802      	bhi.n	80078ec <_malloc_r+0xec>
 80078e6:	0be3      	lsrs	r3, r4, #15
 80078e8:	3377      	adds	r3, #119	; 0x77
 80078ea:	e7df      	b.n	80078ac <_malloc_r+0xac>
 80078ec:	f240 5254 	movw	r2, #1364	; 0x554
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d804      	bhi.n	80078fe <_malloc_r+0xfe>
 80078f4:	0ca3      	lsrs	r3, r4, #18
 80078f6:	337c      	adds	r3, #124	; 0x7c
 80078f8:	e7d8      	b.n	80078ac <_malloc_r+0xac>
 80078fa:	233f      	movs	r3, #63	; 0x3f
 80078fc:	e7d6      	b.n	80078ac <_malloc_r+0xac>
 80078fe:	237e      	movs	r3, #126	; 0x7e
 8007900:	e7d4      	b.n	80078ac <_malloc_r+0xac>
 8007902:	2900      	cmp	r1, #0
 8007904:	68f1      	ldr	r1, [r6, #12]
 8007906:	db04      	blt.n	8007912 <_malloc_r+0x112>
 8007908:	68b3      	ldr	r3, [r6, #8]
 800790a:	60d9      	str	r1, [r3, #12]
 800790c:	608b      	str	r3, [r1, #8]
 800790e:	18b3      	adds	r3, r6, r2
 8007910:	e7a4      	b.n	800785c <_malloc_r+0x5c>
 8007912:	460e      	mov	r6, r1
 8007914:	e7d0      	b.n	80078b8 <_malloc_r+0xb8>
 8007916:	2f00      	cmp	r7, #0
 8007918:	616a      	str	r2, [r5, #20]
 800791a:	612a      	str	r2, [r5, #16]
 800791c:	db05      	blt.n	800792a <_malloc_r+0x12a>
 800791e:	4430      	add	r0, r6
 8007920:	6843      	ldr	r3, [r0, #4]
 8007922:	f043 0301 	orr.w	r3, r3, #1
 8007926:	6043      	str	r3, [r0, #4]
 8007928:	e79c      	b.n	8007864 <_malloc_r+0x64>
 800792a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800792e:	d244      	bcs.n	80079ba <_malloc_r+0x1ba>
 8007930:	2201      	movs	r2, #1
 8007932:	08c0      	lsrs	r0, r0, #3
 8007934:	1087      	asrs	r7, r0, #2
 8007936:	fa02 f707 	lsl.w	r7, r2, r7
 800793a:	686a      	ldr	r2, [r5, #4]
 800793c:	3001      	adds	r0, #1
 800793e:	433a      	orrs	r2, r7
 8007940:	606a      	str	r2, [r5, #4]
 8007942:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8007946:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800794a:	3a08      	subs	r2, #8
 800794c:	60f2      	str	r2, [r6, #12]
 800794e:	60b7      	str	r7, [r6, #8]
 8007950:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8007954:	60fe      	str	r6, [r7, #12]
 8007956:	2001      	movs	r0, #1
 8007958:	109a      	asrs	r2, r3, #2
 800795a:	fa00 f202 	lsl.w	r2, r0, r2
 800795e:	6868      	ldr	r0, [r5, #4]
 8007960:	4282      	cmp	r2, r0
 8007962:	f200 809f 	bhi.w	8007aa4 <_malloc_r+0x2a4>
 8007966:	4202      	tst	r2, r0
 8007968:	d106      	bne.n	8007978 <_malloc_r+0x178>
 800796a:	f023 0303 	bic.w	r3, r3, #3
 800796e:	0052      	lsls	r2, r2, #1
 8007970:	4202      	tst	r2, r0
 8007972:	f103 0304 	add.w	r3, r3, #4
 8007976:	d0fa      	beq.n	800796e <_malloc_r+0x16e>
 8007978:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800797c:	46e0      	mov	r8, ip
 800797e:	469e      	mov	lr, r3
 8007980:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8007984:	4546      	cmp	r6, r8
 8007986:	d153      	bne.n	8007a30 <_malloc_r+0x230>
 8007988:	f10e 0e01 	add.w	lr, lr, #1
 800798c:	f01e 0f03 	tst.w	lr, #3
 8007990:	f108 0808 	add.w	r8, r8, #8
 8007994:	d1f4      	bne.n	8007980 <_malloc_r+0x180>
 8007996:	0798      	lsls	r0, r3, #30
 8007998:	d179      	bne.n	8007a8e <_malloc_r+0x28e>
 800799a:	686b      	ldr	r3, [r5, #4]
 800799c:	ea23 0302 	bic.w	r3, r3, r2
 80079a0:	606b      	str	r3, [r5, #4]
 80079a2:	6868      	ldr	r0, [r5, #4]
 80079a4:	0052      	lsls	r2, r2, #1
 80079a6:	4282      	cmp	r2, r0
 80079a8:	d87c      	bhi.n	8007aa4 <_malloc_r+0x2a4>
 80079aa:	2a00      	cmp	r2, #0
 80079ac:	d07a      	beq.n	8007aa4 <_malloc_r+0x2a4>
 80079ae:	4673      	mov	r3, lr
 80079b0:	4202      	tst	r2, r0
 80079b2:	d1e1      	bne.n	8007978 <_malloc_r+0x178>
 80079b4:	3304      	adds	r3, #4
 80079b6:	0052      	lsls	r2, r2, #1
 80079b8:	e7fa      	b.n	80079b0 <_malloc_r+0x1b0>
 80079ba:	0a42      	lsrs	r2, r0, #9
 80079bc:	2a04      	cmp	r2, #4
 80079be:	d815      	bhi.n	80079ec <_malloc_r+0x1ec>
 80079c0:	0982      	lsrs	r2, r0, #6
 80079c2:	3238      	adds	r2, #56	; 0x38
 80079c4:	1c57      	adds	r7, r2, #1
 80079c6:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80079ca:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80079ce:	45be      	cmp	lr, r7
 80079d0:	d126      	bne.n	8007a20 <_malloc_r+0x220>
 80079d2:	2001      	movs	r0, #1
 80079d4:	1092      	asrs	r2, r2, #2
 80079d6:	fa00 f202 	lsl.w	r2, r0, r2
 80079da:	6868      	ldr	r0, [r5, #4]
 80079dc:	4310      	orrs	r0, r2
 80079de:	6068      	str	r0, [r5, #4]
 80079e0:	f8c6 e00c 	str.w	lr, [r6, #12]
 80079e4:	60b7      	str	r7, [r6, #8]
 80079e6:	f8ce 6008 	str.w	r6, [lr, #8]
 80079ea:	e7b3      	b.n	8007954 <_malloc_r+0x154>
 80079ec:	2a14      	cmp	r2, #20
 80079ee:	d801      	bhi.n	80079f4 <_malloc_r+0x1f4>
 80079f0:	325b      	adds	r2, #91	; 0x5b
 80079f2:	e7e7      	b.n	80079c4 <_malloc_r+0x1c4>
 80079f4:	2a54      	cmp	r2, #84	; 0x54
 80079f6:	d802      	bhi.n	80079fe <_malloc_r+0x1fe>
 80079f8:	0b02      	lsrs	r2, r0, #12
 80079fa:	326e      	adds	r2, #110	; 0x6e
 80079fc:	e7e2      	b.n	80079c4 <_malloc_r+0x1c4>
 80079fe:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007a02:	d802      	bhi.n	8007a0a <_malloc_r+0x20a>
 8007a04:	0bc2      	lsrs	r2, r0, #15
 8007a06:	3277      	adds	r2, #119	; 0x77
 8007a08:	e7dc      	b.n	80079c4 <_malloc_r+0x1c4>
 8007a0a:	f240 5754 	movw	r7, #1364	; 0x554
 8007a0e:	42ba      	cmp	r2, r7
 8007a10:	bf9a      	itte	ls
 8007a12:	0c82      	lsrls	r2, r0, #18
 8007a14:	327c      	addls	r2, #124	; 0x7c
 8007a16:	227e      	movhi	r2, #126	; 0x7e
 8007a18:	e7d4      	b.n	80079c4 <_malloc_r+0x1c4>
 8007a1a:	68bf      	ldr	r7, [r7, #8]
 8007a1c:	45be      	cmp	lr, r7
 8007a1e:	d004      	beq.n	8007a2a <_malloc_r+0x22a>
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	f022 0203 	bic.w	r2, r2, #3
 8007a26:	4290      	cmp	r0, r2
 8007a28:	d3f7      	bcc.n	8007a1a <_malloc_r+0x21a>
 8007a2a:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8007a2e:	e7d7      	b.n	80079e0 <_malloc_r+0x1e0>
 8007a30:	6870      	ldr	r0, [r6, #4]
 8007a32:	68f7      	ldr	r7, [r6, #12]
 8007a34:	f020 0003 	bic.w	r0, r0, #3
 8007a38:	eba0 0a04 	sub.w	sl, r0, r4
 8007a3c:	f1ba 0f0f 	cmp.w	sl, #15
 8007a40:	dd10      	ble.n	8007a64 <_malloc_r+0x264>
 8007a42:	68b2      	ldr	r2, [r6, #8]
 8007a44:	1933      	adds	r3, r6, r4
 8007a46:	f044 0401 	orr.w	r4, r4, #1
 8007a4a:	6074      	str	r4, [r6, #4]
 8007a4c:	60d7      	str	r7, [r2, #12]
 8007a4e:	60ba      	str	r2, [r7, #8]
 8007a50:	f04a 0201 	orr.w	r2, sl, #1
 8007a54:	616b      	str	r3, [r5, #20]
 8007a56:	612b      	str	r3, [r5, #16]
 8007a58:	60d9      	str	r1, [r3, #12]
 8007a5a:	6099      	str	r1, [r3, #8]
 8007a5c:	605a      	str	r2, [r3, #4]
 8007a5e:	f846 a000 	str.w	sl, [r6, r0]
 8007a62:	e6ff      	b.n	8007864 <_malloc_r+0x64>
 8007a64:	f1ba 0f00 	cmp.w	sl, #0
 8007a68:	db0f      	blt.n	8007a8a <_malloc_r+0x28a>
 8007a6a:	4430      	add	r0, r6
 8007a6c:	6843      	ldr	r3, [r0, #4]
 8007a6e:	f043 0301 	orr.w	r3, r3, #1
 8007a72:	6043      	str	r3, [r0, #4]
 8007a74:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8007a78:	4648      	mov	r0, r9
 8007a7a:	60df      	str	r7, [r3, #12]
 8007a7c:	60bb      	str	r3, [r7, #8]
 8007a7e:	f000 f8df 	bl	8007c40 <__malloc_unlock>
 8007a82:	4630      	mov	r0, r6
 8007a84:	b003      	add	sp, #12
 8007a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a8a:	463e      	mov	r6, r7
 8007a8c:	e77a      	b.n	8007984 <_malloc_r+0x184>
 8007a8e:	f85c 0908 	ldr.w	r0, [ip], #-8
 8007a92:	3b01      	subs	r3, #1
 8007a94:	4584      	cmp	ip, r0
 8007a96:	f43f af7e 	beq.w	8007996 <_malloc_r+0x196>
 8007a9a:	e782      	b.n	80079a2 <_malloc_r+0x1a2>
 8007a9c:	20000288 	.word	0x20000288
 8007aa0:	20000290 	.word	0x20000290
 8007aa4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8007aa8:	f8db 6004 	ldr.w	r6, [fp, #4]
 8007aac:	f026 0603 	bic.w	r6, r6, #3
 8007ab0:	42b4      	cmp	r4, r6
 8007ab2:	d803      	bhi.n	8007abc <_malloc_r+0x2bc>
 8007ab4:	1b33      	subs	r3, r6, r4
 8007ab6:	2b0f      	cmp	r3, #15
 8007ab8:	f300 8095 	bgt.w	8007be6 <_malloc_r+0x3e6>
 8007abc:	4a4f      	ldr	r2, [pc, #316]	; (8007bfc <_malloc_r+0x3fc>)
 8007abe:	eb0b 0306 	add.w	r3, fp, r6
 8007ac2:	6817      	ldr	r7, [r2, #0]
 8007ac4:	4a4e      	ldr	r2, [pc, #312]	; (8007c00 <_malloc_r+0x400>)
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	6811      	ldr	r1, [r2, #0]
 8007aca:	4427      	add	r7, r4
 8007acc:	3101      	adds	r1, #1
 8007ace:	d005      	beq.n	8007adc <_malloc_r+0x2dc>
 8007ad0:	494c      	ldr	r1, [pc, #304]	; (8007c04 <_malloc_r+0x404>)
 8007ad2:	3901      	subs	r1, #1
 8007ad4:	440f      	add	r7, r1
 8007ad6:	3101      	adds	r1, #1
 8007ad8:	4249      	negs	r1, r1
 8007ada:	400f      	ands	r7, r1
 8007adc:	4639      	mov	r1, r7
 8007ade:	4648      	mov	r0, r9
 8007ae0:	9201      	str	r2, [sp, #4]
 8007ae2:	9300      	str	r3, [sp, #0]
 8007ae4:	f000 fb84 	bl	80081f0 <_sbrk_r>
 8007ae8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007aec:	4680      	mov	r8, r0
 8007aee:	d055      	beq.n	8007b9c <_malloc_r+0x39c>
 8007af0:	9b00      	ldr	r3, [sp, #0]
 8007af2:	9a01      	ldr	r2, [sp, #4]
 8007af4:	4283      	cmp	r3, r0
 8007af6:	d901      	bls.n	8007afc <_malloc_r+0x2fc>
 8007af8:	45ab      	cmp	fp, r5
 8007afa:	d14f      	bne.n	8007b9c <_malloc_r+0x39c>
 8007afc:	4842      	ldr	r0, [pc, #264]	; (8007c08 <_malloc_r+0x408>)
 8007afe:	4543      	cmp	r3, r8
 8007b00:	6801      	ldr	r1, [r0, #0]
 8007b02:	4682      	mov	sl, r0
 8007b04:	eb07 0e01 	add.w	lr, r7, r1
 8007b08:	f8c0 e000 	str.w	lr, [r0]
 8007b0c:	493f      	ldr	r1, [pc, #252]	; (8007c0c <_malloc_r+0x40c>)
 8007b0e:	d113      	bne.n	8007b38 <_malloc_r+0x338>
 8007b10:	420b      	tst	r3, r1
 8007b12:	d111      	bne.n	8007b38 <_malloc_r+0x338>
 8007b14:	68ab      	ldr	r3, [r5, #8]
 8007b16:	443e      	add	r6, r7
 8007b18:	f046 0601 	orr.w	r6, r6, #1
 8007b1c:	605e      	str	r6, [r3, #4]
 8007b1e:	4a3c      	ldr	r2, [pc, #240]	; (8007c10 <_malloc_r+0x410>)
 8007b20:	f8da 3000 	ldr.w	r3, [sl]
 8007b24:	6811      	ldr	r1, [r2, #0]
 8007b26:	428b      	cmp	r3, r1
 8007b28:	bf88      	it	hi
 8007b2a:	6013      	strhi	r3, [r2, #0]
 8007b2c:	4a39      	ldr	r2, [pc, #228]	; (8007c14 <_malloc_r+0x414>)
 8007b2e:	6811      	ldr	r1, [r2, #0]
 8007b30:	428b      	cmp	r3, r1
 8007b32:	bf88      	it	hi
 8007b34:	6013      	strhi	r3, [r2, #0]
 8007b36:	e031      	b.n	8007b9c <_malloc_r+0x39c>
 8007b38:	6810      	ldr	r0, [r2, #0]
 8007b3a:	3001      	adds	r0, #1
 8007b3c:	bf1b      	ittet	ne
 8007b3e:	eba8 0303 	subne.w	r3, r8, r3
 8007b42:	4473      	addne	r3, lr
 8007b44:	f8c2 8000 	streq.w	r8, [r2]
 8007b48:	f8ca 3000 	strne.w	r3, [sl]
 8007b4c:	f018 0007 	ands.w	r0, r8, #7
 8007b50:	bf1c      	itt	ne
 8007b52:	f1c0 0008 	rsbne	r0, r0, #8
 8007b56:	4480      	addne	r8, r0
 8007b58:	4b2a      	ldr	r3, [pc, #168]	; (8007c04 <_malloc_r+0x404>)
 8007b5a:	4447      	add	r7, r8
 8007b5c:	4418      	add	r0, r3
 8007b5e:	400f      	ands	r7, r1
 8007b60:	1bc7      	subs	r7, r0, r7
 8007b62:	4639      	mov	r1, r7
 8007b64:	4648      	mov	r0, r9
 8007b66:	f000 fb43 	bl	80081f0 <_sbrk_r>
 8007b6a:	1c43      	adds	r3, r0, #1
 8007b6c:	bf04      	itt	eq
 8007b6e:	4640      	moveq	r0, r8
 8007b70:	2700      	moveq	r7, #0
 8007b72:	f8da 3000 	ldr.w	r3, [sl]
 8007b76:	eba0 0008 	sub.w	r0, r0, r8
 8007b7a:	443b      	add	r3, r7
 8007b7c:	4407      	add	r7, r0
 8007b7e:	f047 0701 	orr.w	r7, r7, #1
 8007b82:	45ab      	cmp	fp, r5
 8007b84:	f8c5 8008 	str.w	r8, [r5, #8]
 8007b88:	f8ca 3000 	str.w	r3, [sl]
 8007b8c:	f8c8 7004 	str.w	r7, [r8, #4]
 8007b90:	d0c5      	beq.n	8007b1e <_malloc_r+0x31e>
 8007b92:	2e0f      	cmp	r6, #15
 8007b94:	d810      	bhi.n	8007bb8 <_malloc_r+0x3b8>
 8007b96:	2301      	movs	r3, #1
 8007b98:	f8c8 3004 	str.w	r3, [r8, #4]
 8007b9c:	68ab      	ldr	r3, [r5, #8]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	f022 0203 	bic.w	r2, r2, #3
 8007ba4:	4294      	cmp	r4, r2
 8007ba6:	eba2 0304 	sub.w	r3, r2, r4
 8007baa:	d801      	bhi.n	8007bb0 <_malloc_r+0x3b0>
 8007bac:	2b0f      	cmp	r3, #15
 8007bae:	dc1a      	bgt.n	8007be6 <_malloc_r+0x3e6>
 8007bb0:	4648      	mov	r0, r9
 8007bb2:	f000 f845 	bl	8007c40 <__malloc_unlock>
 8007bb6:	e630      	b.n	800781a <_malloc_r+0x1a>
 8007bb8:	2205      	movs	r2, #5
 8007bba:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007bbe:	3e0c      	subs	r6, #12
 8007bc0:	f026 0607 	bic.w	r6, r6, #7
 8007bc4:	f003 0301 	and.w	r3, r3, #1
 8007bc8:	4333      	orrs	r3, r6
 8007bca:	f8cb 3004 	str.w	r3, [fp, #4]
 8007bce:	2e0f      	cmp	r6, #15
 8007bd0:	eb0b 0306 	add.w	r3, fp, r6
 8007bd4:	605a      	str	r2, [r3, #4]
 8007bd6:	609a      	str	r2, [r3, #8]
 8007bd8:	d9a1      	bls.n	8007b1e <_malloc_r+0x31e>
 8007bda:	f10b 0108 	add.w	r1, fp, #8
 8007bde:	4648      	mov	r0, r9
 8007be0:	f000 fc14 	bl	800840c <_free_r>
 8007be4:	e79b      	b.n	8007b1e <_malloc_r+0x31e>
 8007be6:	68ae      	ldr	r6, [r5, #8]
 8007be8:	f044 0201 	orr.w	r2, r4, #1
 8007bec:	f043 0301 	orr.w	r3, r3, #1
 8007bf0:	4434      	add	r4, r6
 8007bf2:	6072      	str	r2, [r6, #4]
 8007bf4:	60ac      	str	r4, [r5, #8]
 8007bf6:	6063      	str	r3, [r4, #4]
 8007bf8:	e634      	b.n	8007864 <_malloc_r+0x64>
 8007bfa:	bf00      	nop
 8007bfc:	20000b58 	.word	0x20000b58
 8007c00:	20000690 	.word	0x20000690
 8007c04:	00000080 	.word	0x00000080
 8007c08:	20000b28 	.word	0x20000b28
 8007c0c:	0000007f 	.word	0x0000007f
 8007c10:	20000b50 	.word	0x20000b50
 8007c14:	20000b54 	.word	0x20000b54

08007c18 <memchr>:
 8007c18:	b510      	push	{r4, lr}
 8007c1a:	b2c9      	uxtb	r1, r1
 8007c1c:	4402      	add	r2, r0
 8007c1e:	4290      	cmp	r0, r2
 8007c20:	4603      	mov	r3, r0
 8007c22:	d101      	bne.n	8007c28 <memchr+0x10>
 8007c24:	2000      	movs	r0, #0
 8007c26:	bd10      	pop	{r4, pc}
 8007c28:	781c      	ldrb	r4, [r3, #0]
 8007c2a:	3001      	adds	r0, #1
 8007c2c:	428c      	cmp	r4, r1
 8007c2e:	d1f6      	bne.n	8007c1e <memchr+0x6>
 8007c30:	4618      	mov	r0, r3
 8007c32:	bd10      	pop	{r4, pc}

08007c34 <__malloc_lock>:
 8007c34:	4801      	ldr	r0, [pc, #4]	; (8007c3c <__malloc_lock+0x8>)
 8007c36:	f7ff bdd9 	b.w	80077ec <__retarget_lock_acquire_recursive>
 8007c3a:	bf00      	nop
 8007c3c:	20001cfc 	.word	0x20001cfc

08007c40 <__malloc_unlock>:
 8007c40:	4801      	ldr	r0, [pc, #4]	; (8007c48 <__malloc_unlock+0x8>)
 8007c42:	f7ff bdd4 	b.w	80077ee <__retarget_lock_release_recursive>
 8007c46:	bf00      	nop
 8007c48:	20001cfc 	.word	0x20001cfc

08007c4c <_Balloc>:
 8007c4c:	b570      	push	{r4, r5, r6, lr}
 8007c4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c50:	4604      	mov	r4, r0
 8007c52:	460e      	mov	r6, r1
 8007c54:	b93d      	cbnz	r5, 8007c66 <_Balloc+0x1a>
 8007c56:	2010      	movs	r0, #16
 8007c58:	f7ff fdca 	bl	80077f0 <malloc>
 8007c5c:	6260      	str	r0, [r4, #36]	; 0x24
 8007c5e:	6045      	str	r5, [r0, #4]
 8007c60:	6085      	str	r5, [r0, #8]
 8007c62:	6005      	str	r5, [r0, #0]
 8007c64:	60c5      	str	r5, [r0, #12]
 8007c66:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007c68:	68eb      	ldr	r3, [r5, #12]
 8007c6a:	b183      	cbz	r3, 8007c8e <_Balloc+0x42>
 8007c6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c6e:	68db      	ldr	r3, [r3, #12]
 8007c70:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007c74:	b9b8      	cbnz	r0, 8007ca6 <_Balloc+0x5a>
 8007c76:	2101      	movs	r1, #1
 8007c78:	fa01 f506 	lsl.w	r5, r1, r6
 8007c7c:	1d6a      	adds	r2, r5, #5
 8007c7e:	0092      	lsls	r2, r2, #2
 8007c80:	4620      	mov	r0, r4
 8007c82:	f000 fb3f 	bl	8008304 <_calloc_r>
 8007c86:	b160      	cbz	r0, 8007ca2 <_Balloc+0x56>
 8007c88:	6046      	str	r6, [r0, #4]
 8007c8a:	6085      	str	r5, [r0, #8]
 8007c8c:	e00e      	b.n	8007cac <_Balloc+0x60>
 8007c8e:	2221      	movs	r2, #33	; 0x21
 8007c90:	2104      	movs	r1, #4
 8007c92:	4620      	mov	r0, r4
 8007c94:	f000 fb36 	bl	8008304 <_calloc_r>
 8007c98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c9a:	60e8      	str	r0, [r5, #12]
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1e4      	bne.n	8007c6c <_Balloc+0x20>
 8007ca2:	2000      	movs	r0, #0
 8007ca4:	bd70      	pop	{r4, r5, r6, pc}
 8007ca6:	6802      	ldr	r2, [r0, #0]
 8007ca8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007cac:	2300      	movs	r3, #0
 8007cae:	6103      	str	r3, [r0, #16]
 8007cb0:	60c3      	str	r3, [r0, #12]
 8007cb2:	bd70      	pop	{r4, r5, r6, pc}

08007cb4 <_Bfree>:
 8007cb4:	b570      	push	{r4, r5, r6, lr}
 8007cb6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007cb8:	4606      	mov	r6, r0
 8007cba:	460d      	mov	r5, r1
 8007cbc:	b93c      	cbnz	r4, 8007cce <_Bfree+0x1a>
 8007cbe:	2010      	movs	r0, #16
 8007cc0:	f7ff fd96 	bl	80077f0 <malloc>
 8007cc4:	6270      	str	r0, [r6, #36]	; 0x24
 8007cc6:	6044      	str	r4, [r0, #4]
 8007cc8:	6084      	str	r4, [r0, #8]
 8007cca:	6004      	str	r4, [r0, #0]
 8007ccc:	60c4      	str	r4, [r0, #12]
 8007cce:	b13d      	cbz	r5, 8007ce0 <_Bfree+0x2c>
 8007cd0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007cd2:	686a      	ldr	r2, [r5, #4]
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cda:	6029      	str	r1, [r5, #0]
 8007cdc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007ce0:	bd70      	pop	{r4, r5, r6, pc}

08007ce2 <__multadd>:
 8007ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce6:	461f      	mov	r7, r3
 8007ce8:	4606      	mov	r6, r0
 8007cea:	460c      	mov	r4, r1
 8007cec:	2300      	movs	r3, #0
 8007cee:	690d      	ldr	r5, [r1, #16]
 8007cf0:	f101 0e14 	add.w	lr, r1, #20
 8007cf4:	f8de 0000 	ldr.w	r0, [lr]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	b281      	uxth	r1, r0
 8007cfc:	fb02 7101 	mla	r1, r2, r1, r7
 8007d00:	0c00      	lsrs	r0, r0, #16
 8007d02:	0c0f      	lsrs	r7, r1, #16
 8007d04:	fb02 7000 	mla	r0, r2, r0, r7
 8007d08:	b289      	uxth	r1, r1
 8007d0a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007d0e:	429d      	cmp	r5, r3
 8007d10:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007d14:	f84e 1b04 	str.w	r1, [lr], #4
 8007d18:	dcec      	bgt.n	8007cf4 <__multadd+0x12>
 8007d1a:	b1d7      	cbz	r7, 8007d52 <__multadd+0x70>
 8007d1c:	68a3      	ldr	r3, [r4, #8]
 8007d1e:	429d      	cmp	r5, r3
 8007d20:	db12      	blt.n	8007d48 <__multadd+0x66>
 8007d22:	6861      	ldr	r1, [r4, #4]
 8007d24:	4630      	mov	r0, r6
 8007d26:	3101      	adds	r1, #1
 8007d28:	f7ff ff90 	bl	8007c4c <_Balloc>
 8007d2c:	4680      	mov	r8, r0
 8007d2e:	6922      	ldr	r2, [r4, #16]
 8007d30:	f104 010c 	add.w	r1, r4, #12
 8007d34:	3202      	adds	r2, #2
 8007d36:	0092      	lsls	r2, r2, #2
 8007d38:	300c      	adds	r0, #12
 8007d3a:	f7fd fec1 	bl	8005ac0 <memcpy>
 8007d3e:	4621      	mov	r1, r4
 8007d40:	4630      	mov	r0, r6
 8007d42:	f7ff ffb7 	bl	8007cb4 <_Bfree>
 8007d46:	4644      	mov	r4, r8
 8007d48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d4c:	3501      	adds	r5, #1
 8007d4e:	615f      	str	r7, [r3, #20]
 8007d50:	6125      	str	r5, [r4, #16]
 8007d52:	4620      	mov	r0, r4
 8007d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007d58 <__hi0bits>:
 8007d58:	0c02      	lsrs	r2, r0, #16
 8007d5a:	0412      	lsls	r2, r2, #16
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	b9b2      	cbnz	r2, 8007d8e <__hi0bits+0x36>
 8007d60:	0403      	lsls	r3, r0, #16
 8007d62:	2010      	movs	r0, #16
 8007d64:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007d68:	bf04      	itt	eq
 8007d6a:	021b      	lsleq	r3, r3, #8
 8007d6c:	3008      	addeq	r0, #8
 8007d6e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007d72:	bf04      	itt	eq
 8007d74:	011b      	lsleq	r3, r3, #4
 8007d76:	3004      	addeq	r0, #4
 8007d78:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007d7c:	bf04      	itt	eq
 8007d7e:	009b      	lsleq	r3, r3, #2
 8007d80:	3002      	addeq	r0, #2
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	db06      	blt.n	8007d94 <__hi0bits+0x3c>
 8007d86:	005b      	lsls	r3, r3, #1
 8007d88:	d503      	bpl.n	8007d92 <__hi0bits+0x3a>
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	4770      	bx	lr
 8007d8e:	2000      	movs	r0, #0
 8007d90:	e7e8      	b.n	8007d64 <__hi0bits+0xc>
 8007d92:	2020      	movs	r0, #32
 8007d94:	4770      	bx	lr

08007d96 <__lo0bits>:
 8007d96:	6803      	ldr	r3, [r0, #0]
 8007d98:	4601      	mov	r1, r0
 8007d9a:	f013 0207 	ands.w	r2, r3, #7
 8007d9e:	d00b      	beq.n	8007db8 <__lo0bits+0x22>
 8007da0:	07da      	lsls	r2, r3, #31
 8007da2:	d423      	bmi.n	8007dec <__lo0bits+0x56>
 8007da4:	0798      	lsls	r0, r3, #30
 8007da6:	bf49      	itett	mi
 8007da8:	085b      	lsrmi	r3, r3, #1
 8007daa:	089b      	lsrpl	r3, r3, #2
 8007dac:	2001      	movmi	r0, #1
 8007dae:	600b      	strmi	r3, [r1, #0]
 8007db0:	bf5c      	itt	pl
 8007db2:	600b      	strpl	r3, [r1, #0]
 8007db4:	2002      	movpl	r0, #2
 8007db6:	4770      	bx	lr
 8007db8:	b298      	uxth	r0, r3
 8007dba:	b9a8      	cbnz	r0, 8007de8 <__lo0bits+0x52>
 8007dbc:	2010      	movs	r0, #16
 8007dbe:	0c1b      	lsrs	r3, r3, #16
 8007dc0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007dc4:	bf04      	itt	eq
 8007dc6:	0a1b      	lsreq	r3, r3, #8
 8007dc8:	3008      	addeq	r0, #8
 8007dca:	071a      	lsls	r2, r3, #28
 8007dcc:	bf04      	itt	eq
 8007dce:	091b      	lsreq	r3, r3, #4
 8007dd0:	3004      	addeq	r0, #4
 8007dd2:	079a      	lsls	r2, r3, #30
 8007dd4:	bf04      	itt	eq
 8007dd6:	089b      	lsreq	r3, r3, #2
 8007dd8:	3002      	addeq	r0, #2
 8007dda:	07da      	lsls	r2, r3, #31
 8007ddc:	d402      	bmi.n	8007de4 <__lo0bits+0x4e>
 8007dde:	085b      	lsrs	r3, r3, #1
 8007de0:	d006      	beq.n	8007df0 <__lo0bits+0x5a>
 8007de2:	3001      	adds	r0, #1
 8007de4:	600b      	str	r3, [r1, #0]
 8007de6:	4770      	bx	lr
 8007de8:	4610      	mov	r0, r2
 8007dea:	e7e9      	b.n	8007dc0 <__lo0bits+0x2a>
 8007dec:	2000      	movs	r0, #0
 8007dee:	4770      	bx	lr
 8007df0:	2020      	movs	r0, #32
 8007df2:	4770      	bx	lr

08007df4 <__i2b>:
 8007df4:	b510      	push	{r4, lr}
 8007df6:	460c      	mov	r4, r1
 8007df8:	2101      	movs	r1, #1
 8007dfa:	f7ff ff27 	bl	8007c4c <_Balloc>
 8007dfe:	2201      	movs	r2, #1
 8007e00:	6144      	str	r4, [r0, #20]
 8007e02:	6102      	str	r2, [r0, #16]
 8007e04:	bd10      	pop	{r4, pc}

08007e06 <__multiply>:
 8007e06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e0a:	4614      	mov	r4, r2
 8007e0c:	690a      	ldr	r2, [r1, #16]
 8007e0e:	6923      	ldr	r3, [r4, #16]
 8007e10:	4689      	mov	r9, r1
 8007e12:	429a      	cmp	r2, r3
 8007e14:	bfbe      	ittt	lt
 8007e16:	460b      	movlt	r3, r1
 8007e18:	46a1      	movlt	r9, r4
 8007e1a:	461c      	movlt	r4, r3
 8007e1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e20:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007e24:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007e28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e2c:	eb07 060a 	add.w	r6, r7, sl
 8007e30:	429e      	cmp	r6, r3
 8007e32:	bfc8      	it	gt
 8007e34:	3101      	addgt	r1, #1
 8007e36:	f7ff ff09 	bl	8007c4c <_Balloc>
 8007e3a:	f100 0514 	add.w	r5, r0, #20
 8007e3e:	462b      	mov	r3, r5
 8007e40:	2200      	movs	r2, #0
 8007e42:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e46:	4543      	cmp	r3, r8
 8007e48:	d316      	bcc.n	8007e78 <__multiply+0x72>
 8007e4a:	f104 0214 	add.w	r2, r4, #20
 8007e4e:	f109 0114 	add.w	r1, r9, #20
 8007e52:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007e56:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007e5a:	9301      	str	r3, [sp, #4]
 8007e5c:	9c01      	ldr	r4, [sp, #4]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	4294      	cmp	r4, r2
 8007e62:	d80c      	bhi.n	8007e7e <__multiply+0x78>
 8007e64:	2e00      	cmp	r6, #0
 8007e66:	dd03      	ble.n	8007e70 <__multiply+0x6a>
 8007e68:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d054      	beq.n	8007f1a <__multiply+0x114>
 8007e70:	6106      	str	r6, [r0, #16]
 8007e72:	b003      	add	sp, #12
 8007e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e78:	f843 2b04 	str.w	r2, [r3], #4
 8007e7c:	e7e3      	b.n	8007e46 <__multiply+0x40>
 8007e7e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e82:	3204      	adds	r2, #4
 8007e84:	f1ba 0f00 	cmp.w	sl, #0
 8007e88:	d020      	beq.n	8007ecc <__multiply+0xc6>
 8007e8a:	46ae      	mov	lr, r5
 8007e8c:	4689      	mov	r9, r1
 8007e8e:	f04f 0c00 	mov.w	ip, #0
 8007e92:	f859 4b04 	ldr.w	r4, [r9], #4
 8007e96:	f8be b000 	ldrh.w	fp, [lr]
 8007e9a:	b2a3      	uxth	r3, r4
 8007e9c:	fb0a b303 	mla	r3, sl, r3, fp
 8007ea0:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8007ea4:	f8de 4000 	ldr.w	r4, [lr]
 8007ea8:	4463      	add	r3, ip
 8007eaa:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007eae:	fb0a c40b 	mla	r4, sl, fp, ip
 8007eb2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007ebc:	454f      	cmp	r7, r9
 8007ebe:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007ec2:	f84e 3b04 	str.w	r3, [lr], #4
 8007ec6:	d8e4      	bhi.n	8007e92 <__multiply+0x8c>
 8007ec8:	f8ce c000 	str.w	ip, [lr]
 8007ecc:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007ed0:	f1b9 0f00 	cmp.w	r9, #0
 8007ed4:	d01f      	beq.n	8007f16 <__multiply+0x110>
 8007ed6:	46ae      	mov	lr, r5
 8007ed8:	468c      	mov	ip, r1
 8007eda:	f04f 0a00 	mov.w	sl, #0
 8007ede:	682b      	ldr	r3, [r5, #0]
 8007ee0:	f8bc 4000 	ldrh.w	r4, [ip]
 8007ee4:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	fb09 b404 	mla	r4, r9, r4, fp
 8007eee:	44a2      	add	sl, r4
 8007ef0:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007ef4:	f84e 3b04 	str.w	r3, [lr], #4
 8007ef8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007efc:	f8be 4000 	ldrh.w	r4, [lr]
 8007f00:	0c1b      	lsrs	r3, r3, #16
 8007f02:	fb09 4303 	mla	r3, r9, r3, r4
 8007f06:	4567      	cmp	r7, ip
 8007f08:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007f0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f10:	d8e6      	bhi.n	8007ee0 <__multiply+0xda>
 8007f12:	f8ce 3000 	str.w	r3, [lr]
 8007f16:	3504      	adds	r5, #4
 8007f18:	e7a0      	b.n	8007e5c <__multiply+0x56>
 8007f1a:	3e01      	subs	r6, #1
 8007f1c:	e7a2      	b.n	8007e64 <__multiply+0x5e>
	...

08007f20 <__pow5mult>:
 8007f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f24:	4615      	mov	r5, r2
 8007f26:	f012 0203 	ands.w	r2, r2, #3
 8007f2a:	4606      	mov	r6, r0
 8007f2c:	460f      	mov	r7, r1
 8007f2e:	d007      	beq.n	8007f40 <__pow5mult+0x20>
 8007f30:	4c21      	ldr	r4, [pc, #132]	; (8007fb8 <__pow5mult+0x98>)
 8007f32:	3a01      	subs	r2, #1
 8007f34:	2300      	movs	r3, #0
 8007f36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f3a:	f7ff fed2 	bl	8007ce2 <__multadd>
 8007f3e:	4607      	mov	r7, r0
 8007f40:	10ad      	asrs	r5, r5, #2
 8007f42:	d035      	beq.n	8007fb0 <__pow5mult+0x90>
 8007f44:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f46:	b93c      	cbnz	r4, 8007f58 <__pow5mult+0x38>
 8007f48:	2010      	movs	r0, #16
 8007f4a:	f7ff fc51 	bl	80077f0 <malloc>
 8007f4e:	6270      	str	r0, [r6, #36]	; 0x24
 8007f50:	6044      	str	r4, [r0, #4]
 8007f52:	6084      	str	r4, [r0, #8]
 8007f54:	6004      	str	r4, [r0, #0]
 8007f56:	60c4      	str	r4, [r0, #12]
 8007f58:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f60:	b94c      	cbnz	r4, 8007f76 <__pow5mult+0x56>
 8007f62:	f240 2171 	movw	r1, #625	; 0x271
 8007f66:	4630      	mov	r0, r6
 8007f68:	f7ff ff44 	bl	8007df4 <__i2b>
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	4604      	mov	r4, r0
 8007f70:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f74:	6003      	str	r3, [r0, #0]
 8007f76:	f04f 0800 	mov.w	r8, #0
 8007f7a:	07eb      	lsls	r3, r5, #31
 8007f7c:	d50a      	bpl.n	8007f94 <__pow5mult+0x74>
 8007f7e:	4639      	mov	r1, r7
 8007f80:	4622      	mov	r2, r4
 8007f82:	4630      	mov	r0, r6
 8007f84:	f7ff ff3f 	bl	8007e06 <__multiply>
 8007f88:	4681      	mov	r9, r0
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	f7ff fe91 	bl	8007cb4 <_Bfree>
 8007f92:	464f      	mov	r7, r9
 8007f94:	106d      	asrs	r5, r5, #1
 8007f96:	d00b      	beq.n	8007fb0 <__pow5mult+0x90>
 8007f98:	6820      	ldr	r0, [r4, #0]
 8007f9a:	b938      	cbnz	r0, 8007fac <__pow5mult+0x8c>
 8007f9c:	4622      	mov	r2, r4
 8007f9e:	4621      	mov	r1, r4
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f7ff ff30 	bl	8007e06 <__multiply>
 8007fa6:	6020      	str	r0, [r4, #0]
 8007fa8:	f8c0 8000 	str.w	r8, [r0]
 8007fac:	4604      	mov	r4, r0
 8007fae:	e7e4      	b.n	8007f7a <__pow5mult+0x5a>
 8007fb0:	4638      	mov	r0, r7
 8007fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fb6:	bf00      	nop
 8007fb8:	0800d170 	.word	0x0800d170

08007fbc <__lshift>:
 8007fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fc0:	460c      	mov	r4, r1
 8007fc2:	4607      	mov	r7, r0
 8007fc4:	4616      	mov	r6, r2
 8007fc6:	6923      	ldr	r3, [r4, #16]
 8007fc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007fcc:	eb0a 0903 	add.w	r9, sl, r3
 8007fd0:	6849      	ldr	r1, [r1, #4]
 8007fd2:	68a3      	ldr	r3, [r4, #8]
 8007fd4:	f109 0501 	add.w	r5, r9, #1
 8007fd8:	42ab      	cmp	r3, r5
 8007fda:	db31      	blt.n	8008040 <__lshift+0x84>
 8007fdc:	4638      	mov	r0, r7
 8007fde:	f7ff fe35 	bl	8007c4c <_Balloc>
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	4680      	mov	r8, r0
 8007fe6:	4611      	mov	r1, r2
 8007fe8:	f100 0314 	add.w	r3, r0, #20
 8007fec:	4552      	cmp	r2, sl
 8007fee:	db2a      	blt.n	8008046 <__lshift+0x8a>
 8007ff0:	6920      	ldr	r0, [r4, #16]
 8007ff2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ff6:	f104 0114 	add.w	r1, r4, #20
 8007ffa:	f016 021f 	ands.w	r2, r6, #31
 8007ffe:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008002:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008006:	d022      	beq.n	800804e <__lshift+0x92>
 8008008:	2000      	movs	r0, #0
 800800a:	f1c2 0c20 	rsb	ip, r2, #32
 800800e:	680e      	ldr	r6, [r1, #0]
 8008010:	4096      	lsls	r6, r2
 8008012:	4330      	orrs	r0, r6
 8008014:	f843 0b04 	str.w	r0, [r3], #4
 8008018:	f851 0b04 	ldr.w	r0, [r1], #4
 800801c:	458e      	cmp	lr, r1
 800801e:	fa20 f00c 	lsr.w	r0, r0, ip
 8008022:	d8f4      	bhi.n	800800e <__lshift+0x52>
 8008024:	6018      	str	r0, [r3, #0]
 8008026:	b108      	cbz	r0, 800802c <__lshift+0x70>
 8008028:	f109 0502 	add.w	r5, r9, #2
 800802c:	3d01      	subs	r5, #1
 800802e:	4638      	mov	r0, r7
 8008030:	f8c8 5010 	str.w	r5, [r8, #16]
 8008034:	4621      	mov	r1, r4
 8008036:	f7ff fe3d 	bl	8007cb4 <_Bfree>
 800803a:	4640      	mov	r0, r8
 800803c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008040:	3101      	adds	r1, #1
 8008042:	005b      	lsls	r3, r3, #1
 8008044:	e7c8      	b.n	8007fd8 <__lshift+0x1c>
 8008046:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800804a:	3201      	adds	r2, #1
 800804c:	e7ce      	b.n	8007fec <__lshift+0x30>
 800804e:	3b04      	subs	r3, #4
 8008050:	f851 2b04 	ldr.w	r2, [r1], #4
 8008054:	458e      	cmp	lr, r1
 8008056:	f843 2f04 	str.w	r2, [r3, #4]!
 800805a:	d8f9      	bhi.n	8008050 <__lshift+0x94>
 800805c:	e7e6      	b.n	800802c <__lshift+0x70>

0800805e <__mcmp>:
 800805e:	6903      	ldr	r3, [r0, #16]
 8008060:	690a      	ldr	r2, [r1, #16]
 8008062:	b530      	push	{r4, r5, lr}
 8008064:	1a9b      	subs	r3, r3, r2
 8008066:	d10c      	bne.n	8008082 <__mcmp+0x24>
 8008068:	0092      	lsls	r2, r2, #2
 800806a:	3014      	adds	r0, #20
 800806c:	3114      	adds	r1, #20
 800806e:	1884      	adds	r4, r0, r2
 8008070:	4411      	add	r1, r2
 8008072:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008076:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800807a:	4295      	cmp	r5, r2
 800807c:	d003      	beq.n	8008086 <__mcmp+0x28>
 800807e:	d305      	bcc.n	800808c <__mcmp+0x2e>
 8008080:	2301      	movs	r3, #1
 8008082:	4618      	mov	r0, r3
 8008084:	bd30      	pop	{r4, r5, pc}
 8008086:	42a0      	cmp	r0, r4
 8008088:	d3f3      	bcc.n	8008072 <__mcmp+0x14>
 800808a:	e7fa      	b.n	8008082 <__mcmp+0x24>
 800808c:	f04f 33ff 	mov.w	r3, #4294967295
 8008090:	e7f7      	b.n	8008082 <__mcmp+0x24>

08008092 <__mdiff>:
 8008092:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008096:	460d      	mov	r5, r1
 8008098:	4607      	mov	r7, r0
 800809a:	4611      	mov	r1, r2
 800809c:	4628      	mov	r0, r5
 800809e:	4614      	mov	r4, r2
 80080a0:	f7ff ffdd 	bl	800805e <__mcmp>
 80080a4:	1e06      	subs	r6, r0, #0
 80080a6:	d108      	bne.n	80080ba <__mdiff+0x28>
 80080a8:	4631      	mov	r1, r6
 80080aa:	4638      	mov	r0, r7
 80080ac:	f7ff fdce 	bl	8007c4c <_Balloc>
 80080b0:	2301      	movs	r3, #1
 80080b2:	6146      	str	r6, [r0, #20]
 80080b4:	6103      	str	r3, [r0, #16]
 80080b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ba:	bfa4      	itt	ge
 80080bc:	4623      	movge	r3, r4
 80080be:	462c      	movge	r4, r5
 80080c0:	4638      	mov	r0, r7
 80080c2:	6861      	ldr	r1, [r4, #4]
 80080c4:	bfa6      	itte	ge
 80080c6:	461d      	movge	r5, r3
 80080c8:	2600      	movge	r6, #0
 80080ca:	2601      	movlt	r6, #1
 80080cc:	f7ff fdbe 	bl	8007c4c <_Balloc>
 80080d0:	f04f 0c00 	mov.w	ip, #0
 80080d4:	60c6      	str	r6, [r0, #12]
 80080d6:	692b      	ldr	r3, [r5, #16]
 80080d8:	6926      	ldr	r6, [r4, #16]
 80080da:	f104 0214 	add.w	r2, r4, #20
 80080de:	f105 0914 	add.w	r9, r5, #20
 80080e2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80080e6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80080ea:	f100 0114 	add.w	r1, r0, #20
 80080ee:	f852 ab04 	ldr.w	sl, [r2], #4
 80080f2:	f859 5b04 	ldr.w	r5, [r9], #4
 80080f6:	fa1f f38a 	uxth.w	r3, sl
 80080fa:	4463      	add	r3, ip
 80080fc:	b2ac      	uxth	r4, r5
 80080fe:	1b1b      	subs	r3, r3, r4
 8008100:	0c2c      	lsrs	r4, r5, #16
 8008102:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8008106:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800810a:	b29b      	uxth	r3, r3
 800810c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008110:	45c8      	cmp	r8, r9
 8008112:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008116:	4696      	mov	lr, r2
 8008118:	f841 4b04 	str.w	r4, [r1], #4
 800811c:	d8e7      	bhi.n	80080ee <__mdiff+0x5c>
 800811e:	45be      	cmp	lr, r7
 8008120:	d305      	bcc.n	800812e <__mdiff+0x9c>
 8008122:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008126:	b18b      	cbz	r3, 800814c <__mdiff+0xba>
 8008128:	6106      	str	r6, [r0, #16]
 800812a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800812e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008132:	b2a2      	uxth	r2, r4
 8008134:	4462      	add	r2, ip
 8008136:	1413      	asrs	r3, r2, #16
 8008138:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800813c:	b292      	uxth	r2, r2
 800813e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008142:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008146:	f841 2b04 	str.w	r2, [r1], #4
 800814a:	e7e8      	b.n	800811e <__mdiff+0x8c>
 800814c:	3e01      	subs	r6, #1
 800814e:	e7e8      	b.n	8008122 <__mdiff+0x90>

08008150 <__d2b>:
 8008150:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008154:	461c      	mov	r4, r3
 8008156:	2101      	movs	r1, #1
 8008158:	4690      	mov	r8, r2
 800815a:	9e08      	ldr	r6, [sp, #32]
 800815c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800815e:	f7ff fd75 	bl	8007c4c <_Balloc>
 8008162:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8008166:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800816a:	4607      	mov	r7, r0
 800816c:	bb34      	cbnz	r4, 80081bc <__d2b+0x6c>
 800816e:	9201      	str	r2, [sp, #4]
 8008170:	f1b8 0f00 	cmp.w	r8, #0
 8008174:	d027      	beq.n	80081c6 <__d2b+0x76>
 8008176:	a802      	add	r0, sp, #8
 8008178:	f840 8d08 	str.w	r8, [r0, #-8]!
 800817c:	f7ff fe0b 	bl	8007d96 <__lo0bits>
 8008180:	9900      	ldr	r1, [sp, #0]
 8008182:	b1f0      	cbz	r0, 80081c2 <__d2b+0x72>
 8008184:	9a01      	ldr	r2, [sp, #4]
 8008186:	f1c0 0320 	rsb	r3, r0, #32
 800818a:	fa02 f303 	lsl.w	r3, r2, r3
 800818e:	430b      	orrs	r3, r1
 8008190:	40c2      	lsrs	r2, r0
 8008192:	617b      	str	r3, [r7, #20]
 8008194:	9201      	str	r2, [sp, #4]
 8008196:	9b01      	ldr	r3, [sp, #4]
 8008198:	2b00      	cmp	r3, #0
 800819a:	bf14      	ite	ne
 800819c:	2102      	movne	r1, #2
 800819e:	2101      	moveq	r1, #1
 80081a0:	61bb      	str	r3, [r7, #24]
 80081a2:	6139      	str	r1, [r7, #16]
 80081a4:	b1c4      	cbz	r4, 80081d8 <__d2b+0x88>
 80081a6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80081aa:	4404      	add	r4, r0
 80081ac:	6034      	str	r4, [r6, #0]
 80081ae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081b2:	6028      	str	r0, [r5, #0]
 80081b4:	4638      	mov	r0, r7
 80081b6:	b002      	add	sp, #8
 80081b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081bc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80081c0:	e7d5      	b.n	800816e <__d2b+0x1e>
 80081c2:	6179      	str	r1, [r7, #20]
 80081c4:	e7e7      	b.n	8008196 <__d2b+0x46>
 80081c6:	a801      	add	r0, sp, #4
 80081c8:	f7ff fde5 	bl	8007d96 <__lo0bits>
 80081cc:	2101      	movs	r1, #1
 80081ce:	9b01      	ldr	r3, [sp, #4]
 80081d0:	6139      	str	r1, [r7, #16]
 80081d2:	617b      	str	r3, [r7, #20]
 80081d4:	3020      	adds	r0, #32
 80081d6:	e7e5      	b.n	80081a4 <__d2b+0x54>
 80081d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081dc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80081e0:	6030      	str	r0, [r6, #0]
 80081e2:	6918      	ldr	r0, [r3, #16]
 80081e4:	f7ff fdb8 	bl	8007d58 <__hi0bits>
 80081e8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80081ec:	e7e1      	b.n	80081b2 <__d2b+0x62>
	...

080081f0 <_sbrk_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	2300      	movs	r3, #0
 80081f4:	4c05      	ldr	r4, [pc, #20]	; (800820c <_sbrk_r+0x1c>)
 80081f6:	4605      	mov	r5, r0
 80081f8:	4608      	mov	r0, r1
 80081fa:	6023      	str	r3, [r4, #0]
 80081fc:	f001 fb78 	bl	80098f0 <_sbrk>
 8008200:	1c43      	adds	r3, r0, #1
 8008202:	d102      	bne.n	800820a <_sbrk_r+0x1a>
 8008204:	6823      	ldr	r3, [r4, #0]
 8008206:	b103      	cbz	r3, 800820a <_sbrk_r+0x1a>
 8008208:	602b      	str	r3, [r5, #0]
 800820a:	bd38      	pop	{r3, r4, r5, pc}
 800820c:	20001d04 	.word	0x20001d04

08008210 <__ssprint_r>:
 8008210:	6893      	ldr	r3, [r2, #8]
 8008212:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008216:	4681      	mov	r9, r0
 8008218:	460c      	mov	r4, r1
 800821a:	4617      	mov	r7, r2
 800821c:	2b00      	cmp	r3, #0
 800821e:	d060      	beq.n	80082e2 <__ssprint_r+0xd2>
 8008220:	f04f 0b00 	mov.w	fp, #0
 8008224:	465e      	mov	r6, fp
 8008226:	f8d2 a000 	ldr.w	sl, [r2]
 800822a:	b356      	cbz	r6, 8008282 <__ssprint_r+0x72>
 800822c:	68a3      	ldr	r3, [r4, #8]
 800822e:	429e      	cmp	r6, r3
 8008230:	d344      	bcc.n	80082bc <__ssprint_r+0xac>
 8008232:	89a2      	ldrh	r2, [r4, #12]
 8008234:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008238:	d03e      	beq.n	80082b8 <__ssprint_r+0xa8>
 800823a:	2302      	movs	r3, #2
 800823c:	6825      	ldr	r5, [r4, #0]
 800823e:	6921      	ldr	r1, [r4, #16]
 8008240:	eba5 0801 	sub.w	r8, r5, r1
 8008244:	6965      	ldr	r5, [r4, #20]
 8008246:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800824a:	fb95 f5f3 	sdiv	r5, r5, r3
 800824e:	f108 0301 	add.w	r3, r8, #1
 8008252:	4433      	add	r3, r6
 8008254:	429d      	cmp	r5, r3
 8008256:	bf38      	it	cc
 8008258:	461d      	movcc	r5, r3
 800825a:	0553      	lsls	r3, r2, #21
 800825c:	d546      	bpl.n	80082ec <__ssprint_r+0xdc>
 800825e:	4629      	mov	r1, r5
 8008260:	4648      	mov	r0, r9
 8008262:	f7ff facd 	bl	8007800 <_malloc_r>
 8008266:	b998      	cbnz	r0, 8008290 <__ssprint_r+0x80>
 8008268:	230c      	movs	r3, #12
 800826a:	f8c9 3000 	str.w	r3, [r9]
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	f04f 30ff 	mov.w	r0, #4294967295
 8008274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008278:	81a3      	strh	r3, [r4, #12]
 800827a:	2300      	movs	r3, #0
 800827c:	60bb      	str	r3, [r7, #8]
 800827e:	607b      	str	r3, [r7, #4]
 8008280:	e031      	b.n	80082e6 <__ssprint_r+0xd6>
 8008282:	f8da b000 	ldr.w	fp, [sl]
 8008286:	f8da 6004 	ldr.w	r6, [sl, #4]
 800828a:	f10a 0a08 	add.w	sl, sl, #8
 800828e:	e7cc      	b.n	800822a <__ssprint_r+0x1a>
 8008290:	4642      	mov	r2, r8
 8008292:	6921      	ldr	r1, [r4, #16]
 8008294:	9001      	str	r0, [sp, #4]
 8008296:	f7fd fc13 	bl	8005ac0 <memcpy>
 800829a:	89a2      	ldrh	r2, [r4, #12]
 800829c:	9b01      	ldr	r3, [sp, #4]
 800829e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80082a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80082a6:	81a2      	strh	r2, [r4, #12]
 80082a8:	6123      	str	r3, [r4, #16]
 80082aa:	4443      	add	r3, r8
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	4633      	mov	r3, r6
 80082b0:	6165      	str	r5, [r4, #20]
 80082b2:	eba5 0508 	sub.w	r5, r5, r8
 80082b6:	60a5      	str	r5, [r4, #8]
 80082b8:	429e      	cmp	r6, r3
 80082ba:	d200      	bcs.n	80082be <__ssprint_r+0xae>
 80082bc:	4633      	mov	r3, r6
 80082be:	461a      	mov	r2, r3
 80082c0:	4659      	mov	r1, fp
 80082c2:	6820      	ldr	r0, [r4, #0]
 80082c4:	9301      	str	r3, [sp, #4]
 80082c6:	f000 f95d 	bl	8008584 <memmove>
 80082ca:	68a2      	ldr	r2, [r4, #8]
 80082cc:	9b01      	ldr	r3, [sp, #4]
 80082ce:	1ad2      	subs	r2, r2, r3
 80082d0:	60a2      	str	r2, [r4, #8]
 80082d2:	6822      	ldr	r2, [r4, #0]
 80082d4:	4413      	add	r3, r2
 80082d6:	6023      	str	r3, [r4, #0]
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	1b9e      	subs	r6, r3, r6
 80082dc:	60be      	str	r6, [r7, #8]
 80082de:	2e00      	cmp	r6, #0
 80082e0:	d1cf      	bne.n	8008282 <__ssprint_r+0x72>
 80082e2:	2000      	movs	r0, #0
 80082e4:	6078      	str	r0, [r7, #4]
 80082e6:	b003      	add	sp, #12
 80082e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ec:	462a      	mov	r2, r5
 80082ee:	4648      	mov	r0, r9
 80082f0:	f000 f962 	bl	80085b8 <_realloc_r>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d1d6      	bne.n	80082a8 <__ssprint_r+0x98>
 80082fa:	6921      	ldr	r1, [r4, #16]
 80082fc:	4648      	mov	r0, r9
 80082fe:	f000 f885 	bl	800840c <_free_r>
 8008302:	e7b1      	b.n	8008268 <__ssprint_r+0x58>

08008304 <_calloc_r>:
 8008304:	b510      	push	{r4, lr}
 8008306:	4351      	muls	r1, r2
 8008308:	f7ff fa7a 	bl	8007800 <_malloc_r>
 800830c:	4604      	mov	r4, r0
 800830e:	b198      	cbz	r0, 8008338 <_calloc_r+0x34>
 8008310:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008314:	f022 0203 	bic.w	r2, r2, #3
 8008318:	3a04      	subs	r2, #4
 800831a:	2a24      	cmp	r2, #36	; 0x24
 800831c:	d81b      	bhi.n	8008356 <_calloc_r+0x52>
 800831e:	2a13      	cmp	r2, #19
 8008320:	d917      	bls.n	8008352 <_calloc_r+0x4e>
 8008322:	2100      	movs	r1, #0
 8008324:	2a1b      	cmp	r2, #27
 8008326:	6001      	str	r1, [r0, #0]
 8008328:	6041      	str	r1, [r0, #4]
 800832a:	d807      	bhi.n	800833c <_calloc_r+0x38>
 800832c:	f100 0308 	add.w	r3, r0, #8
 8008330:	2200      	movs	r2, #0
 8008332:	601a      	str	r2, [r3, #0]
 8008334:	605a      	str	r2, [r3, #4]
 8008336:	609a      	str	r2, [r3, #8]
 8008338:	4620      	mov	r0, r4
 800833a:	bd10      	pop	{r4, pc}
 800833c:	2a24      	cmp	r2, #36	; 0x24
 800833e:	6081      	str	r1, [r0, #8]
 8008340:	60c1      	str	r1, [r0, #12]
 8008342:	bf11      	iteee	ne
 8008344:	f100 0310 	addne.w	r3, r0, #16
 8008348:	6101      	streq	r1, [r0, #16]
 800834a:	f100 0318 	addeq.w	r3, r0, #24
 800834e:	6141      	streq	r1, [r0, #20]
 8008350:	e7ee      	b.n	8008330 <_calloc_r+0x2c>
 8008352:	4603      	mov	r3, r0
 8008354:	e7ec      	b.n	8008330 <_calloc_r+0x2c>
 8008356:	2100      	movs	r1, #0
 8008358:	f7fd fbbd 	bl	8005ad6 <memset>
 800835c:	e7ec      	b.n	8008338 <_calloc_r+0x34>
	...

08008360 <_malloc_trim_r>:
 8008360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008364:	4689      	mov	r9, r1
 8008366:	4f25      	ldr	r7, [pc, #148]	; (80083fc <_malloc_trim_r+0x9c>)
 8008368:	4606      	mov	r6, r0
 800836a:	f7ff fc63 	bl	8007c34 <__malloc_lock>
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8008408 <_malloc_trim_r+0xa8>
 8008374:	685d      	ldr	r5, [r3, #4]
 8008376:	f1a8 0411 	sub.w	r4, r8, #17
 800837a:	f025 0503 	bic.w	r5, r5, #3
 800837e:	eba4 0409 	sub.w	r4, r4, r9
 8008382:	442c      	add	r4, r5
 8008384:	fbb4 f4f8 	udiv	r4, r4, r8
 8008388:	3c01      	subs	r4, #1
 800838a:	fb08 f404 	mul.w	r4, r8, r4
 800838e:	4544      	cmp	r4, r8
 8008390:	da05      	bge.n	800839e <_malloc_trim_r+0x3e>
 8008392:	4630      	mov	r0, r6
 8008394:	f7ff fc54 	bl	8007c40 <__malloc_unlock>
 8008398:	2000      	movs	r0, #0
 800839a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800839e:	2100      	movs	r1, #0
 80083a0:	4630      	mov	r0, r6
 80083a2:	f7ff ff25 	bl	80081f0 <_sbrk_r>
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	442b      	add	r3, r5
 80083aa:	4298      	cmp	r0, r3
 80083ac:	d1f1      	bne.n	8008392 <_malloc_trim_r+0x32>
 80083ae:	4261      	negs	r1, r4
 80083b0:	4630      	mov	r0, r6
 80083b2:	f7ff ff1d 	bl	80081f0 <_sbrk_r>
 80083b6:	3001      	adds	r0, #1
 80083b8:	d110      	bne.n	80083dc <_malloc_trim_r+0x7c>
 80083ba:	2100      	movs	r1, #0
 80083bc:	4630      	mov	r0, r6
 80083be:	f7ff ff17 	bl	80081f0 <_sbrk_r>
 80083c2:	68ba      	ldr	r2, [r7, #8]
 80083c4:	1a83      	subs	r3, r0, r2
 80083c6:	2b0f      	cmp	r3, #15
 80083c8:	dde3      	ble.n	8008392 <_malloc_trim_r+0x32>
 80083ca:	490d      	ldr	r1, [pc, #52]	; (8008400 <_malloc_trim_r+0xa0>)
 80083cc:	f043 0301 	orr.w	r3, r3, #1
 80083d0:	6809      	ldr	r1, [r1, #0]
 80083d2:	6053      	str	r3, [r2, #4]
 80083d4:	1a40      	subs	r0, r0, r1
 80083d6:	490b      	ldr	r1, [pc, #44]	; (8008404 <_malloc_trim_r+0xa4>)
 80083d8:	6008      	str	r0, [r1, #0]
 80083da:	e7da      	b.n	8008392 <_malloc_trim_r+0x32>
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	4a09      	ldr	r2, [pc, #36]	; (8008404 <_malloc_trim_r+0xa4>)
 80083e0:	1b2d      	subs	r5, r5, r4
 80083e2:	f045 0501 	orr.w	r5, r5, #1
 80083e6:	605d      	str	r5, [r3, #4]
 80083e8:	6813      	ldr	r3, [r2, #0]
 80083ea:	4630      	mov	r0, r6
 80083ec:	1b1c      	subs	r4, r3, r4
 80083ee:	6014      	str	r4, [r2, #0]
 80083f0:	f7ff fc26 	bl	8007c40 <__malloc_unlock>
 80083f4:	2001      	movs	r0, #1
 80083f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083fa:	bf00      	nop
 80083fc:	20000288 	.word	0x20000288
 8008400:	20000690 	.word	0x20000690
 8008404:	20000b28 	.word	0x20000b28
 8008408:	00000080 	.word	0x00000080

0800840c <_free_r>:
 800840c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008410:	4604      	mov	r4, r0
 8008412:	4688      	mov	r8, r1
 8008414:	2900      	cmp	r1, #0
 8008416:	f000 80ab 	beq.w	8008570 <_free_r+0x164>
 800841a:	f7ff fc0b 	bl	8007c34 <__malloc_lock>
 800841e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8008422:	4d54      	ldr	r5, [pc, #336]	; (8008574 <_free_r+0x168>)
 8008424:	f022 0001 	bic.w	r0, r2, #1
 8008428:	f1a8 0308 	sub.w	r3, r8, #8
 800842c:	181f      	adds	r7, r3, r0
 800842e:	68a9      	ldr	r1, [r5, #8]
 8008430:	687e      	ldr	r6, [r7, #4]
 8008432:	428f      	cmp	r7, r1
 8008434:	f026 0603 	bic.w	r6, r6, #3
 8008438:	f002 0201 	and.w	r2, r2, #1
 800843c:	d11b      	bne.n	8008476 <_free_r+0x6a>
 800843e:	4430      	add	r0, r6
 8008440:	b93a      	cbnz	r2, 8008452 <_free_r+0x46>
 8008442:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8008446:	1a9b      	subs	r3, r3, r2
 8008448:	6899      	ldr	r1, [r3, #8]
 800844a:	4410      	add	r0, r2
 800844c:	68da      	ldr	r2, [r3, #12]
 800844e:	60ca      	str	r2, [r1, #12]
 8008450:	6091      	str	r1, [r2, #8]
 8008452:	f040 0201 	orr.w	r2, r0, #1
 8008456:	605a      	str	r2, [r3, #4]
 8008458:	60ab      	str	r3, [r5, #8]
 800845a:	4b47      	ldr	r3, [pc, #284]	; (8008578 <_free_r+0x16c>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4298      	cmp	r0, r3
 8008460:	d304      	bcc.n	800846c <_free_r+0x60>
 8008462:	4b46      	ldr	r3, [pc, #280]	; (800857c <_free_r+0x170>)
 8008464:	4620      	mov	r0, r4
 8008466:	6819      	ldr	r1, [r3, #0]
 8008468:	f7ff ff7a 	bl	8008360 <_malloc_trim_r>
 800846c:	4620      	mov	r0, r4
 800846e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008472:	f7ff bbe5 	b.w	8007c40 <__malloc_unlock>
 8008476:	607e      	str	r6, [r7, #4]
 8008478:	2a00      	cmp	r2, #0
 800847a:	d139      	bne.n	80084f0 <_free_r+0xe4>
 800847c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8008480:	f105 0e08 	add.w	lr, r5, #8
 8008484:	1a5b      	subs	r3, r3, r1
 8008486:	4408      	add	r0, r1
 8008488:	6899      	ldr	r1, [r3, #8]
 800848a:	4571      	cmp	r1, lr
 800848c:	d032      	beq.n	80084f4 <_free_r+0xe8>
 800848e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8008492:	f8c1 e00c 	str.w	lr, [r1, #12]
 8008496:	f8ce 1008 	str.w	r1, [lr, #8]
 800849a:	19b9      	adds	r1, r7, r6
 800849c:	6849      	ldr	r1, [r1, #4]
 800849e:	07c9      	lsls	r1, r1, #31
 80084a0:	d40a      	bmi.n	80084b8 <_free_r+0xac>
 80084a2:	4430      	add	r0, r6
 80084a4:	68b9      	ldr	r1, [r7, #8]
 80084a6:	bb3a      	cbnz	r2, 80084f8 <_free_r+0xec>
 80084a8:	4e35      	ldr	r6, [pc, #212]	; (8008580 <_free_r+0x174>)
 80084aa:	42b1      	cmp	r1, r6
 80084ac:	d124      	bne.n	80084f8 <_free_r+0xec>
 80084ae:	2201      	movs	r2, #1
 80084b0:	616b      	str	r3, [r5, #20]
 80084b2:	612b      	str	r3, [r5, #16]
 80084b4:	60d9      	str	r1, [r3, #12]
 80084b6:	6099      	str	r1, [r3, #8]
 80084b8:	f040 0101 	orr.w	r1, r0, #1
 80084bc:	6059      	str	r1, [r3, #4]
 80084be:	5018      	str	r0, [r3, r0]
 80084c0:	2a00      	cmp	r2, #0
 80084c2:	d1d3      	bne.n	800846c <_free_r+0x60>
 80084c4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80084c8:	d21a      	bcs.n	8008500 <_free_r+0xf4>
 80084ca:	2201      	movs	r2, #1
 80084cc:	08c0      	lsrs	r0, r0, #3
 80084ce:	1081      	asrs	r1, r0, #2
 80084d0:	408a      	lsls	r2, r1
 80084d2:	6869      	ldr	r1, [r5, #4]
 80084d4:	3001      	adds	r0, #1
 80084d6:	430a      	orrs	r2, r1
 80084d8:	606a      	str	r2, [r5, #4]
 80084da:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80084de:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80084e2:	3a08      	subs	r2, #8
 80084e4:	60da      	str	r2, [r3, #12]
 80084e6:	6099      	str	r1, [r3, #8]
 80084e8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80084ec:	60cb      	str	r3, [r1, #12]
 80084ee:	e7bd      	b.n	800846c <_free_r+0x60>
 80084f0:	2200      	movs	r2, #0
 80084f2:	e7d2      	b.n	800849a <_free_r+0x8e>
 80084f4:	2201      	movs	r2, #1
 80084f6:	e7d0      	b.n	800849a <_free_r+0x8e>
 80084f8:	68fe      	ldr	r6, [r7, #12]
 80084fa:	60ce      	str	r6, [r1, #12]
 80084fc:	60b1      	str	r1, [r6, #8]
 80084fe:	e7db      	b.n	80084b8 <_free_r+0xac>
 8008500:	0a42      	lsrs	r2, r0, #9
 8008502:	2a04      	cmp	r2, #4
 8008504:	d813      	bhi.n	800852e <_free_r+0x122>
 8008506:	0982      	lsrs	r2, r0, #6
 8008508:	3238      	adds	r2, #56	; 0x38
 800850a:	1c51      	adds	r1, r2, #1
 800850c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8008510:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8008514:	428e      	cmp	r6, r1
 8008516:	d124      	bne.n	8008562 <_free_r+0x156>
 8008518:	2001      	movs	r0, #1
 800851a:	1092      	asrs	r2, r2, #2
 800851c:	fa00 f202 	lsl.w	r2, r0, r2
 8008520:	6868      	ldr	r0, [r5, #4]
 8008522:	4302      	orrs	r2, r0
 8008524:	606a      	str	r2, [r5, #4]
 8008526:	60de      	str	r6, [r3, #12]
 8008528:	6099      	str	r1, [r3, #8]
 800852a:	60b3      	str	r3, [r6, #8]
 800852c:	e7de      	b.n	80084ec <_free_r+0xe0>
 800852e:	2a14      	cmp	r2, #20
 8008530:	d801      	bhi.n	8008536 <_free_r+0x12a>
 8008532:	325b      	adds	r2, #91	; 0x5b
 8008534:	e7e9      	b.n	800850a <_free_r+0xfe>
 8008536:	2a54      	cmp	r2, #84	; 0x54
 8008538:	d802      	bhi.n	8008540 <_free_r+0x134>
 800853a:	0b02      	lsrs	r2, r0, #12
 800853c:	326e      	adds	r2, #110	; 0x6e
 800853e:	e7e4      	b.n	800850a <_free_r+0xfe>
 8008540:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008544:	d802      	bhi.n	800854c <_free_r+0x140>
 8008546:	0bc2      	lsrs	r2, r0, #15
 8008548:	3277      	adds	r2, #119	; 0x77
 800854a:	e7de      	b.n	800850a <_free_r+0xfe>
 800854c:	f240 5154 	movw	r1, #1364	; 0x554
 8008550:	428a      	cmp	r2, r1
 8008552:	bf9a      	itte	ls
 8008554:	0c82      	lsrls	r2, r0, #18
 8008556:	327c      	addls	r2, #124	; 0x7c
 8008558:	227e      	movhi	r2, #126	; 0x7e
 800855a:	e7d6      	b.n	800850a <_free_r+0xfe>
 800855c:	6889      	ldr	r1, [r1, #8]
 800855e:	428e      	cmp	r6, r1
 8008560:	d004      	beq.n	800856c <_free_r+0x160>
 8008562:	684a      	ldr	r2, [r1, #4]
 8008564:	f022 0203 	bic.w	r2, r2, #3
 8008568:	4290      	cmp	r0, r2
 800856a:	d3f7      	bcc.n	800855c <_free_r+0x150>
 800856c:	68ce      	ldr	r6, [r1, #12]
 800856e:	e7da      	b.n	8008526 <_free_r+0x11a>
 8008570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008574:	20000288 	.word	0x20000288
 8008578:	20000694 	.word	0x20000694
 800857c:	20000b58 	.word	0x20000b58
 8008580:	20000290 	.word	0x20000290

08008584 <memmove>:
 8008584:	4288      	cmp	r0, r1
 8008586:	b510      	push	{r4, lr}
 8008588:	eb01 0302 	add.w	r3, r1, r2
 800858c:	d803      	bhi.n	8008596 <memmove+0x12>
 800858e:	1e42      	subs	r2, r0, #1
 8008590:	4299      	cmp	r1, r3
 8008592:	d10c      	bne.n	80085ae <memmove+0x2a>
 8008594:	bd10      	pop	{r4, pc}
 8008596:	4298      	cmp	r0, r3
 8008598:	d2f9      	bcs.n	800858e <memmove+0xa>
 800859a:	1881      	adds	r1, r0, r2
 800859c:	1ad2      	subs	r2, r2, r3
 800859e:	42d3      	cmn	r3, r2
 80085a0:	d100      	bne.n	80085a4 <memmove+0x20>
 80085a2:	bd10      	pop	{r4, pc}
 80085a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085a8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80085ac:	e7f7      	b.n	800859e <memmove+0x1a>
 80085ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085b2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80085b6:	e7eb      	b.n	8008590 <memmove+0xc>

080085b8 <_realloc_r>:
 80085b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	4682      	mov	sl, r0
 80085be:	460c      	mov	r4, r1
 80085c0:	b929      	cbnz	r1, 80085ce <_realloc_r+0x16>
 80085c2:	4611      	mov	r1, r2
 80085c4:	b003      	add	sp, #12
 80085c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ca:	f7ff b919 	b.w	8007800 <_malloc_r>
 80085ce:	9201      	str	r2, [sp, #4]
 80085d0:	f7ff fb30 	bl	8007c34 <__malloc_lock>
 80085d4:	9a01      	ldr	r2, [sp, #4]
 80085d6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80085da:	f102 080b 	add.w	r8, r2, #11
 80085de:	f1b8 0f16 	cmp.w	r8, #22
 80085e2:	f1a4 0908 	sub.w	r9, r4, #8
 80085e6:	f025 0603 	bic.w	r6, r5, #3
 80085ea:	d90a      	bls.n	8008602 <_realloc_r+0x4a>
 80085ec:	f038 0807 	bics.w	r8, r8, #7
 80085f0:	d509      	bpl.n	8008606 <_realloc_r+0x4e>
 80085f2:	230c      	movs	r3, #12
 80085f4:	2700      	movs	r7, #0
 80085f6:	f8ca 3000 	str.w	r3, [sl]
 80085fa:	4638      	mov	r0, r7
 80085fc:	b003      	add	sp, #12
 80085fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008602:	f04f 0810 	mov.w	r8, #16
 8008606:	4590      	cmp	r8, r2
 8008608:	d3f3      	bcc.n	80085f2 <_realloc_r+0x3a>
 800860a:	45b0      	cmp	r8, r6
 800860c:	f340 8148 	ble.w	80088a0 <_realloc_r+0x2e8>
 8008610:	4ba9      	ldr	r3, [pc, #676]	; (80088b8 <_realloc_r+0x300>)
 8008612:	eb09 0106 	add.w	r1, r9, r6
 8008616:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800861a:	469b      	mov	fp, r3
 800861c:	4571      	cmp	r1, lr
 800861e:	684b      	ldr	r3, [r1, #4]
 8008620:	d005      	beq.n	800862e <_realloc_r+0x76>
 8008622:	f023 0001 	bic.w	r0, r3, #1
 8008626:	4408      	add	r0, r1
 8008628:	6840      	ldr	r0, [r0, #4]
 800862a:	07c7      	lsls	r7, r0, #31
 800862c:	d447      	bmi.n	80086be <_realloc_r+0x106>
 800862e:	f023 0303 	bic.w	r3, r3, #3
 8008632:	4571      	cmp	r1, lr
 8008634:	eb06 0703 	add.w	r7, r6, r3
 8008638:	d119      	bne.n	800866e <_realloc_r+0xb6>
 800863a:	f108 0010 	add.w	r0, r8, #16
 800863e:	4287      	cmp	r7, r0
 8008640:	db3f      	blt.n	80086c2 <_realloc_r+0x10a>
 8008642:	eba7 0708 	sub.w	r7, r7, r8
 8008646:	eb09 0308 	add.w	r3, r9, r8
 800864a:	f047 0701 	orr.w	r7, r7, #1
 800864e:	f8cb 3008 	str.w	r3, [fp, #8]
 8008652:	605f      	str	r7, [r3, #4]
 8008654:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008658:	4650      	mov	r0, sl
 800865a:	f003 0301 	and.w	r3, r3, #1
 800865e:	ea43 0308 	orr.w	r3, r3, r8
 8008662:	f844 3c04 	str.w	r3, [r4, #-4]
 8008666:	f7ff faeb 	bl	8007c40 <__malloc_unlock>
 800866a:	4627      	mov	r7, r4
 800866c:	e7c5      	b.n	80085fa <_realloc_r+0x42>
 800866e:	45b8      	cmp	r8, r7
 8008670:	dc27      	bgt.n	80086c2 <_realloc_r+0x10a>
 8008672:	68cb      	ldr	r3, [r1, #12]
 8008674:	688a      	ldr	r2, [r1, #8]
 8008676:	60d3      	str	r3, [r2, #12]
 8008678:	609a      	str	r2, [r3, #8]
 800867a:	eba7 0008 	sub.w	r0, r7, r8
 800867e:	280f      	cmp	r0, #15
 8008680:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008684:	eb09 0207 	add.w	r2, r9, r7
 8008688:	f240 810c 	bls.w	80088a4 <_realloc_r+0x2ec>
 800868c:	f003 0301 	and.w	r3, r3, #1
 8008690:	eb09 0108 	add.w	r1, r9, r8
 8008694:	ea43 0308 	orr.w	r3, r3, r8
 8008698:	f040 0001 	orr.w	r0, r0, #1
 800869c:	f8c9 3004 	str.w	r3, [r9, #4]
 80086a0:	6048      	str	r0, [r1, #4]
 80086a2:	6853      	ldr	r3, [r2, #4]
 80086a4:	3108      	adds	r1, #8
 80086a6:	f043 0301 	orr.w	r3, r3, #1
 80086aa:	6053      	str	r3, [r2, #4]
 80086ac:	4650      	mov	r0, sl
 80086ae:	f7ff fead 	bl	800840c <_free_r>
 80086b2:	4650      	mov	r0, sl
 80086b4:	f7ff fac4 	bl	8007c40 <__malloc_unlock>
 80086b8:	f109 0708 	add.w	r7, r9, #8
 80086bc:	e79d      	b.n	80085fa <_realloc_r+0x42>
 80086be:	2300      	movs	r3, #0
 80086c0:	4619      	mov	r1, r3
 80086c2:	07e8      	lsls	r0, r5, #31
 80086c4:	f100 8085 	bmi.w	80087d2 <_realloc_r+0x21a>
 80086c8:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80086cc:	eba9 0505 	sub.w	r5, r9, r5
 80086d0:	6868      	ldr	r0, [r5, #4]
 80086d2:	f020 0003 	bic.w	r0, r0, #3
 80086d6:	4430      	add	r0, r6
 80086d8:	2900      	cmp	r1, #0
 80086da:	d077      	beq.n	80087cc <_realloc_r+0x214>
 80086dc:	4571      	cmp	r1, lr
 80086de:	d151      	bne.n	8008784 <_realloc_r+0x1cc>
 80086e0:	4403      	add	r3, r0
 80086e2:	f108 0110 	add.w	r1, r8, #16
 80086e6:	428b      	cmp	r3, r1
 80086e8:	db70      	blt.n	80087cc <_realloc_r+0x214>
 80086ea:	462f      	mov	r7, r5
 80086ec:	68ea      	ldr	r2, [r5, #12]
 80086ee:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80086f2:	60ca      	str	r2, [r1, #12]
 80086f4:	6091      	str	r1, [r2, #8]
 80086f6:	1f32      	subs	r2, r6, #4
 80086f8:	2a24      	cmp	r2, #36	; 0x24
 80086fa:	d83c      	bhi.n	8008776 <_realloc_r+0x1be>
 80086fc:	2a13      	cmp	r2, #19
 80086fe:	d937      	bls.n	8008770 <_realloc_r+0x1b8>
 8008700:	6821      	ldr	r1, [r4, #0]
 8008702:	2a1b      	cmp	r2, #27
 8008704:	60a9      	str	r1, [r5, #8]
 8008706:	6861      	ldr	r1, [r4, #4]
 8008708:	60e9      	str	r1, [r5, #12]
 800870a:	d81c      	bhi.n	8008746 <_realloc_r+0x18e>
 800870c:	f105 0210 	add.w	r2, r5, #16
 8008710:	f104 0108 	add.w	r1, r4, #8
 8008714:	6808      	ldr	r0, [r1, #0]
 8008716:	6010      	str	r0, [r2, #0]
 8008718:	6848      	ldr	r0, [r1, #4]
 800871a:	6050      	str	r0, [r2, #4]
 800871c:	6889      	ldr	r1, [r1, #8]
 800871e:	6091      	str	r1, [r2, #8]
 8008720:	eba3 0308 	sub.w	r3, r3, r8
 8008724:	eb05 0208 	add.w	r2, r5, r8
 8008728:	f043 0301 	orr.w	r3, r3, #1
 800872c:	f8cb 2008 	str.w	r2, [fp, #8]
 8008730:	6053      	str	r3, [r2, #4]
 8008732:	686b      	ldr	r3, [r5, #4]
 8008734:	f003 0301 	and.w	r3, r3, #1
 8008738:	ea43 0308 	orr.w	r3, r3, r8
 800873c:	606b      	str	r3, [r5, #4]
 800873e:	4650      	mov	r0, sl
 8008740:	f7ff fa7e 	bl	8007c40 <__malloc_unlock>
 8008744:	e759      	b.n	80085fa <_realloc_r+0x42>
 8008746:	68a1      	ldr	r1, [r4, #8]
 8008748:	2a24      	cmp	r2, #36	; 0x24
 800874a:	6129      	str	r1, [r5, #16]
 800874c:	68e1      	ldr	r1, [r4, #12]
 800874e:	bf18      	it	ne
 8008750:	f105 0218 	addne.w	r2, r5, #24
 8008754:	6169      	str	r1, [r5, #20]
 8008756:	bf09      	itett	eq
 8008758:	6922      	ldreq	r2, [r4, #16]
 800875a:	f104 0110 	addne.w	r1, r4, #16
 800875e:	61aa      	streq	r2, [r5, #24]
 8008760:	6960      	ldreq	r0, [r4, #20]
 8008762:	bf02      	ittt	eq
 8008764:	f105 0220 	addeq.w	r2, r5, #32
 8008768:	f104 0118 	addeq.w	r1, r4, #24
 800876c:	61e8      	streq	r0, [r5, #28]
 800876e:	e7d1      	b.n	8008714 <_realloc_r+0x15c>
 8008770:	463a      	mov	r2, r7
 8008772:	4621      	mov	r1, r4
 8008774:	e7ce      	b.n	8008714 <_realloc_r+0x15c>
 8008776:	4621      	mov	r1, r4
 8008778:	4638      	mov	r0, r7
 800877a:	9301      	str	r3, [sp, #4]
 800877c:	f7ff ff02 	bl	8008584 <memmove>
 8008780:	9b01      	ldr	r3, [sp, #4]
 8008782:	e7cd      	b.n	8008720 <_realloc_r+0x168>
 8008784:	18c7      	adds	r7, r0, r3
 8008786:	45b8      	cmp	r8, r7
 8008788:	dc20      	bgt.n	80087cc <_realloc_r+0x214>
 800878a:	68cb      	ldr	r3, [r1, #12]
 800878c:	688a      	ldr	r2, [r1, #8]
 800878e:	60d3      	str	r3, [r2, #12]
 8008790:	609a      	str	r2, [r3, #8]
 8008792:	4628      	mov	r0, r5
 8008794:	68eb      	ldr	r3, [r5, #12]
 8008796:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800879a:	60d3      	str	r3, [r2, #12]
 800879c:	609a      	str	r2, [r3, #8]
 800879e:	1f32      	subs	r2, r6, #4
 80087a0:	2a24      	cmp	r2, #36	; 0x24
 80087a2:	d843      	bhi.n	800882c <_realloc_r+0x274>
 80087a4:	2a13      	cmp	r2, #19
 80087a6:	d93f      	bls.n	8008828 <_realloc_r+0x270>
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	2a1b      	cmp	r2, #27
 80087ac:	60ab      	str	r3, [r5, #8]
 80087ae:	6863      	ldr	r3, [r4, #4]
 80087b0:	60eb      	str	r3, [r5, #12]
 80087b2:	d824      	bhi.n	80087fe <_realloc_r+0x246>
 80087b4:	f105 0010 	add.w	r0, r5, #16
 80087b8:	f104 0308 	add.w	r3, r4, #8
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	6002      	str	r2, [r0, #0]
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	6042      	str	r2, [r0, #4]
 80087c4:	689b      	ldr	r3, [r3, #8]
 80087c6:	6083      	str	r3, [r0, #8]
 80087c8:	46a9      	mov	r9, r5
 80087ca:	e756      	b.n	800867a <_realloc_r+0xc2>
 80087cc:	4580      	cmp	r8, r0
 80087ce:	4607      	mov	r7, r0
 80087d0:	dddf      	ble.n	8008792 <_realloc_r+0x1da>
 80087d2:	4611      	mov	r1, r2
 80087d4:	4650      	mov	r0, sl
 80087d6:	f7ff f813 	bl	8007800 <_malloc_r>
 80087da:	4607      	mov	r7, r0
 80087dc:	2800      	cmp	r0, #0
 80087de:	d0ae      	beq.n	800873e <_realloc_r+0x186>
 80087e0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80087e4:	f1a0 0208 	sub.w	r2, r0, #8
 80087e8:	f023 0301 	bic.w	r3, r3, #1
 80087ec:	444b      	add	r3, r9
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d120      	bne.n	8008834 <_realloc_r+0x27c>
 80087f2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80087f6:	f027 0703 	bic.w	r7, r7, #3
 80087fa:	4437      	add	r7, r6
 80087fc:	e73d      	b.n	800867a <_realloc_r+0xc2>
 80087fe:	68a3      	ldr	r3, [r4, #8]
 8008800:	2a24      	cmp	r2, #36	; 0x24
 8008802:	612b      	str	r3, [r5, #16]
 8008804:	68e3      	ldr	r3, [r4, #12]
 8008806:	bf18      	it	ne
 8008808:	f105 0018 	addne.w	r0, r5, #24
 800880c:	616b      	str	r3, [r5, #20]
 800880e:	bf09      	itett	eq
 8008810:	6923      	ldreq	r3, [r4, #16]
 8008812:	f104 0310 	addne.w	r3, r4, #16
 8008816:	61ab      	streq	r3, [r5, #24]
 8008818:	6962      	ldreq	r2, [r4, #20]
 800881a:	bf02      	ittt	eq
 800881c:	f105 0020 	addeq.w	r0, r5, #32
 8008820:	f104 0318 	addeq.w	r3, r4, #24
 8008824:	61ea      	streq	r2, [r5, #28]
 8008826:	e7c9      	b.n	80087bc <_realloc_r+0x204>
 8008828:	4623      	mov	r3, r4
 800882a:	e7c7      	b.n	80087bc <_realloc_r+0x204>
 800882c:	4621      	mov	r1, r4
 800882e:	f7ff fea9 	bl	8008584 <memmove>
 8008832:	e7c9      	b.n	80087c8 <_realloc_r+0x210>
 8008834:	1f32      	subs	r2, r6, #4
 8008836:	2a24      	cmp	r2, #36	; 0x24
 8008838:	d82e      	bhi.n	8008898 <_realloc_r+0x2e0>
 800883a:	2a13      	cmp	r2, #19
 800883c:	d929      	bls.n	8008892 <_realloc_r+0x2da>
 800883e:	6823      	ldr	r3, [r4, #0]
 8008840:	2a1b      	cmp	r2, #27
 8008842:	6003      	str	r3, [r0, #0]
 8008844:	6863      	ldr	r3, [r4, #4]
 8008846:	6043      	str	r3, [r0, #4]
 8008848:	d80e      	bhi.n	8008868 <_realloc_r+0x2b0>
 800884a:	f100 0308 	add.w	r3, r0, #8
 800884e:	f104 0208 	add.w	r2, r4, #8
 8008852:	6811      	ldr	r1, [r2, #0]
 8008854:	6019      	str	r1, [r3, #0]
 8008856:	6851      	ldr	r1, [r2, #4]
 8008858:	6059      	str	r1, [r3, #4]
 800885a:	6892      	ldr	r2, [r2, #8]
 800885c:	609a      	str	r2, [r3, #8]
 800885e:	4621      	mov	r1, r4
 8008860:	4650      	mov	r0, sl
 8008862:	f7ff fdd3 	bl	800840c <_free_r>
 8008866:	e76a      	b.n	800873e <_realloc_r+0x186>
 8008868:	68a3      	ldr	r3, [r4, #8]
 800886a:	2a24      	cmp	r2, #36	; 0x24
 800886c:	6083      	str	r3, [r0, #8]
 800886e:	68e3      	ldr	r3, [r4, #12]
 8008870:	bf18      	it	ne
 8008872:	f104 0210 	addne.w	r2, r4, #16
 8008876:	60c3      	str	r3, [r0, #12]
 8008878:	bf09      	itett	eq
 800887a:	6923      	ldreq	r3, [r4, #16]
 800887c:	f100 0310 	addne.w	r3, r0, #16
 8008880:	6103      	streq	r3, [r0, #16]
 8008882:	6961      	ldreq	r1, [r4, #20]
 8008884:	bf02      	ittt	eq
 8008886:	f100 0318 	addeq.w	r3, r0, #24
 800888a:	f104 0218 	addeq.w	r2, r4, #24
 800888e:	6141      	streq	r1, [r0, #20]
 8008890:	e7df      	b.n	8008852 <_realloc_r+0x29a>
 8008892:	4603      	mov	r3, r0
 8008894:	4622      	mov	r2, r4
 8008896:	e7dc      	b.n	8008852 <_realloc_r+0x29a>
 8008898:	4621      	mov	r1, r4
 800889a:	f7ff fe73 	bl	8008584 <memmove>
 800889e:	e7de      	b.n	800885e <_realloc_r+0x2a6>
 80088a0:	4637      	mov	r7, r6
 80088a2:	e6ea      	b.n	800867a <_realloc_r+0xc2>
 80088a4:	f003 0301 	and.w	r3, r3, #1
 80088a8:	431f      	orrs	r7, r3
 80088aa:	f8c9 7004 	str.w	r7, [r9, #4]
 80088ae:	6853      	ldr	r3, [r2, #4]
 80088b0:	f043 0301 	orr.w	r3, r3, #1
 80088b4:	6053      	str	r3, [r2, #4]
 80088b6:	e6fc      	b.n	80086b2 <_realloc_r+0xfa>
 80088b8:	20000288 	.word	0x20000288

080088bc <pow>:
 80088bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c0:	b08f      	sub	sp, #60	; 0x3c
 80088c2:	461d      	mov	r5, r3
 80088c4:	4680      	mov	r8, r0
 80088c6:	4689      	mov	r9, r1
 80088c8:	4614      	mov	r4, r2
 80088ca:	f000 f95d 	bl	8008b88 <__ieee754_pow>
 80088ce:	4fa5      	ldr	r7, [pc, #660]	; (8008b64 <pow+0x2a8>)
 80088d0:	e9cd 0100 	strd	r0, r1, [sp]
 80088d4:	f997 3000 	ldrsb.w	r3, [r7]
 80088d8:	463e      	mov	r6, r7
 80088da:	9302      	str	r3, [sp, #8]
 80088dc:	3301      	adds	r3, #1
 80088de:	d05f      	beq.n	80089a0 <pow+0xe4>
 80088e0:	4622      	mov	r2, r4
 80088e2:	462b      	mov	r3, r5
 80088e4:	4620      	mov	r0, r4
 80088e6:	4629      	mov	r1, r5
 80088e8:	f7f8 f88c 	bl	8000a04 <__aeabi_dcmpun>
 80088ec:	4682      	mov	sl, r0
 80088ee:	2800      	cmp	r0, #0
 80088f0:	d156      	bne.n	80089a0 <pow+0xe4>
 80088f2:	4642      	mov	r2, r8
 80088f4:	464b      	mov	r3, r9
 80088f6:	4640      	mov	r0, r8
 80088f8:	4649      	mov	r1, r9
 80088fa:	f7f8 f883 	bl	8000a04 <__aeabi_dcmpun>
 80088fe:	9003      	str	r0, [sp, #12]
 8008900:	b1e8      	cbz	r0, 800893e <pow+0x82>
 8008902:	2200      	movs	r2, #0
 8008904:	2300      	movs	r3, #0
 8008906:	4620      	mov	r0, r4
 8008908:	4629      	mov	r1, r5
 800890a:	f7f8 f849 	bl	80009a0 <__aeabi_dcmpeq>
 800890e:	2800      	cmp	r0, #0
 8008910:	d046      	beq.n	80089a0 <pow+0xe4>
 8008912:	2301      	movs	r3, #1
 8008914:	2200      	movs	r2, #0
 8008916:	9304      	str	r3, [sp, #16]
 8008918:	4b93      	ldr	r3, [pc, #588]	; (8008b68 <pow+0x2ac>)
 800891a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800891e:	9305      	str	r3, [sp, #20]
 8008920:	4b92      	ldr	r3, [pc, #584]	; (8008b6c <pow+0x2b0>)
 8008922:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008926:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800892a:	9b02      	ldr	r3, [sp, #8]
 800892c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008930:	2b02      	cmp	r3, #2
 8008932:	d031      	beq.n	8008998 <pow+0xdc>
 8008934:	a804      	add	r0, sp, #16
 8008936:	f000 fece 	bl	80096d6 <matherr>
 800893a:	bb38      	cbnz	r0, 800898c <pow+0xd0>
 800893c:	e058      	b.n	80089f0 <pow+0x134>
 800893e:	f04f 0a00 	mov.w	sl, #0
 8008942:	f04f 0b00 	mov.w	fp, #0
 8008946:	4652      	mov	r2, sl
 8008948:	465b      	mov	r3, fp
 800894a:	4640      	mov	r0, r8
 800894c:	4649      	mov	r1, r9
 800894e:	f7f8 f827 	bl	80009a0 <__aeabi_dcmpeq>
 8008952:	2800      	cmp	r0, #0
 8008954:	d051      	beq.n	80089fa <pow+0x13e>
 8008956:	4652      	mov	r2, sl
 8008958:	465b      	mov	r3, fp
 800895a:	4620      	mov	r0, r4
 800895c:	4629      	mov	r1, r5
 800895e:	f7f8 f81f 	bl	80009a0 <__aeabi_dcmpeq>
 8008962:	4606      	mov	r6, r0
 8008964:	b308      	cbz	r0, 80089aa <pow+0xee>
 8008966:	2301      	movs	r3, #1
 8008968:	9304      	str	r3, [sp, #16]
 800896a:	4b7f      	ldr	r3, [pc, #508]	; (8008b68 <pow+0x2ac>)
 800896c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008970:	9305      	str	r3, [sp, #20]
 8008972:	9b03      	ldr	r3, [sp, #12]
 8008974:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008978:	930c      	str	r3, [sp, #48]	; 0x30
 800897a:	9b02      	ldr	r3, [sp, #8]
 800897c:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008980:	2b00      	cmp	r3, #0
 8008982:	d0d7      	beq.n	8008934 <pow+0x78>
 8008984:	2200      	movs	r2, #0
 8008986:	4b79      	ldr	r3, [pc, #484]	; (8008b6c <pow+0x2b0>)
 8008988:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800898c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800898e:	b11b      	cbz	r3, 8008998 <pow+0xdc>
 8008990:	f000 ffa8 	bl	80098e4 <__errno>
 8008994:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008996:	6003      	str	r3, [r0, #0]
 8008998:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 800899c:	e88d 0018 	stmia.w	sp, {r3, r4}
 80089a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089a4:	b00f      	add	sp, #60	; 0x3c
 80089a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089aa:	4620      	mov	r0, r4
 80089ac:	4629      	mov	r1, r5
 80089ae:	f000 fe8c 	bl	80096ca <finite>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	d0f4      	beq.n	80089a0 <pow+0xe4>
 80089b6:	4652      	mov	r2, sl
 80089b8:	465b      	mov	r3, fp
 80089ba:	4620      	mov	r0, r4
 80089bc:	4629      	mov	r1, r5
 80089be:	f7f7 fff9 	bl	80009b4 <__aeabi_dcmplt>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	d0ec      	beq.n	80089a0 <pow+0xe4>
 80089c6:	2301      	movs	r3, #1
 80089c8:	9304      	str	r3, [sp, #16]
 80089ca:	4b67      	ldr	r3, [pc, #412]	; (8008b68 <pow+0x2ac>)
 80089cc:	960c      	str	r6, [sp, #48]	; 0x30
 80089ce:	9305      	str	r3, [sp, #20]
 80089d0:	f997 3000 	ldrsb.w	r3, [r7]
 80089d4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80089d8:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80089dc:	b913      	cbnz	r3, 80089e4 <pow+0x128>
 80089de:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80089e2:	e7a7      	b.n	8008934 <pow+0x78>
 80089e4:	2000      	movs	r0, #0
 80089e6:	4962      	ldr	r1, [pc, #392]	; (8008b70 <pow+0x2b4>)
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80089ee:	d1a1      	bne.n	8008934 <pow+0x78>
 80089f0:	f000 ff78 	bl	80098e4 <__errno>
 80089f4:	2321      	movs	r3, #33	; 0x21
 80089f6:	6003      	str	r3, [r0, #0]
 80089f8:	e7c8      	b.n	800898c <pow+0xd0>
 80089fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089fe:	f000 fe64 	bl	80096ca <finite>
 8008a02:	9002      	str	r0, [sp, #8]
 8008a04:	2800      	cmp	r0, #0
 8008a06:	d17f      	bne.n	8008b08 <pow+0x24c>
 8008a08:	4640      	mov	r0, r8
 8008a0a:	4649      	mov	r1, r9
 8008a0c:	f000 fe5d 	bl	80096ca <finite>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	d079      	beq.n	8008b08 <pow+0x24c>
 8008a14:	4620      	mov	r0, r4
 8008a16:	4629      	mov	r1, r5
 8008a18:	f000 fe57 	bl	80096ca <finite>
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	d073      	beq.n	8008b08 <pow+0x24c>
 8008a20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a24:	4619      	mov	r1, r3
 8008a26:	4610      	mov	r0, r2
 8008a28:	f7f7 ffec 	bl	8000a04 <__aeabi_dcmpun>
 8008a2c:	f997 7000 	ldrsb.w	r7, [r7]
 8008a30:	4b4d      	ldr	r3, [pc, #308]	; (8008b68 <pow+0x2ac>)
 8008a32:	b1a0      	cbz	r0, 8008a5e <pow+0x1a2>
 8008a34:	2201      	movs	r2, #1
 8008a36:	9305      	str	r3, [sp, #20]
 8008a38:	9b02      	ldr	r3, [sp, #8]
 8008a3a:	9204      	str	r2, [sp, #16]
 8008a3c:	930c      	str	r3, [sp, #48]	; 0x30
 8008a3e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008a42:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008a46:	2f00      	cmp	r7, #0
 8008a48:	d0c9      	beq.n	80089de <pow+0x122>
 8008a4a:	4652      	mov	r2, sl
 8008a4c:	465b      	mov	r3, fp
 8008a4e:	4650      	mov	r0, sl
 8008a50:	4659      	mov	r1, fp
 8008a52:	f7f7 fe67 	bl	8000724 <__aeabi_ddiv>
 8008a56:	2f02      	cmp	r7, #2
 8008a58:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008a5c:	e7c7      	b.n	80089ee <pow+0x132>
 8008a5e:	2203      	movs	r2, #3
 8008a60:	9305      	str	r3, [sp, #20]
 8008a62:	9204      	str	r2, [sp, #16]
 8008a64:	900c      	str	r0, [sp, #48]	; 0x30
 8008a66:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008a6a:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008a6e:	bb57      	cbnz	r7, 8008ac6 <pow+0x20a>
 8008a70:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008a74:	4b3f      	ldr	r3, [pc, #252]	; (8008b74 <pow+0x2b8>)
 8008a76:	4640      	mov	r0, r8
 8008a78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008a7c:	4649      	mov	r1, r9
 8008a7e:	4652      	mov	r2, sl
 8008a80:	465b      	mov	r3, fp
 8008a82:	f7f7 ff97 	bl	80009b4 <__aeabi_dcmplt>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	d064      	beq.n	8008b54 <pow+0x298>
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	4b3a      	ldr	r3, [pc, #232]	; (8008b78 <pow+0x2bc>)
 8008a8e:	4620      	mov	r0, r4
 8008a90:	4629      	mov	r1, r5
 8008a92:	f7f7 fd1d 	bl	80004d0 <__aeabi_dmul>
 8008a96:	4604      	mov	r4, r0
 8008a98:	460d      	mov	r5, r1
 8008a9a:	f000 fe25 	bl	80096e8 <rint>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	f7f7 ff7b 	bl	80009a0 <__aeabi_dcmpeq>
 8008aaa:	b920      	cbnz	r0, 8008ab6 <pow+0x1fa>
 8008aac:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008ab0:	4b32      	ldr	r3, [pc, #200]	; (8008b7c <pow+0x2c0>)
 8008ab2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008ab6:	f996 3000 	ldrsb.w	r3, [r6]
 8008aba:	2b02      	cmp	r3, #2
 8008abc:	d14a      	bne.n	8008b54 <pow+0x298>
 8008abe:	f000 ff11 	bl	80098e4 <__errno>
 8008ac2:	2322      	movs	r3, #34	; 0x22
 8008ac4:	e797      	b.n	80089f6 <pow+0x13a>
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	4b2d      	ldr	r3, [pc, #180]	; (8008b80 <pow+0x2c4>)
 8008aca:	4640      	mov	r0, r8
 8008acc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008ad0:	4649      	mov	r1, r9
 8008ad2:	4652      	mov	r2, sl
 8008ad4:	465b      	mov	r3, fp
 8008ad6:	f7f7 ff6d 	bl	80009b4 <__aeabi_dcmplt>
 8008ada:	2800      	cmp	r0, #0
 8008adc:	d0eb      	beq.n	8008ab6 <pow+0x1fa>
 8008ade:	2200      	movs	r2, #0
 8008ae0:	4b25      	ldr	r3, [pc, #148]	; (8008b78 <pow+0x2bc>)
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	4629      	mov	r1, r5
 8008ae6:	f7f7 fcf3 	bl	80004d0 <__aeabi_dmul>
 8008aea:	4604      	mov	r4, r0
 8008aec:	460d      	mov	r5, r1
 8008aee:	f000 fdfb 	bl	80096e8 <rint>
 8008af2:	4602      	mov	r2, r0
 8008af4:	460b      	mov	r3, r1
 8008af6:	4620      	mov	r0, r4
 8008af8:	4629      	mov	r1, r5
 8008afa:	f7f7 ff51 	bl	80009a0 <__aeabi_dcmpeq>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d1d9      	bne.n	8008ab6 <pow+0x1fa>
 8008b02:	2200      	movs	r2, #0
 8008b04:	4b1a      	ldr	r3, [pc, #104]	; (8008b70 <pow+0x2b4>)
 8008b06:	e7d4      	b.n	8008ab2 <pow+0x1f6>
 8008b08:	2200      	movs	r2, #0
 8008b0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b0e:	2300      	movs	r3, #0
 8008b10:	f7f7 ff46 	bl	80009a0 <__aeabi_dcmpeq>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	f43f af43 	beq.w	80089a0 <pow+0xe4>
 8008b1a:	4640      	mov	r0, r8
 8008b1c:	4649      	mov	r1, r9
 8008b1e:	f000 fdd4 	bl	80096ca <finite>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	f43f af3c 	beq.w	80089a0 <pow+0xe4>
 8008b28:	4620      	mov	r0, r4
 8008b2a:	4629      	mov	r1, r5
 8008b2c:	f000 fdcd 	bl	80096ca <finite>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	f43f af35 	beq.w	80089a0 <pow+0xe4>
 8008b36:	2304      	movs	r3, #4
 8008b38:	9304      	str	r3, [sp, #16]
 8008b3a:	4b0b      	ldr	r3, [pc, #44]	; (8008b68 <pow+0x2ac>)
 8008b3c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008b40:	9305      	str	r3, [sp, #20]
 8008b42:	2300      	movs	r3, #0
 8008b44:	2400      	movs	r4, #0
 8008b46:	930c      	str	r3, [sp, #48]	; 0x30
 8008b48:	2300      	movs	r3, #0
 8008b4a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008b4e:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8008b52:	e7b0      	b.n	8008ab6 <pow+0x1fa>
 8008b54:	a804      	add	r0, sp, #16
 8008b56:	f000 fdbe 	bl	80096d6 <matherr>
 8008b5a:	2800      	cmp	r0, #0
 8008b5c:	f47f af16 	bne.w	800898c <pow+0xd0>
 8008b60:	e7ad      	b.n	8008abe <pow+0x202>
 8008b62:	bf00      	nop
 8008b64:	20000698 	.word	0x20000698
 8008b68:	0800d17c 	.word	0x0800d17c
 8008b6c:	3ff00000 	.word	0x3ff00000
 8008b70:	fff00000 	.word	0xfff00000
 8008b74:	47efffff 	.word	0x47efffff
 8008b78:	3fe00000 	.word	0x3fe00000
 8008b7c:	c7efffff 	.word	0xc7efffff
 8008b80:	7ff00000 	.word	0x7ff00000
 8008b84:	00000000 	.word	0x00000000

08008b88 <__ieee754_pow>:
 8008b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b8c:	b093      	sub	sp, #76	; 0x4c
 8008b8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b92:	9e03      	ldr	r6, [sp, #12]
 8008b94:	9a02      	ldr	r2, [sp, #8]
 8008b96:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8008b9a:	ea55 0302 	orrs.w	r3, r5, r2
 8008b9e:	4607      	mov	r7, r0
 8008ba0:	4688      	mov	r8, r1
 8008ba2:	4682      	mov	sl, r0
 8008ba4:	4689      	mov	r9, r1
 8008ba6:	f000 849e 	beq.w	80094e6 <__ieee754_pow+0x95e>
 8008baa:	4b77      	ldr	r3, [pc, #476]	; (8008d88 <__ieee754_pow+0x200>)
 8008bac:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8008bb0:	429c      	cmp	r4, r3
 8008bb2:	dc09      	bgt.n	8008bc8 <__ieee754_pow+0x40>
 8008bb4:	d103      	bne.n	8008bbe <__ieee754_pow+0x36>
 8008bb6:	b938      	cbnz	r0, 8008bc8 <__ieee754_pow+0x40>
 8008bb8:	42a5      	cmp	r5, r4
 8008bba:	dc0d      	bgt.n	8008bd8 <__ieee754_pow+0x50>
 8008bbc:	e001      	b.n	8008bc2 <__ieee754_pow+0x3a>
 8008bbe:	429d      	cmp	r5, r3
 8008bc0:	dc02      	bgt.n	8008bc8 <__ieee754_pow+0x40>
 8008bc2:	429d      	cmp	r5, r3
 8008bc4:	d10e      	bne.n	8008be4 <__ieee754_pow+0x5c>
 8008bc6:	b16a      	cbz	r2, 8008be4 <__ieee754_pow+0x5c>
 8008bc8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008bcc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008bd0:	ea54 030a 	orrs.w	r3, r4, sl
 8008bd4:	f000 8487 	beq.w	80094e6 <__ieee754_pow+0x95e>
 8008bd8:	486c      	ldr	r0, [pc, #432]	; (8008d8c <__ieee754_pow+0x204>)
 8008bda:	b013      	add	sp, #76	; 0x4c
 8008bdc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be0:	f000 bd7c 	b.w	80096dc <nan>
 8008be4:	f1b9 0f00 	cmp.w	r9, #0
 8008be8:	da4f      	bge.n	8008c8a <__ieee754_pow+0x102>
 8008bea:	4b69      	ldr	r3, [pc, #420]	; (8008d90 <__ieee754_pow+0x208>)
 8008bec:	429d      	cmp	r5, r3
 8008bee:	dc4a      	bgt.n	8008c86 <__ieee754_pow+0xfe>
 8008bf0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008bf4:	429d      	cmp	r5, r3
 8008bf6:	dd48      	ble.n	8008c8a <__ieee754_pow+0x102>
 8008bf8:	152b      	asrs	r3, r5, #20
 8008bfa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008bfe:	2b14      	cmp	r3, #20
 8008c00:	dd24      	ble.n	8008c4c <__ieee754_pow+0xc4>
 8008c02:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008c06:	fa22 f103 	lsr.w	r1, r2, r3
 8008c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d13b      	bne.n	8008c8a <__ieee754_pow+0x102>
 8008c12:	f001 0101 	and.w	r1, r1, #1
 8008c16:	f1c1 0302 	rsb	r3, r1, #2
 8008c1a:	9300      	str	r3, [sp, #0]
 8008c1c:	2a00      	cmp	r2, #0
 8008c1e:	d156      	bne.n	8008cce <__ieee754_pow+0x146>
 8008c20:	4b59      	ldr	r3, [pc, #356]	; (8008d88 <__ieee754_pow+0x200>)
 8008c22:	429d      	cmp	r5, r3
 8008c24:	d122      	bne.n	8008c6c <__ieee754_pow+0xe4>
 8008c26:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008c2a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008c2e:	ea53 030a 	orrs.w	r3, r3, sl
 8008c32:	f000 8458 	beq.w	80094e6 <__ieee754_pow+0x95e>
 8008c36:	4b57      	ldr	r3, [pc, #348]	; (8008d94 <__ieee754_pow+0x20c>)
 8008c38:	429c      	cmp	r4, r3
 8008c3a:	dd28      	ble.n	8008c8e <__ieee754_pow+0x106>
 8008c3c:	2e00      	cmp	r6, #0
 8008c3e:	f280 8456 	bge.w	80094ee <__ieee754_pow+0x966>
 8008c42:	2000      	movs	r0, #0
 8008c44:	2100      	movs	r1, #0
 8008c46:	b013      	add	sp, #76	; 0x4c
 8008c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c4c:	2a00      	cmp	r2, #0
 8008c4e:	d13c      	bne.n	8008cca <__ieee754_pow+0x142>
 8008c50:	f1c3 0314 	rsb	r3, r3, #20
 8008c54:	fa45 f103 	asr.w	r1, r5, r3
 8008c58:	fa01 f303 	lsl.w	r3, r1, r3
 8008c5c:	429d      	cmp	r5, r3
 8008c5e:	f040 844e 	bne.w	80094fe <__ieee754_pow+0x976>
 8008c62:	f001 0101 	and.w	r1, r1, #1
 8008c66:	f1c1 0302 	rsb	r3, r1, #2
 8008c6a:	9300      	str	r3, [sp, #0]
 8008c6c:	4b4a      	ldr	r3, [pc, #296]	; (8008d98 <__ieee754_pow+0x210>)
 8008c6e:	429d      	cmp	r5, r3
 8008c70:	d114      	bne.n	8008c9c <__ieee754_pow+0x114>
 8008c72:	2e00      	cmp	r6, #0
 8008c74:	f280 843f 	bge.w	80094f6 <__ieee754_pow+0x96e>
 8008c78:	463a      	mov	r2, r7
 8008c7a:	4643      	mov	r3, r8
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	4946      	ldr	r1, [pc, #280]	; (8008d98 <__ieee754_pow+0x210>)
 8008c80:	f7f7 fd50 	bl	8000724 <__aeabi_ddiv>
 8008c84:	e7df      	b.n	8008c46 <__ieee754_pow+0xbe>
 8008c86:	2302      	movs	r3, #2
 8008c88:	e7c7      	b.n	8008c1a <__ieee754_pow+0x92>
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	e7c5      	b.n	8008c1a <__ieee754_pow+0x92>
 8008c8e:	2e00      	cmp	r6, #0
 8008c90:	dad7      	bge.n	8008c42 <__ieee754_pow+0xba>
 8008c92:	9b03      	ldr	r3, [sp, #12]
 8008c94:	9802      	ldr	r0, [sp, #8]
 8008c96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008c9a:	e7d4      	b.n	8008c46 <__ieee754_pow+0xbe>
 8008c9c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8008ca0:	d106      	bne.n	8008cb0 <__ieee754_pow+0x128>
 8008ca2:	463a      	mov	r2, r7
 8008ca4:	4643      	mov	r3, r8
 8008ca6:	4638      	mov	r0, r7
 8008ca8:	4641      	mov	r1, r8
 8008caa:	f7f7 fc11 	bl	80004d0 <__aeabi_dmul>
 8008cae:	e7ca      	b.n	8008c46 <__ieee754_pow+0xbe>
 8008cb0:	4b3a      	ldr	r3, [pc, #232]	; (8008d9c <__ieee754_pow+0x214>)
 8008cb2:	429e      	cmp	r6, r3
 8008cb4:	d10b      	bne.n	8008cce <__ieee754_pow+0x146>
 8008cb6:	f1b9 0f00 	cmp.w	r9, #0
 8008cba:	db08      	blt.n	8008cce <__ieee754_pow+0x146>
 8008cbc:	4638      	mov	r0, r7
 8008cbe:	4641      	mov	r1, r8
 8008cc0:	b013      	add	sp, #76	; 0x4c
 8008cc2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc6:	f000 bc51 	b.w	800956c <__ieee754_sqrt>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	4638      	mov	r0, r7
 8008cd0:	4641      	mov	r1, r8
 8008cd2:	f000 fcf7 	bl	80096c4 <fabs>
 8008cd6:	f1ba 0f00 	cmp.w	sl, #0
 8008cda:	d125      	bne.n	8008d28 <__ieee754_pow+0x1a0>
 8008cdc:	b124      	cbz	r4, 8008ce8 <__ieee754_pow+0x160>
 8008cde:	4b2e      	ldr	r3, [pc, #184]	; (8008d98 <__ieee754_pow+0x210>)
 8008ce0:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d11f      	bne.n	8008d28 <__ieee754_pow+0x1a0>
 8008ce8:	2e00      	cmp	r6, #0
 8008cea:	da05      	bge.n	8008cf8 <__ieee754_pow+0x170>
 8008cec:	4602      	mov	r2, r0
 8008cee:	460b      	mov	r3, r1
 8008cf0:	2000      	movs	r0, #0
 8008cf2:	4929      	ldr	r1, [pc, #164]	; (8008d98 <__ieee754_pow+0x210>)
 8008cf4:	f7f7 fd16 	bl	8000724 <__aeabi_ddiv>
 8008cf8:	f1b9 0f00 	cmp.w	r9, #0
 8008cfc:	daa3      	bge.n	8008c46 <__ieee754_pow+0xbe>
 8008cfe:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008d02:	9b00      	ldr	r3, [sp, #0]
 8008d04:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008d08:	4323      	orrs	r3, r4
 8008d0a:	d106      	bne.n	8008d1a <__ieee754_pow+0x192>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	460b      	mov	r3, r1
 8008d10:	f7f7 fa2a 	bl	8000168 <__aeabi_dsub>
 8008d14:	4602      	mov	r2, r0
 8008d16:	460b      	mov	r3, r1
 8008d18:	e7b2      	b.n	8008c80 <__ieee754_pow+0xf8>
 8008d1a:	9b00      	ldr	r3, [sp, #0]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d192      	bne.n	8008c46 <__ieee754_pow+0xbe>
 8008d20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d24:	4619      	mov	r1, r3
 8008d26:	e78e      	b.n	8008c46 <__ieee754_pow+0xbe>
 8008d28:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8008d2c:	f109 33ff 	add.w	r3, r9, #4294967295
 8008d30:	930c      	str	r3, [sp, #48]	; 0x30
 8008d32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d34:	9b00      	ldr	r3, [sp, #0]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	d104      	bne.n	8008d44 <__ieee754_pow+0x1bc>
 8008d3a:	463a      	mov	r2, r7
 8008d3c:	4643      	mov	r3, r8
 8008d3e:	4638      	mov	r0, r7
 8008d40:	4641      	mov	r1, r8
 8008d42:	e7e5      	b.n	8008d10 <__ieee754_pow+0x188>
 8008d44:	4b16      	ldr	r3, [pc, #88]	; (8008da0 <__ieee754_pow+0x218>)
 8008d46:	429d      	cmp	r5, r3
 8008d48:	f340 80fc 	ble.w	8008f44 <__ieee754_pow+0x3bc>
 8008d4c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008d50:	429d      	cmp	r5, r3
 8008d52:	dd0b      	ble.n	8008d6c <__ieee754_pow+0x1e4>
 8008d54:	4b0f      	ldr	r3, [pc, #60]	; (8008d94 <__ieee754_pow+0x20c>)
 8008d56:	429c      	cmp	r4, r3
 8008d58:	dc0e      	bgt.n	8008d78 <__ieee754_pow+0x1f0>
 8008d5a:	2e00      	cmp	r6, #0
 8008d5c:	f6bf af71 	bge.w	8008c42 <__ieee754_pow+0xba>
 8008d60:	a307      	add	r3, pc, #28	; (adr r3, 8008d80 <__ieee754_pow+0x1f8>)
 8008d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d66:	4610      	mov	r0, r2
 8008d68:	4619      	mov	r1, r3
 8008d6a:	e79e      	b.n	8008caa <__ieee754_pow+0x122>
 8008d6c:	4b0d      	ldr	r3, [pc, #52]	; (8008da4 <__ieee754_pow+0x21c>)
 8008d6e:	429c      	cmp	r4, r3
 8008d70:	ddf3      	ble.n	8008d5a <__ieee754_pow+0x1d2>
 8008d72:	4b09      	ldr	r3, [pc, #36]	; (8008d98 <__ieee754_pow+0x210>)
 8008d74:	429c      	cmp	r4, r3
 8008d76:	dd17      	ble.n	8008da8 <__ieee754_pow+0x220>
 8008d78:	2e00      	cmp	r6, #0
 8008d7a:	dcf1      	bgt.n	8008d60 <__ieee754_pow+0x1d8>
 8008d7c:	e761      	b.n	8008c42 <__ieee754_pow+0xba>
 8008d7e:	bf00      	nop
 8008d80:	8800759c 	.word	0x8800759c
 8008d84:	7e37e43c 	.word	0x7e37e43c
 8008d88:	7ff00000 	.word	0x7ff00000
 8008d8c:	0800cebd 	.word	0x0800cebd
 8008d90:	433fffff 	.word	0x433fffff
 8008d94:	3fefffff 	.word	0x3fefffff
 8008d98:	3ff00000 	.word	0x3ff00000
 8008d9c:	3fe00000 	.word	0x3fe00000
 8008da0:	41e00000 	.word	0x41e00000
 8008da4:	3feffffe 	.word	0x3feffffe
 8008da8:	2200      	movs	r2, #0
 8008daa:	4b61      	ldr	r3, [pc, #388]	; (8008f30 <__ieee754_pow+0x3a8>)
 8008dac:	f7f7 f9dc 	bl	8000168 <__aeabi_dsub>
 8008db0:	a355      	add	r3, pc, #340	; (adr r3, 8008f08 <__ieee754_pow+0x380>)
 8008db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db6:	4604      	mov	r4, r0
 8008db8:	460d      	mov	r5, r1
 8008dba:	f7f7 fb89 	bl	80004d0 <__aeabi_dmul>
 8008dbe:	a354      	add	r3, pc, #336	; (adr r3, 8008f10 <__ieee754_pow+0x388>)
 8008dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc4:	4606      	mov	r6, r0
 8008dc6:	460f      	mov	r7, r1
 8008dc8:	4620      	mov	r0, r4
 8008dca:	4629      	mov	r1, r5
 8008dcc:	f7f7 fb80 	bl	80004d0 <__aeabi_dmul>
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	4682      	mov	sl, r0
 8008dd4:	468b      	mov	fp, r1
 8008dd6:	4b57      	ldr	r3, [pc, #348]	; (8008f34 <__ieee754_pow+0x3ac>)
 8008dd8:	4620      	mov	r0, r4
 8008dda:	4629      	mov	r1, r5
 8008ddc:	f7f7 fb78 	bl	80004d0 <__aeabi_dmul>
 8008de0:	4602      	mov	r2, r0
 8008de2:	460b      	mov	r3, r1
 8008de4:	a14c      	add	r1, pc, #304	; (adr r1, 8008f18 <__ieee754_pow+0x390>)
 8008de6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dea:	f7f7 f9bd 	bl	8000168 <__aeabi_dsub>
 8008dee:	4622      	mov	r2, r4
 8008df0:	462b      	mov	r3, r5
 8008df2:	f7f7 fb6d 	bl	80004d0 <__aeabi_dmul>
 8008df6:	4602      	mov	r2, r0
 8008df8:	460b      	mov	r3, r1
 8008dfa:	2000      	movs	r0, #0
 8008dfc:	494e      	ldr	r1, [pc, #312]	; (8008f38 <__ieee754_pow+0x3b0>)
 8008dfe:	f7f7 f9b3 	bl	8000168 <__aeabi_dsub>
 8008e02:	4622      	mov	r2, r4
 8008e04:	462b      	mov	r3, r5
 8008e06:	4680      	mov	r8, r0
 8008e08:	4689      	mov	r9, r1
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	4629      	mov	r1, r5
 8008e0e:	f7f7 fb5f 	bl	80004d0 <__aeabi_dmul>
 8008e12:	4602      	mov	r2, r0
 8008e14:	460b      	mov	r3, r1
 8008e16:	4640      	mov	r0, r8
 8008e18:	4649      	mov	r1, r9
 8008e1a:	f7f7 fb59 	bl	80004d0 <__aeabi_dmul>
 8008e1e:	a340      	add	r3, pc, #256	; (adr r3, 8008f20 <__ieee754_pow+0x398>)
 8008e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e24:	f7f7 fb54 	bl	80004d0 <__aeabi_dmul>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	460b      	mov	r3, r1
 8008e2c:	4650      	mov	r0, sl
 8008e2e:	4659      	mov	r1, fp
 8008e30:	f7f7 f99a 	bl	8000168 <__aeabi_dsub>
 8008e34:	4602      	mov	r2, r0
 8008e36:	460b      	mov	r3, r1
 8008e38:	4604      	mov	r4, r0
 8008e3a:	460d      	mov	r5, r1
 8008e3c:	4630      	mov	r0, r6
 8008e3e:	4639      	mov	r1, r7
 8008e40:	f7f7 f994 	bl	800016c <__adddf3>
 8008e44:	2000      	movs	r0, #0
 8008e46:	468b      	mov	fp, r1
 8008e48:	4682      	mov	sl, r0
 8008e4a:	4632      	mov	r2, r6
 8008e4c:	463b      	mov	r3, r7
 8008e4e:	f7f7 f98b 	bl	8000168 <__aeabi_dsub>
 8008e52:	4602      	mov	r2, r0
 8008e54:	460b      	mov	r3, r1
 8008e56:	4620      	mov	r0, r4
 8008e58:	4629      	mov	r1, r5
 8008e5a:	f7f7 f985 	bl	8000168 <__aeabi_dsub>
 8008e5e:	9b00      	ldr	r3, [sp, #0]
 8008e60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e62:	3b01      	subs	r3, #1
 8008e64:	4313      	orrs	r3, r2
 8008e66:	f04f 0300 	mov.w	r3, #0
 8008e6a:	bf0c      	ite	eq
 8008e6c:	4c33      	ldreq	r4, [pc, #204]	; (8008f3c <__ieee754_pow+0x3b4>)
 8008e6e:	4c30      	ldrne	r4, [pc, #192]	; (8008f30 <__ieee754_pow+0x3a8>)
 8008e70:	4606      	mov	r6, r0
 8008e72:	e88d 0018 	stmia.w	sp, {r3, r4}
 8008e76:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008e7a:	2400      	movs	r4, #0
 8008e7c:	460f      	mov	r7, r1
 8008e7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e82:	4622      	mov	r2, r4
 8008e84:	462b      	mov	r3, r5
 8008e86:	f7f7 f96f 	bl	8000168 <__aeabi_dsub>
 8008e8a:	4652      	mov	r2, sl
 8008e8c:	465b      	mov	r3, fp
 8008e8e:	f7f7 fb1f 	bl	80004d0 <__aeabi_dmul>
 8008e92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e96:	4680      	mov	r8, r0
 8008e98:	4689      	mov	r9, r1
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	4639      	mov	r1, r7
 8008e9e:	f7f7 fb17 	bl	80004d0 <__aeabi_dmul>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4640      	mov	r0, r8
 8008ea8:	4649      	mov	r1, r9
 8008eaa:	f7f7 f95f 	bl	800016c <__adddf3>
 8008eae:	4622      	mov	r2, r4
 8008eb0:	462b      	mov	r3, r5
 8008eb2:	4680      	mov	r8, r0
 8008eb4:	4689      	mov	r9, r1
 8008eb6:	4650      	mov	r0, sl
 8008eb8:	4659      	mov	r1, fp
 8008eba:	f7f7 fb09 	bl	80004d0 <__aeabi_dmul>
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	460d      	mov	r5, r1
 8008ec2:	460b      	mov	r3, r1
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	4649      	mov	r1, r9
 8008ec8:	4640      	mov	r0, r8
 8008eca:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008ece:	f7f7 f94d 	bl	800016c <__adddf3>
 8008ed2:	4b1b      	ldr	r3, [pc, #108]	; (8008f40 <__ieee754_pow+0x3b8>)
 8008ed4:	4682      	mov	sl, r0
 8008ed6:	4299      	cmp	r1, r3
 8008ed8:	460f      	mov	r7, r1
 8008eda:	460e      	mov	r6, r1
 8008edc:	f340 82da 	ble.w	8009494 <__ieee754_pow+0x90c>
 8008ee0:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008ee4:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008ee8:	4303      	orrs	r3, r0
 8008eea:	f000 81d5 	beq.w	8009298 <__ieee754_pow+0x710>
 8008eee:	a30e      	add	r3, pc, #56	; (adr r3, 8008f28 <__ieee754_pow+0x3a0>)
 8008ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ef8:	f7f7 faea 	bl	80004d0 <__aeabi_dmul>
 8008efc:	a30a      	add	r3, pc, #40	; (adr r3, 8008f28 <__ieee754_pow+0x3a0>)
 8008efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f02:	e6d2      	b.n	8008caa <__ieee754_pow+0x122>
 8008f04:	f3af 8000 	nop.w
 8008f08:	60000000 	.word	0x60000000
 8008f0c:	3ff71547 	.word	0x3ff71547
 8008f10:	f85ddf44 	.word	0xf85ddf44
 8008f14:	3e54ae0b 	.word	0x3e54ae0b
 8008f18:	55555555 	.word	0x55555555
 8008f1c:	3fd55555 	.word	0x3fd55555
 8008f20:	652b82fe 	.word	0x652b82fe
 8008f24:	3ff71547 	.word	0x3ff71547
 8008f28:	8800759c 	.word	0x8800759c
 8008f2c:	7e37e43c 	.word	0x7e37e43c
 8008f30:	3ff00000 	.word	0x3ff00000
 8008f34:	3fd00000 	.word	0x3fd00000
 8008f38:	3fe00000 	.word	0x3fe00000
 8008f3c:	bff00000 	.word	0xbff00000
 8008f40:	408fffff 	.word	0x408fffff
 8008f44:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008f48:	f04f 0200 	mov.w	r2, #0
 8008f4c:	da05      	bge.n	8008f5a <__ieee754_pow+0x3d2>
 8008f4e:	4bca      	ldr	r3, [pc, #808]	; (8009278 <__ieee754_pow+0x6f0>)
 8008f50:	f7f7 fabe 	bl	80004d0 <__aeabi_dmul>
 8008f54:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008f58:	460c      	mov	r4, r1
 8008f5a:	1523      	asrs	r3, r4, #20
 8008f5c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008f60:	4413      	add	r3, r2
 8008f62:	9307      	str	r3, [sp, #28]
 8008f64:	4bc5      	ldr	r3, [pc, #788]	; (800927c <__ieee754_pow+0x6f4>)
 8008f66:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008f6a:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008f6e:	429c      	cmp	r4, r3
 8008f70:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008f74:	dd08      	ble.n	8008f88 <__ieee754_pow+0x400>
 8008f76:	4bc2      	ldr	r3, [pc, #776]	; (8009280 <__ieee754_pow+0x6f8>)
 8008f78:	429c      	cmp	r4, r3
 8008f7a:	f340 8154 	ble.w	8009226 <__ieee754_pow+0x69e>
 8008f7e:	9b07      	ldr	r3, [sp, #28]
 8008f80:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008f84:	3301      	adds	r3, #1
 8008f86:	9307      	str	r3, [sp, #28]
 8008f88:	2600      	movs	r6, #0
 8008f8a:	4629      	mov	r1, r5
 8008f8c:	00f3      	lsls	r3, r6, #3
 8008f8e:	930d      	str	r3, [sp, #52]	; 0x34
 8008f90:	4bbc      	ldr	r3, [pc, #752]	; (8009284 <__ieee754_pow+0x6fc>)
 8008f92:	00f2      	lsls	r2, r6, #3
 8008f94:	4413      	add	r3, r2
 8008f96:	cb18      	ldmia	r3, {r3, r4}
 8008f98:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	4623      	mov	r3, r4
 8008fa0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008fa4:	f7f7 f8e0 	bl	8000168 <__aeabi_dsub>
 8008fa8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008fac:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008fb0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008fb4:	f7f7 f8da 	bl	800016c <__adddf3>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	460b      	mov	r3, r1
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	49b2      	ldr	r1, [pc, #712]	; (8009288 <__ieee754_pow+0x700>)
 8008fc0:	f7f7 fbb0 	bl	8000724 <__aeabi_ddiv>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008fcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008fd0:	f7f7 fa7e 	bl	80004d0 <__aeabi_dmul>
 8008fd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fd8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008fdc:	f04f 0a00 	mov.w	sl, #0
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	106d      	asrs	r5, r5, #1
 8008fe4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008fe8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008fec:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8008ff0:	4659      	mov	r1, fp
 8008ff2:	4650      	mov	r0, sl
 8008ff4:	4614      	mov	r4, r2
 8008ff6:	461d      	mov	r5, r3
 8008ff8:	f7f7 fa6a 	bl	80004d0 <__aeabi_dmul>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	460b      	mov	r3, r1
 8009000:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009004:	f7f7 f8b0 	bl	8000168 <__aeabi_dsub>
 8009008:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800900c:	4606      	mov	r6, r0
 800900e:	460f      	mov	r7, r1
 8009010:	4620      	mov	r0, r4
 8009012:	4629      	mov	r1, r5
 8009014:	f7f7 f8a8 	bl	8000168 <__aeabi_dsub>
 8009018:	4602      	mov	r2, r0
 800901a:	460b      	mov	r3, r1
 800901c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009020:	f7f7 f8a2 	bl	8000168 <__aeabi_dsub>
 8009024:	465b      	mov	r3, fp
 8009026:	4652      	mov	r2, sl
 8009028:	f7f7 fa52 	bl	80004d0 <__aeabi_dmul>
 800902c:	4602      	mov	r2, r0
 800902e:	460b      	mov	r3, r1
 8009030:	4630      	mov	r0, r6
 8009032:	4639      	mov	r1, r7
 8009034:	f7f7 f898 	bl	8000168 <__aeabi_dsub>
 8009038:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800903c:	f7f7 fa48 	bl	80004d0 <__aeabi_dmul>
 8009040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009044:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009048:	4610      	mov	r0, r2
 800904a:	4619      	mov	r1, r3
 800904c:	f7f7 fa40 	bl	80004d0 <__aeabi_dmul>
 8009050:	a377      	add	r3, pc, #476	; (adr r3, 8009230 <__ieee754_pow+0x6a8>)
 8009052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009056:	4604      	mov	r4, r0
 8009058:	460d      	mov	r5, r1
 800905a:	f7f7 fa39 	bl	80004d0 <__aeabi_dmul>
 800905e:	a376      	add	r3, pc, #472	; (adr r3, 8009238 <__ieee754_pow+0x6b0>)
 8009060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009064:	f7f7 f882 	bl	800016c <__adddf3>
 8009068:	4622      	mov	r2, r4
 800906a:	462b      	mov	r3, r5
 800906c:	f7f7 fa30 	bl	80004d0 <__aeabi_dmul>
 8009070:	a373      	add	r3, pc, #460	; (adr r3, 8009240 <__ieee754_pow+0x6b8>)
 8009072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009076:	f7f7 f879 	bl	800016c <__adddf3>
 800907a:	4622      	mov	r2, r4
 800907c:	462b      	mov	r3, r5
 800907e:	f7f7 fa27 	bl	80004d0 <__aeabi_dmul>
 8009082:	a371      	add	r3, pc, #452	; (adr r3, 8009248 <__ieee754_pow+0x6c0>)
 8009084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009088:	f7f7 f870 	bl	800016c <__adddf3>
 800908c:	4622      	mov	r2, r4
 800908e:	462b      	mov	r3, r5
 8009090:	f7f7 fa1e 	bl	80004d0 <__aeabi_dmul>
 8009094:	a36e      	add	r3, pc, #440	; (adr r3, 8009250 <__ieee754_pow+0x6c8>)
 8009096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909a:	f7f7 f867 	bl	800016c <__adddf3>
 800909e:	4622      	mov	r2, r4
 80090a0:	462b      	mov	r3, r5
 80090a2:	f7f7 fa15 	bl	80004d0 <__aeabi_dmul>
 80090a6:	a36c      	add	r3, pc, #432	; (adr r3, 8009258 <__ieee754_pow+0x6d0>)
 80090a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ac:	f7f7 f85e 	bl	800016c <__adddf3>
 80090b0:	4622      	mov	r2, r4
 80090b2:	4606      	mov	r6, r0
 80090b4:	460f      	mov	r7, r1
 80090b6:	462b      	mov	r3, r5
 80090b8:	4620      	mov	r0, r4
 80090ba:	4629      	mov	r1, r5
 80090bc:	f7f7 fa08 	bl	80004d0 <__aeabi_dmul>
 80090c0:	4602      	mov	r2, r0
 80090c2:	460b      	mov	r3, r1
 80090c4:	4630      	mov	r0, r6
 80090c6:	4639      	mov	r1, r7
 80090c8:	f7f7 fa02 	bl	80004d0 <__aeabi_dmul>
 80090cc:	4604      	mov	r4, r0
 80090ce:	460d      	mov	r5, r1
 80090d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090d4:	465b      	mov	r3, fp
 80090d6:	4652      	mov	r2, sl
 80090d8:	f7f7 f848 	bl	800016c <__adddf3>
 80090dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80090e0:	f7f7 f9f6 	bl	80004d0 <__aeabi_dmul>
 80090e4:	4622      	mov	r2, r4
 80090e6:	462b      	mov	r3, r5
 80090e8:	f7f7 f840 	bl	800016c <__adddf3>
 80090ec:	465b      	mov	r3, fp
 80090ee:	4606      	mov	r6, r0
 80090f0:	460f      	mov	r7, r1
 80090f2:	4652      	mov	r2, sl
 80090f4:	4659      	mov	r1, fp
 80090f6:	4650      	mov	r0, sl
 80090f8:	f7f7 f9ea 	bl	80004d0 <__aeabi_dmul>
 80090fc:	2200      	movs	r2, #0
 80090fe:	4b63      	ldr	r3, [pc, #396]	; (800928c <__ieee754_pow+0x704>)
 8009100:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009104:	f7f7 f832 	bl	800016c <__adddf3>
 8009108:	4632      	mov	r2, r6
 800910a:	463b      	mov	r3, r7
 800910c:	f7f7 f82e 	bl	800016c <__adddf3>
 8009110:	4650      	mov	r0, sl
 8009112:	460d      	mov	r5, r1
 8009114:	4602      	mov	r2, r0
 8009116:	460b      	mov	r3, r1
 8009118:	4650      	mov	r0, sl
 800911a:	4659      	mov	r1, fp
 800911c:	f7f7 f9d8 	bl	80004d0 <__aeabi_dmul>
 8009120:	2200      	movs	r2, #0
 8009122:	4680      	mov	r8, r0
 8009124:	4689      	mov	r9, r1
 8009126:	4b59      	ldr	r3, [pc, #356]	; (800928c <__ieee754_pow+0x704>)
 8009128:	4629      	mov	r1, r5
 800912a:	4650      	mov	r0, sl
 800912c:	f7f7 f81c 	bl	8000168 <__aeabi_dsub>
 8009130:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009134:	f7f7 f818 	bl	8000168 <__aeabi_dsub>
 8009138:	4602      	mov	r2, r0
 800913a:	460b      	mov	r3, r1
 800913c:	4630      	mov	r0, r6
 800913e:	4639      	mov	r1, r7
 8009140:	f7f7 f812 	bl	8000168 <__aeabi_dsub>
 8009144:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009148:	f7f7 f9c2 	bl	80004d0 <__aeabi_dmul>
 800914c:	462b      	mov	r3, r5
 800914e:	4606      	mov	r6, r0
 8009150:	460f      	mov	r7, r1
 8009152:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009156:	4652      	mov	r2, sl
 8009158:	f7f7 f9ba 	bl	80004d0 <__aeabi_dmul>
 800915c:	4602      	mov	r2, r0
 800915e:	460b      	mov	r3, r1
 8009160:	4630      	mov	r0, r6
 8009162:	4639      	mov	r1, r7
 8009164:	f7f7 f802 	bl	800016c <__adddf3>
 8009168:	4606      	mov	r6, r0
 800916a:	460f      	mov	r7, r1
 800916c:	4602      	mov	r2, r0
 800916e:	460b      	mov	r3, r1
 8009170:	4640      	mov	r0, r8
 8009172:	4649      	mov	r1, r9
 8009174:	f7f6 fffa 	bl	800016c <__adddf3>
 8009178:	a339      	add	r3, pc, #228	; (adr r3, 8009260 <__ieee754_pow+0x6d8>)
 800917a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917e:	4650      	mov	r0, sl
 8009180:	460d      	mov	r5, r1
 8009182:	f7f7 f9a5 	bl	80004d0 <__aeabi_dmul>
 8009186:	4642      	mov	r2, r8
 8009188:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800918c:	464b      	mov	r3, r9
 800918e:	4629      	mov	r1, r5
 8009190:	4650      	mov	r0, sl
 8009192:	f7f6 ffe9 	bl	8000168 <__aeabi_dsub>
 8009196:	4602      	mov	r2, r0
 8009198:	460b      	mov	r3, r1
 800919a:	4630      	mov	r0, r6
 800919c:	4639      	mov	r1, r7
 800919e:	f7f6 ffe3 	bl	8000168 <__aeabi_dsub>
 80091a2:	a331      	add	r3, pc, #196	; (adr r3, 8009268 <__ieee754_pow+0x6e0>)
 80091a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a8:	f7f7 f992 	bl	80004d0 <__aeabi_dmul>
 80091ac:	a330      	add	r3, pc, #192	; (adr r3, 8009270 <__ieee754_pow+0x6e8>)
 80091ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b2:	4606      	mov	r6, r0
 80091b4:	460f      	mov	r7, r1
 80091b6:	4650      	mov	r0, sl
 80091b8:	4629      	mov	r1, r5
 80091ba:	f7f7 f989 	bl	80004d0 <__aeabi_dmul>
 80091be:	4602      	mov	r2, r0
 80091c0:	460b      	mov	r3, r1
 80091c2:	4630      	mov	r0, r6
 80091c4:	4639      	mov	r1, r7
 80091c6:	f7f6 ffd1 	bl	800016c <__adddf3>
 80091ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091cc:	4b30      	ldr	r3, [pc, #192]	; (8009290 <__ieee754_pow+0x708>)
 80091ce:	4413      	add	r3, r2
 80091d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d4:	f7f6 ffca 	bl	800016c <__adddf3>
 80091d8:	4604      	mov	r4, r0
 80091da:	9807      	ldr	r0, [sp, #28]
 80091dc:	460d      	mov	r5, r1
 80091de:	f7f7 f911 	bl	8000404 <__aeabi_i2d>
 80091e2:	4606      	mov	r6, r0
 80091e4:	460f      	mov	r7, r1
 80091e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091e8:	4b2a      	ldr	r3, [pc, #168]	; (8009294 <__ieee754_pow+0x70c>)
 80091ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091ee:	4413      	add	r3, r2
 80091f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80091f4:	4622      	mov	r2, r4
 80091f6:	462b      	mov	r3, r5
 80091f8:	f7f6 ffb8 	bl	800016c <__adddf3>
 80091fc:	4642      	mov	r2, r8
 80091fe:	464b      	mov	r3, r9
 8009200:	f7f6 ffb4 	bl	800016c <__adddf3>
 8009204:	4632      	mov	r2, r6
 8009206:	463b      	mov	r3, r7
 8009208:	f7f6 ffb0 	bl	800016c <__adddf3>
 800920c:	4632      	mov	r2, r6
 800920e:	463b      	mov	r3, r7
 8009210:	4650      	mov	r0, sl
 8009212:	468b      	mov	fp, r1
 8009214:	f7f6 ffa8 	bl	8000168 <__aeabi_dsub>
 8009218:	4642      	mov	r2, r8
 800921a:	464b      	mov	r3, r9
 800921c:	f7f6 ffa4 	bl	8000168 <__aeabi_dsub>
 8009220:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009224:	e613      	b.n	8008e4e <__ieee754_pow+0x2c6>
 8009226:	2601      	movs	r6, #1
 8009228:	e6af      	b.n	8008f8a <__ieee754_pow+0x402>
 800922a:	bf00      	nop
 800922c:	f3af 8000 	nop.w
 8009230:	4a454eef 	.word	0x4a454eef
 8009234:	3fca7e28 	.word	0x3fca7e28
 8009238:	93c9db65 	.word	0x93c9db65
 800923c:	3fcd864a 	.word	0x3fcd864a
 8009240:	a91d4101 	.word	0xa91d4101
 8009244:	3fd17460 	.word	0x3fd17460
 8009248:	518f264d 	.word	0x518f264d
 800924c:	3fd55555 	.word	0x3fd55555
 8009250:	db6fabff 	.word	0xdb6fabff
 8009254:	3fdb6db6 	.word	0x3fdb6db6
 8009258:	33333303 	.word	0x33333303
 800925c:	3fe33333 	.word	0x3fe33333
 8009260:	e0000000 	.word	0xe0000000
 8009264:	3feec709 	.word	0x3feec709
 8009268:	dc3a03fd 	.word	0xdc3a03fd
 800926c:	3feec709 	.word	0x3feec709
 8009270:	145b01f5 	.word	0x145b01f5
 8009274:	be3e2fe0 	.word	0xbe3e2fe0
 8009278:	43400000 	.word	0x43400000
 800927c:	0003988e 	.word	0x0003988e
 8009280:	000bb679 	.word	0x000bb679
 8009284:	0800d180 	.word	0x0800d180
 8009288:	3ff00000 	.word	0x3ff00000
 800928c:	40080000 	.word	0x40080000
 8009290:	0800d1a0 	.word	0x0800d1a0
 8009294:	0800d190 	.word	0x0800d190
 8009298:	a39b      	add	r3, pc, #620	; (adr r3, 8009508 <__ieee754_pow+0x980>)
 800929a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929e:	4640      	mov	r0, r8
 80092a0:	4649      	mov	r1, r9
 80092a2:	f7f6 ff63 	bl	800016c <__adddf3>
 80092a6:	4622      	mov	r2, r4
 80092a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092ac:	462b      	mov	r3, r5
 80092ae:	4650      	mov	r0, sl
 80092b0:	4639      	mov	r1, r7
 80092b2:	f7f6 ff59 	bl	8000168 <__aeabi_dsub>
 80092b6:	4602      	mov	r2, r0
 80092b8:	460b      	mov	r3, r1
 80092ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092be:	f7f7 fb97 	bl	80009f0 <__aeabi_dcmpgt>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	f47f ae13 	bne.w	8008eee <__ieee754_pow+0x366>
 80092c8:	4aa3      	ldr	r2, [pc, #652]	; (8009558 <__ieee754_pow+0x9d0>)
 80092ca:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80092ce:	4293      	cmp	r3, r2
 80092d0:	f340 8104 	ble.w	80094dc <__ieee754_pow+0x954>
 80092d4:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80092d8:	2000      	movs	r0, #0
 80092da:	151b      	asrs	r3, r3, #20
 80092dc:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80092e0:	fa4a f303 	asr.w	r3, sl, r3
 80092e4:	4433      	add	r3, r6
 80092e6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80092ea:	4f9c      	ldr	r7, [pc, #624]	; (800955c <__ieee754_pow+0x9d4>)
 80092ec:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80092f0:	4117      	asrs	r7, r2
 80092f2:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80092f6:	ea23 0107 	bic.w	r1, r3, r7
 80092fa:	f1c2 0214 	rsb	r2, r2, #20
 80092fe:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009302:	fa4a fa02 	asr.w	sl, sl, r2
 8009306:	2e00      	cmp	r6, #0
 8009308:	4602      	mov	r2, r0
 800930a:	460b      	mov	r3, r1
 800930c:	4620      	mov	r0, r4
 800930e:	4629      	mov	r1, r5
 8009310:	bfb8      	it	lt
 8009312:	f1ca 0a00 	rsblt	sl, sl, #0
 8009316:	f7f6 ff27 	bl	8000168 <__aeabi_dsub>
 800931a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800931e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009322:	4642      	mov	r2, r8
 8009324:	464b      	mov	r3, r9
 8009326:	f7f6 ff21 	bl	800016c <__adddf3>
 800932a:	a379      	add	r3, pc, #484	; (adr r3, 8009510 <__ieee754_pow+0x988>)
 800932c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009330:	2000      	movs	r0, #0
 8009332:	460d      	mov	r5, r1
 8009334:	4604      	mov	r4, r0
 8009336:	f7f7 f8cb 	bl	80004d0 <__aeabi_dmul>
 800933a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800933e:	4606      	mov	r6, r0
 8009340:	460f      	mov	r7, r1
 8009342:	4620      	mov	r0, r4
 8009344:	4629      	mov	r1, r5
 8009346:	f7f6 ff0f 	bl	8000168 <__aeabi_dsub>
 800934a:	4602      	mov	r2, r0
 800934c:	460b      	mov	r3, r1
 800934e:	4640      	mov	r0, r8
 8009350:	4649      	mov	r1, r9
 8009352:	f7f6 ff09 	bl	8000168 <__aeabi_dsub>
 8009356:	a370      	add	r3, pc, #448	; (adr r3, 8009518 <__ieee754_pow+0x990>)
 8009358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800935c:	f7f7 f8b8 	bl	80004d0 <__aeabi_dmul>
 8009360:	a36f      	add	r3, pc, #444	; (adr r3, 8009520 <__ieee754_pow+0x998>)
 8009362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009366:	4680      	mov	r8, r0
 8009368:	4689      	mov	r9, r1
 800936a:	4620      	mov	r0, r4
 800936c:	4629      	mov	r1, r5
 800936e:	f7f7 f8af 	bl	80004d0 <__aeabi_dmul>
 8009372:	4602      	mov	r2, r0
 8009374:	460b      	mov	r3, r1
 8009376:	4640      	mov	r0, r8
 8009378:	4649      	mov	r1, r9
 800937a:	f7f6 fef7 	bl	800016c <__adddf3>
 800937e:	4604      	mov	r4, r0
 8009380:	460d      	mov	r5, r1
 8009382:	4602      	mov	r2, r0
 8009384:	460b      	mov	r3, r1
 8009386:	4630      	mov	r0, r6
 8009388:	4639      	mov	r1, r7
 800938a:	f7f6 feef 	bl	800016c <__adddf3>
 800938e:	4632      	mov	r2, r6
 8009390:	463b      	mov	r3, r7
 8009392:	4680      	mov	r8, r0
 8009394:	4689      	mov	r9, r1
 8009396:	f7f6 fee7 	bl	8000168 <__aeabi_dsub>
 800939a:	4602      	mov	r2, r0
 800939c:	460b      	mov	r3, r1
 800939e:	4620      	mov	r0, r4
 80093a0:	4629      	mov	r1, r5
 80093a2:	f7f6 fee1 	bl	8000168 <__aeabi_dsub>
 80093a6:	4642      	mov	r2, r8
 80093a8:	4606      	mov	r6, r0
 80093aa:	460f      	mov	r7, r1
 80093ac:	464b      	mov	r3, r9
 80093ae:	4640      	mov	r0, r8
 80093b0:	4649      	mov	r1, r9
 80093b2:	f7f7 f88d 	bl	80004d0 <__aeabi_dmul>
 80093b6:	a35c      	add	r3, pc, #368	; (adr r3, 8009528 <__ieee754_pow+0x9a0>)
 80093b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093bc:	4604      	mov	r4, r0
 80093be:	460d      	mov	r5, r1
 80093c0:	f7f7 f886 	bl	80004d0 <__aeabi_dmul>
 80093c4:	a35a      	add	r3, pc, #360	; (adr r3, 8009530 <__ieee754_pow+0x9a8>)
 80093c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ca:	f7f6 fecd 	bl	8000168 <__aeabi_dsub>
 80093ce:	4622      	mov	r2, r4
 80093d0:	462b      	mov	r3, r5
 80093d2:	f7f7 f87d 	bl	80004d0 <__aeabi_dmul>
 80093d6:	a358      	add	r3, pc, #352	; (adr r3, 8009538 <__ieee754_pow+0x9b0>)
 80093d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093dc:	f7f6 fec6 	bl	800016c <__adddf3>
 80093e0:	4622      	mov	r2, r4
 80093e2:	462b      	mov	r3, r5
 80093e4:	f7f7 f874 	bl	80004d0 <__aeabi_dmul>
 80093e8:	a355      	add	r3, pc, #340	; (adr r3, 8009540 <__ieee754_pow+0x9b8>)
 80093ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ee:	f7f6 febb 	bl	8000168 <__aeabi_dsub>
 80093f2:	4622      	mov	r2, r4
 80093f4:	462b      	mov	r3, r5
 80093f6:	f7f7 f86b 	bl	80004d0 <__aeabi_dmul>
 80093fa:	a353      	add	r3, pc, #332	; (adr r3, 8009548 <__ieee754_pow+0x9c0>)
 80093fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009400:	f7f6 feb4 	bl	800016c <__adddf3>
 8009404:	4622      	mov	r2, r4
 8009406:	462b      	mov	r3, r5
 8009408:	f7f7 f862 	bl	80004d0 <__aeabi_dmul>
 800940c:	4602      	mov	r2, r0
 800940e:	460b      	mov	r3, r1
 8009410:	4640      	mov	r0, r8
 8009412:	4649      	mov	r1, r9
 8009414:	f7f6 fea8 	bl	8000168 <__aeabi_dsub>
 8009418:	4604      	mov	r4, r0
 800941a:	460d      	mov	r5, r1
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	4640      	mov	r0, r8
 8009422:	4649      	mov	r1, r9
 8009424:	f7f7 f854 	bl	80004d0 <__aeabi_dmul>
 8009428:	2200      	movs	r2, #0
 800942a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800942e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009432:	4620      	mov	r0, r4
 8009434:	4629      	mov	r1, r5
 8009436:	f7f6 fe97 	bl	8000168 <__aeabi_dsub>
 800943a:	4602      	mov	r2, r0
 800943c:	460b      	mov	r3, r1
 800943e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009442:	f7f7 f96f 	bl	8000724 <__aeabi_ddiv>
 8009446:	4632      	mov	r2, r6
 8009448:	4604      	mov	r4, r0
 800944a:	460d      	mov	r5, r1
 800944c:	463b      	mov	r3, r7
 800944e:	4640      	mov	r0, r8
 8009450:	4649      	mov	r1, r9
 8009452:	f7f7 f83d 	bl	80004d0 <__aeabi_dmul>
 8009456:	4632      	mov	r2, r6
 8009458:	463b      	mov	r3, r7
 800945a:	f7f6 fe87 	bl	800016c <__adddf3>
 800945e:	4602      	mov	r2, r0
 8009460:	460b      	mov	r3, r1
 8009462:	4620      	mov	r0, r4
 8009464:	4629      	mov	r1, r5
 8009466:	f7f6 fe7f 	bl	8000168 <__aeabi_dsub>
 800946a:	4642      	mov	r2, r8
 800946c:	464b      	mov	r3, r9
 800946e:	f7f6 fe7b 	bl	8000168 <__aeabi_dsub>
 8009472:	4602      	mov	r2, r0
 8009474:	460b      	mov	r3, r1
 8009476:	2000      	movs	r0, #0
 8009478:	4939      	ldr	r1, [pc, #228]	; (8009560 <__ieee754_pow+0x9d8>)
 800947a:	f7f6 fe75 	bl	8000168 <__aeabi_dsub>
 800947e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009482:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009486:	da2c      	bge.n	80094e2 <__ieee754_pow+0x95a>
 8009488:	4652      	mov	r2, sl
 800948a:	f000 f9b5 	bl	80097f8 <scalbn>
 800948e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009492:	e40a      	b.n	8008caa <__ieee754_pow+0x122>
 8009494:	4b33      	ldr	r3, [pc, #204]	; (8009564 <__ieee754_pow+0x9dc>)
 8009496:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800949a:	429f      	cmp	r7, r3
 800949c:	f77f af14 	ble.w	80092c8 <__ieee754_pow+0x740>
 80094a0:	4b31      	ldr	r3, [pc, #196]	; (8009568 <__ieee754_pow+0x9e0>)
 80094a2:	440b      	add	r3, r1
 80094a4:	4303      	orrs	r3, r0
 80094a6:	d00b      	beq.n	80094c0 <__ieee754_pow+0x938>
 80094a8:	a329      	add	r3, pc, #164	; (adr r3, 8009550 <__ieee754_pow+0x9c8>)
 80094aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094b2:	f7f7 f80d 	bl	80004d0 <__aeabi_dmul>
 80094b6:	a326      	add	r3, pc, #152	; (adr r3, 8009550 <__ieee754_pow+0x9c8>)
 80094b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094bc:	f7ff bbf5 	b.w	8008caa <__ieee754_pow+0x122>
 80094c0:	4622      	mov	r2, r4
 80094c2:	462b      	mov	r3, r5
 80094c4:	f7f6 fe50 	bl	8000168 <__aeabi_dsub>
 80094c8:	4602      	mov	r2, r0
 80094ca:	460b      	mov	r3, r1
 80094cc:	4640      	mov	r0, r8
 80094ce:	4649      	mov	r1, r9
 80094d0:	f7f7 fa7a 	bl	80009c8 <__aeabi_dcmple>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	f43f aef7 	beq.w	80092c8 <__ieee754_pow+0x740>
 80094da:	e7e5      	b.n	80094a8 <__ieee754_pow+0x920>
 80094dc:	f04f 0a00 	mov.w	sl, #0
 80094e0:	e71d      	b.n	800931e <__ieee754_pow+0x796>
 80094e2:	4621      	mov	r1, r4
 80094e4:	e7d3      	b.n	800948e <__ieee754_pow+0x906>
 80094e6:	2000      	movs	r0, #0
 80094e8:	491d      	ldr	r1, [pc, #116]	; (8009560 <__ieee754_pow+0x9d8>)
 80094ea:	f7ff bbac 	b.w	8008c46 <__ieee754_pow+0xbe>
 80094ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094f2:	f7ff bba8 	b.w	8008c46 <__ieee754_pow+0xbe>
 80094f6:	4638      	mov	r0, r7
 80094f8:	4641      	mov	r1, r8
 80094fa:	f7ff bba4 	b.w	8008c46 <__ieee754_pow+0xbe>
 80094fe:	9200      	str	r2, [sp, #0]
 8009500:	f7ff bbb4 	b.w	8008c6c <__ieee754_pow+0xe4>
 8009504:	f3af 8000 	nop.w
 8009508:	652b82fe 	.word	0x652b82fe
 800950c:	3c971547 	.word	0x3c971547
 8009510:	00000000 	.word	0x00000000
 8009514:	3fe62e43 	.word	0x3fe62e43
 8009518:	fefa39ef 	.word	0xfefa39ef
 800951c:	3fe62e42 	.word	0x3fe62e42
 8009520:	0ca86c39 	.word	0x0ca86c39
 8009524:	be205c61 	.word	0xbe205c61
 8009528:	72bea4d0 	.word	0x72bea4d0
 800952c:	3e663769 	.word	0x3e663769
 8009530:	c5d26bf1 	.word	0xc5d26bf1
 8009534:	3ebbbd41 	.word	0x3ebbbd41
 8009538:	af25de2c 	.word	0xaf25de2c
 800953c:	3f11566a 	.word	0x3f11566a
 8009540:	16bebd93 	.word	0x16bebd93
 8009544:	3f66c16c 	.word	0x3f66c16c
 8009548:	5555553e 	.word	0x5555553e
 800954c:	3fc55555 	.word	0x3fc55555
 8009550:	c2f8f359 	.word	0xc2f8f359
 8009554:	01a56e1f 	.word	0x01a56e1f
 8009558:	3fe00000 	.word	0x3fe00000
 800955c:	000fffff 	.word	0x000fffff
 8009560:	3ff00000 	.word	0x3ff00000
 8009564:	4090cbff 	.word	0x4090cbff
 8009568:	3f6f3400 	.word	0x3f6f3400

0800956c <__ieee754_sqrt>:
 800956c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009570:	f8df e14c 	ldr.w	lr, [pc, #332]	; 80096c0 <__ieee754_sqrt+0x154>
 8009574:	4606      	mov	r6, r0
 8009576:	ea3e 0e01 	bics.w	lr, lr, r1
 800957a:	460d      	mov	r5, r1
 800957c:	4607      	mov	r7, r0
 800957e:	460a      	mov	r2, r1
 8009580:	460c      	mov	r4, r1
 8009582:	4603      	mov	r3, r0
 8009584:	d10f      	bne.n	80095a6 <__ieee754_sqrt+0x3a>
 8009586:	4602      	mov	r2, r0
 8009588:	460b      	mov	r3, r1
 800958a:	f7f6 ffa1 	bl	80004d0 <__aeabi_dmul>
 800958e:	4602      	mov	r2, r0
 8009590:	460b      	mov	r3, r1
 8009592:	4630      	mov	r0, r6
 8009594:	4629      	mov	r1, r5
 8009596:	f7f6 fde9 	bl	800016c <__adddf3>
 800959a:	4606      	mov	r6, r0
 800959c:	460d      	mov	r5, r1
 800959e:	4630      	mov	r0, r6
 80095a0:	4629      	mov	r1, r5
 80095a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095a6:	2900      	cmp	r1, #0
 80095a8:	dc0e      	bgt.n	80095c8 <__ieee754_sqrt+0x5c>
 80095aa:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 80095ae:	ea5e 0707 	orrs.w	r7, lr, r7
 80095b2:	d0f4      	beq.n	800959e <__ieee754_sqrt+0x32>
 80095b4:	b141      	cbz	r1, 80095c8 <__ieee754_sqrt+0x5c>
 80095b6:	4602      	mov	r2, r0
 80095b8:	460b      	mov	r3, r1
 80095ba:	f7f6 fdd5 	bl	8000168 <__aeabi_dsub>
 80095be:	4602      	mov	r2, r0
 80095c0:	460b      	mov	r3, r1
 80095c2:	f7f7 f8af 	bl	8000724 <__aeabi_ddiv>
 80095c6:	e7e8      	b.n	800959a <__ieee754_sqrt+0x2e>
 80095c8:	1512      	asrs	r2, r2, #20
 80095ca:	d10c      	bne.n	80095e6 <__ieee754_sqrt+0x7a>
 80095cc:	2c00      	cmp	r4, #0
 80095ce:	d06e      	beq.n	80096ae <__ieee754_sqrt+0x142>
 80095d0:	2100      	movs	r1, #0
 80095d2:	02e6      	lsls	r6, r4, #11
 80095d4:	d56f      	bpl.n	80096b6 <__ieee754_sqrt+0x14a>
 80095d6:	1e48      	subs	r0, r1, #1
 80095d8:	1a12      	subs	r2, r2, r0
 80095da:	f1c1 0020 	rsb	r0, r1, #32
 80095de:	fa23 f000 	lsr.w	r0, r3, r0
 80095e2:	4304      	orrs	r4, r0
 80095e4:	408b      	lsls	r3, r1
 80095e6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80095ea:	07d5      	lsls	r5, r2, #31
 80095ec:	f04f 0500 	mov.w	r5, #0
 80095f0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80095f4:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 80095f8:	bf42      	ittt	mi
 80095fa:	0064      	lslmi	r4, r4, #1
 80095fc:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 8009600:	005b      	lslmi	r3, r3, #1
 8009602:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8009606:	1050      	asrs	r0, r2, #1
 8009608:	4421      	add	r1, r4
 800960a:	2216      	movs	r2, #22
 800960c:	462c      	mov	r4, r5
 800960e:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009612:	005b      	lsls	r3, r3, #1
 8009614:	19a7      	adds	r7, r4, r6
 8009616:	428f      	cmp	r7, r1
 8009618:	bfde      	ittt	le
 800961a:	1bc9      	suble	r1, r1, r7
 800961c:	19bc      	addle	r4, r7, r6
 800961e:	19ad      	addle	r5, r5, r6
 8009620:	0049      	lsls	r1, r1, #1
 8009622:	3a01      	subs	r2, #1
 8009624:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009628:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800962c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009630:	d1f0      	bne.n	8009614 <__ieee754_sqrt+0xa8>
 8009632:	f04f 0e20 	mov.w	lr, #32
 8009636:	4694      	mov	ip, r2
 8009638:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800963c:	42a1      	cmp	r1, r4
 800963e:	eb06 070c 	add.w	r7, r6, ip
 8009642:	dc02      	bgt.n	800964a <__ieee754_sqrt+0xde>
 8009644:	d112      	bne.n	800966c <__ieee754_sqrt+0x100>
 8009646:	429f      	cmp	r7, r3
 8009648:	d810      	bhi.n	800966c <__ieee754_sqrt+0x100>
 800964a:	2f00      	cmp	r7, #0
 800964c:	eb07 0c06 	add.w	ip, r7, r6
 8009650:	da34      	bge.n	80096bc <__ieee754_sqrt+0x150>
 8009652:	f1bc 0f00 	cmp.w	ip, #0
 8009656:	db31      	blt.n	80096bc <__ieee754_sqrt+0x150>
 8009658:	f104 0801 	add.w	r8, r4, #1
 800965c:	1b09      	subs	r1, r1, r4
 800965e:	4644      	mov	r4, r8
 8009660:	429f      	cmp	r7, r3
 8009662:	bf88      	it	hi
 8009664:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009668:	1bdb      	subs	r3, r3, r7
 800966a:	4432      	add	r2, r6
 800966c:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8009670:	f1be 0e01 	subs.w	lr, lr, #1
 8009674:	4439      	add	r1, r7
 8009676:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800967a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800967e:	d1dd      	bne.n	800963c <__ieee754_sqrt+0xd0>
 8009680:	430b      	orrs	r3, r1
 8009682:	d006      	beq.n	8009692 <__ieee754_sqrt+0x126>
 8009684:	1c54      	adds	r4, r2, #1
 8009686:	bf0b      	itete	eq
 8009688:	4672      	moveq	r2, lr
 800968a:	3201      	addne	r2, #1
 800968c:	3501      	addeq	r5, #1
 800968e:	f022 0201 	bicne.w	r2, r2, #1
 8009692:	106b      	asrs	r3, r5, #1
 8009694:	0852      	lsrs	r2, r2, #1
 8009696:	07e9      	lsls	r1, r5, #31
 8009698:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800969c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80096a0:	bf48      	it	mi
 80096a2:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80096a6:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 80096aa:	4616      	mov	r6, r2
 80096ac:	e777      	b.n	800959e <__ieee754_sqrt+0x32>
 80096ae:	0adc      	lsrs	r4, r3, #11
 80096b0:	3a15      	subs	r2, #21
 80096b2:	055b      	lsls	r3, r3, #21
 80096b4:	e78a      	b.n	80095cc <__ieee754_sqrt+0x60>
 80096b6:	0064      	lsls	r4, r4, #1
 80096b8:	3101      	adds	r1, #1
 80096ba:	e78a      	b.n	80095d2 <__ieee754_sqrt+0x66>
 80096bc:	46a0      	mov	r8, r4
 80096be:	e7cd      	b.n	800965c <__ieee754_sqrt+0xf0>
 80096c0:	7ff00000 	.word	0x7ff00000

080096c4 <fabs>:
 80096c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80096c8:	4770      	bx	lr

080096ca <finite>:
 80096ca:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80096ce:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80096d2:	0fc0      	lsrs	r0, r0, #31
 80096d4:	4770      	bx	lr

080096d6 <matherr>:
 80096d6:	2000      	movs	r0, #0
 80096d8:	4770      	bx	lr
	...

080096dc <nan>:
 80096dc:	2000      	movs	r0, #0
 80096de:	4901      	ldr	r1, [pc, #4]	; (80096e4 <nan+0x8>)
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	7ff80000 	.word	0x7ff80000

080096e8 <rint>:
 80096e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096ea:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 80096ee:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 80096f2:	2f13      	cmp	r7, #19
 80096f4:	4602      	mov	r2, r0
 80096f6:	460b      	mov	r3, r1
 80096f8:	4684      	mov	ip, r0
 80096fa:	460c      	mov	r4, r1
 80096fc:	4605      	mov	r5, r0
 80096fe:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8009702:	dc56      	bgt.n	80097b2 <rint+0xca>
 8009704:	2f00      	cmp	r7, #0
 8009706:	da29      	bge.n	800975c <rint+0x74>
 8009708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800970c:	4301      	orrs	r1, r0
 800970e:	d021      	beq.n	8009754 <rint+0x6c>
 8009710:	f3c3 0513 	ubfx	r5, r3, #0, #20
 8009714:	4305      	orrs	r5, r0
 8009716:	426b      	negs	r3, r5
 8009718:	432b      	orrs	r3, r5
 800971a:	0b1b      	lsrs	r3, r3, #12
 800971c:	0c64      	lsrs	r4, r4, #17
 800971e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009722:	0464      	lsls	r4, r4, #17
 8009724:	ea43 0104 	orr.w	r1, r3, r4
 8009728:	4b31      	ldr	r3, [pc, #196]	; (80097f0 <rint+0x108>)
 800972a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800972e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009732:	4622      	mov	r2, r4
 8009734:	462b      	mov	r3, r5
 8009736:	f7f6 fd19 	bl	800016c <__adddf3>
 800973a:	e9cd 0100 	strd	r0, r1, [sp]
 800973e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009742:	4622      	mov	r2, r4
 8009744:	462b      	mov	r3, r5
 8009746:	f7f6 fd0f 	bl	8000168 <__aeabi_dsub>
 800974a:	4602      	mov	r2, r0
 800974c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009750:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 8009754:	4610      	mov	r0, r2
 8009756:	4619      	mov	r1, r3
 8009758:	b003      	add	sp, #12
 800975a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800975c:	4925      	ldr	r1, [pc, #148]	; (80097f4 <rint+0x10c>)
 800975e:	4139      	asrs	r1, r7
 8009760:	ea03 0001 	and.w	r0, r3, r1
 8009764:	4310      	orrs	r0, r2
 8009766:	d0f5      	beq.n	8009754 <rint+0x6c>
 8009768:	084b      	lsrs	r3, r1, #1
 800976a:	ea04 0203 	and.w	r2, r4, r3
 800976e:	ea52 050c 	orrs.w	r5, r2, ip
 8009772:	d00a      	beq.n	800978a <rint+0xa2>
 8009774:	ea24 0303 	bic.w	r3, r4, r3
 8009778:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800977c:	2f13      	cmp	r7, #19
 800977e:	bf0c      	ite	eq
 8009780:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8009784:	2500      	movne	r5, #0
 8009786:	413c      	asrs	r4, r7
 8009788:	431c      	orrs	r4, r3
 800978a:	4b19      	ldr	r3, [pc, #100]	; (80097f0 <rint+0x108>)
 800978c:	4621      	mov	r1, r4
 800978e:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009792:	4628      	mov	r0, r5
 8009794:	e9d6 4500 	ldrd	r4, r5, [r6]
 8009798:	4622      	mov	r2, r4
 800979a:	462b      	mov	r3, r5
 800979c:	f7f6 fce6 	bl	800016c <__adddf3>
 80097a0:	e9cd 0100 	strd	r0, r1, [sp]
 80097a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097a8:	4622      	mov	r2, r4
 80097aa:	462b      	mov	r3, r5
 80097ac:	f7f6 fcdc 	bl	8000168 <__aeabi_dsub>
 80097b0:	e006      	b.n	80097c0 <rint+0xd8>
 80097b2:	2f33      	cmp	r7, #51	; 0x33
 80097b4:	dd07      	ble.n	80097c6 <rint+0xde>
 80097b6:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80097ba:	d1cb      	bne.n	8009754 <rint+0x6c>
 80097bc:	f7f6 fcd6 	bl	800016c <__adddf3>
 80097c0:	4602      	mov	r2, r0
 80097c2:	460b      	mov	r3, r1
 80097c4:	e7c6      	b.n	8009754 <rint+0x6c>
 80097c6:	f04f 31ff 	mov.w	r1, #4294967295
 80097ca:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 80097ce:	fa21 f10e 	lsr.w	r1, r1, lr
 80097d2:	4208      	tst	r0, r1
 80097d4:	d0be      	beq.n	8009754 <rint+0x6c>
 80097d6:	084b      	lsrs	r3, r1, #1
 80097d8:	4218      	tst	r0, r3
 80097da:	bf1f      	itttt	ne
 80097dc:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 80097e0:	ea20 0303 	bicne.w	r3, r0, r3
 80097e4:	fa45 fe0e 	asrne.w	lr, r5, lr
 80097e8:	ea4e 0503 	orrne.w	r5, lr, r3
 80097ec:	e7cd      	b.n	800978a <rint+0xa2>
 80097ee:	bf00      	nop
 80097f0:	0800d1b0 	.word	0x0800d1b0
 80097f4:	000fffff 	.word	0x000fffff

080097f8 <scalbn>:
 80097f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097fa:	4616      	mov	r6, r2
 80097fc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009800:	4604      	mov	r4, r0
 8009802:	460d      	mov	r5, r1
 8009804:	460b      	mov	r3, r1
 8009806:	b98a      	cbnz	r2, 800982c <scalbn+0x34>
 8009808:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800980c:	4303      	orrs	r3, r0
 800980e:	d035      	beq.n	800987c <scalbn+0x84>
 8009810:	2200      	movs	r2, #0
 8009812:	4b2d      	ldr	r3, [pc, #180]	; (80098c8 <scalbn+0xd0>)
 8009814:	f7f6 fe5c 	bl	80004d0 <__aeabi_dmul>
 8009818:	4a2c      	ldr	r2, [pc, #176]	; (80098cc <scalbn+0xd4>)
 800981a:	4604      	mov	r4, r0
 800981c:	4296      	cmp	r6, r2
 800981e:	460d      	mov	r5, r1
 8009820:	460b      	mov	r3, r1
 8009822:	da0e      	bge.n	8009842 <scalbn+0x4a>
 8009824:	a324      	add	r3, pc, #144	; (adr r3, 80098b8 <scalbn+0xc0>)
 8009826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982a:	e01c      	b.n	8009866 <scalbn+0x6e>
 800982c:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8009830:	42ba      	cmp	r2, r7
 8009832:	d109      	bne.n	8009848 <scalbn+0x50>
 8009834:	4602      	mov	r2, r0
 8009836:	460b      	mov	r3, r1
 8009838:	f7f6 fc98 	bl	800016c <__adddf3>
 800983c:	4604      	mov	r4, r0
 800983e:	460d      	mov	r5, r1
 8009840:	e01c      	b.n	800987c <scalbn+0x84>
 8009842:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009846:	3a36      	subs	r2, #54	; 0x36
 8009848:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800984c:	4432      	add	r2, r6
 800984e:	428a      	cmp	r2, r1
 8009850:	dd0c      	ble.n	800986c <scalbn+0x74>
 8009852:	4622      	mov	r2, r4
 8009854:	462b      	mov	r3, r5
 8009856:	a11a      	add	r1, pc, #104	; (adr r1, 80098c0 <scalbn+0xc8>)
 8009858:	e9d1 0100 	ldrd	r0, r1, [r1]
 800985c:	f000 f83a 	bl	80098d4 <copysign>
 8009860:	a317      	add	r3, pc, #92	; (adr r3, 80098c0 <scalbn+0xc8>)
 8009862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009866:	f7f6 fe33 	bl	80004d0 <__aeabi_dmul>
 800986a:	e7e7      	b.n	800983c <scalbn+0x44>
 800986c:	2a00      	cmp	r2, #0
 800986e:	dd08      	ble.n	8009882 <scalbn+0x8a>
 8009870:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009874:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009878:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800987c:	4620      	mov	r0, r4
 800987e:	4629      	mov	r1, r5
 8009880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009882:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009886:	da0b      	bge.n	80098a0 <scalbn+0xa8>
 8009888:	f24c 3350 	movw	r3, #50000	; 0xc350
 800988c:	429e      	cmp	r6, r3
 800988e:	4622      	mov	r2, r4
 8009890:	462b      	mov	r3, r5
 8009892:	dce0      	bgt.n	8009856 <scalbn+0x5e>
 8009894:	a108      	add	r1, pc, #32	; (adr r1, 80098b8 <scalbn+0xc0>)
 8009896:	e9d1 0100 	ldrd	r0, r1, [r1]
 800989a:	f000 f81b 	bl	80098d4 <copysign>
 800989e:	e7c1      	b.n	8009824 <scalbn+0x2c>
 80098a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80098a4:	3236      	adds	r2, #54	; 0x36
 80098a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80098aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80098ae:	4620      	mov	r0, r4
 80098b0:	4629      	mov	r1, r5
 80098b2:	2200      	movs	r2, #0
 80098b4:	4b06      	ldr	r3, [pc, #24]	; (80098d0 <scalbn+0xd8>)
 80098b6:	e7d6      	b.n	8009866 <scalbn+0x6e>
 80098b8:	c2f8f359 	.word	0xc2f8f359
 80098bc:	01a56e1f 	.word	0x01a56e1f
 80098c0:	8800759c 	.word	0x8800759c
 80098c4:	7e37e43c 	.word	0x7e37e43c
 80098c8:	43500000 	.word	0x43500000
 80098cc:	ffff3cb0 	.word	0xffff3cb0
 80098d0:	3c900000 	.word	0x3c900000

080098d4 <copysign>:
 80098d4:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80098d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098dc:	ea42 0103 	orr.w	r1, r2, r3
 80098e0:	4770      	bx	lr
	...

080098e4 <__errno>:
 80098e4:	4b01      	ldr	r3, [pc, #4]	; (80098ec <__errno+0x8>)
 80098e6:	6818      	ldr	r0, [r3, #0]
 80098e8:	4770      	bx	lr
 80098ea:	bf00      	nop
 80098ec:	20000194 	.word	0x20000194

080098f0 <_sbrk>:
 80098f0:	4b04      	ldr	r3, [pc, #16]	; (8009904 <_sbrk+0x14>)
 80098f2:	4602      	mov	r2, r0
 80098f4:	6819      	ldr	r1, [r3, #0]
 80098f6:	b909      	cbnz	r1, 80098fc <_sbrk+0xc>
 80098f8:	4903      	ldr	r1, [pc, #12]	; (8009908 <_sbrk+0x18>)
 80098fa:	6019      	str	r1, [r3, #0]
 80098fc:	6818      	ldr	r0, [r3, #0]
 80098fe:	4402      	add	r2, r0
 8009900:	601a      	str	r2, [r3, #0]
 8009902:	4770      	bx	lr
 8009904:	20000b5c 	.word	0x20000b5c
 8009908:	20001d08 	.word	0x20001d08

0800990c <_init>:
 800990c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990e:	bf00      	nop
 8009910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009912:	bc08      	pop	{r3}
 8009914:	469e      	mov	lr, r3
 8009916:	4770      	bx	lr

08009918 <_fini>:
 8009918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800991a:	bf00      	nop
 800991c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991e:	bc08      	pop	{r3}
 8009920:	469e      	mov	lr, r3
 8009922:	4770      	bx	lr
