// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version"

// DATE "09/03/2009 14:24:14"

// 
// Device: Altera EP1C3T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module logic_analysis (
	clk,
	rst_n,
	signal,
	trigger,
	tri_mode,
	sampling_mode,
	add_key,
	dec_key,
	sampling_clr_n,
	hsync,
	vsync,
	vga_r,
	vga_g,
	vga_b);
input 	clk;
input 	rst_n;
input 	[15:0] signal;
input 	trigger;
input 	tri_mode;
input 	[2:0] sampling_mode;
input 	add_key;
input 	dec_key;
input 	sampling_clr_n;
output 	hsync;
output 	vsync;
output 	[2:0] vga_r;
output 	[2:0] vga_g;
output 	[1:0] vga_b;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("logic_analysis_v.sdo");
// synopsys translate_on

wire \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk2 ;
wire \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll~CLK3 ;
wire \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll~CLK4 ;
wire \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll~CLK5 ;
wire \uut_sampling|sampling_rate[1]~21_cout ;
wire \uut_sampling|trigger_r3~regout ;
wire \rst_n~combout ;
wire \uut_sys_ctrl|rst_r1~regout ;
wire \uut_sys_ctrl|rst_r2~regout ;
wire \clk~combout ;
wire \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ;
wire \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_locked ;
wire \uut_sys_ctrl|sysrst_nr0~combout ;
wire \uut_sys_ctrl|sysrst_nr1~regout ;
wire \uut_sys_ctrl|sysrst_nr2~regout ;
wire \uut_vga_ctrl|Add0~38 ;
wire \uut_vga_ctrl|Add0~38COUT1_65 ;
wire \uut_vga_ctrl|Add0~44 ;
wire \uut_vga_ctrl|Add0~44COUT1_67 ;
wire \uut_vga_ctrl|Add0~33_combout ;
wire \uut_vga_ctrl|Add2~3 ;
wire \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ;
wire \uut_sampling|sapdiv_cnt[0]~19 ;
wire \uut_sampling|sapdiv_cnt[0]~19COUT1_54 ;
wire \uut_sampling|sapdiv_cnt[1]~21 ;
wire \uut_sampling|sapdiv_cnt[2]~23 ;
wire \uut_sampling|sapdiv_cnt[2]~23COUT1_56 ;
wire \uut_sampling|sapdiv_cnt[3]~25 ;
wire \uut_sampling|sapdiv_cnt[3]~25COUT1_58 ;
wire \uut_sampling|sapdiv_cnt[4]~27 ;
wire \uut_sampling|sapdiv_cnt[4]~27COUT1_60 ;
wire \uut_sampling|sapdiv_cnt[5]~29 ;
wire \uut_sampling|sapdiv_cnt[5]~29COUT1_62 ;
wire \uut_sampling|sapdiv_cnt[6]~31 ;
wire \uut_sampling|sapdiv_cnt[7]~33 ;
wire \uut_sampling|sapdiv_cnt[7]~33COUT1_64 ;
wire \uut_sampling|sapdiv_cnt[8]~35 ;
wire \uut_sampling|sapdiv_cnt[8]~35COUT1_66 ;
wire \uut_sampling|sapdiv_cnt[9]~37 ;
wire \uut_sampling|sapdiv_cnt[9]~37COUT1_68 ;
wire \uut_sampling|sapdiv_cnt[10]~39 ;
wire \uut_sampling|sapdiv_cnt[10]~39COUT1_70 ;
wire \uut_sampling|sapdiv_cnt[11]~15 ;
wire \uut_sampling|sapdiv_cnt[12]~17 ;
wire \uut_sampling|sapdiv_cnt[12]~17COUT1_72 ;
wire \uut_sampling|delay[1]~1 ;
wire \uut_sampling|delay[1]~1COUT1_59 ;
wire \uut_sampling|delay[2]~3 ;
wire \uut_sampling|delay[2]~3COUT1_61 ;
wire \uut_sampling|delay[3]~5 ;
wire \uut_sampling|delay[3]~5COUT1_63 ;
wire \uut_sampling|delay[4]~7 ;
wire \uut_sampling|delay[4]~7COUT1_65 ;
wire \uut_sampling|delay[5]~9 ;
wire \uut_sampling|delay[6]~11 ;
wire \uut_sampling|delay[6]~11COUT1_67 ;
wire \uut_sampling|delay[7]~13 ;
wire \uut_sampling|delay[7]~13COUT1_69 ;
wire \uut_sampling|delay[8]~15 ;
wire \uut_sampling|delay[8]~15COUT1_71 ;
wire \uut_sampling|delay[9]~17 ;
wire \uut_sampling|delay[9]~17COUT1_73 ;
wire \uut_sampling|delay[10]~19 ;
wire \uut_sampling|delay[11]~21 ;
wire \uut_sampling|delay[11]~21COUT1_75 ;
wire \uut_sampling|delay[12]~23 ;
wire \uut_sampling|delay[12]~23COUT1_77 ;
wire \uut_sampling|delay[13]~25 ;
wire \uut_sampling|delay[13]~25COUT1_79 ;
wire \uut_sampling|delay[14]~27 ;
wire \uut_sampling|delay[14]~27COUT1_81 ;
wire \uut_sampling|delay[15]~29 ;
wire \uut_sampling|delay[16]~31 ;
wire \uut_sampling|delay[16]~31COUT1_83 ;
wire \uut_sampling|delay[17]~33 ;
wire \uut_sampling|delay[17]~33COUT1_85 ;
wire \uut_sampling|delay[18]~35 ;
wire \uut_sampling|delay[18]~35COUT1_87 ;
wire \uut_sampling|Equal1~5_combout ;
wire \add_key~combout ;
wire \uut_sampling|Equal0~1_combout ;
wire \uut_sampling|Equal0~3_combout ;
wire \uut_sampling|Equal0~2_combout ;
wire \uut_sampling|Equal0~0_combout ;
wire \uut_sampling|Equal0~4_combout ;
wire \uut_sampling|Equal0~5_combout ;
wire \uut_sampling|delay[19]~37 ;
wire \uut_sampling|delay[19]~37COUT1_89 ;
wire \uut_sampling|Equal0~6_combout ;
wire \dec_key~combout ;
wire \uut_sampling|Equal1~1_combout ;
wire \uut_sampling|Equal1~0_combout ;
wire \uut_sampling|Equal1~3_combout ;
wire \uut_sampling|Equal1~2_combout ;
wire \uut_sampling|Equal1~4_combout ;
wire \uut_sampling|Equal1~6_combout ;
wire \uut_sampling|sampling_rate[1]~21COUT0_29 ;
wire \uut_sampling|sampling_rate[1]~21COUT1_30 ;
wire \uut_sampling|always2~2_combout ;
wire \uut_sampling|sampling_rate[3]~16 ;
wire \uut_sampling|sampling_rate[3]~17_combout ;
wire \uut_sampling|sampling_rate[1]~15 ;
wire \uut_sampling|sampling_rate[1]~15COUT1_32 ;
wire \uut_sampling|sampling_rate[2]~13 ;
wire \uut_sampling|sampling_rate[2]~13COUT1_34 ;
wire \uut_sampling|always2~3 ;
wire \uut_sampling|always2~4_combout ;
wire \uut_sampling|Decoder1~0_combout ;
wire \uut_sampling|Equal2~0_combout ;
wire \uut_vga_ctrl|Equal57~0_combout ;
wire \uut_sampling|WideOr2~0_combout ;
wire \uut_sampling|WideOr6~0_combout ;
wire \uut_sampling|Equal2~3_combout ;
wire \uut_sampling|sampling_start~5_combout ;
wire \uut_sampling|WideOr5~0_combout ;
wire \uut_sampling|sapdiv_max~2_combout ;
wire \uut_sampling|Equal2~1_combout ;
wire \uut_sampling|WideOr3~0_combout ;
wire \uut_sampling|Equal2~2_combout ;
wire \uut_sampling|WideOr0~0_combout ;
wire \uut_sampling|WideOr4~0_combout ;
wire \uut_sampling|Equal2~5_combout ;
wire \uut_sampling|sapdiv_max~3_combout ;
wire \uut_sampling|WideOr1~0_combout ;
wire \uut_sampling|Equal2~4_combout ;
wire \uut_sampling|Equal2~6_combout ;
wire \uut_sampling|Equal2~7_combout ;
wire \uut_sampling|sampling_start~3_combout ;
wire \uut_sampling|sampling_start~2_combout ;
wire \sampling_clr_n~combout ;
wire \uut_sampling|trigger_r1 ;
wire \uut_sampling|trigger_r2~regout ;
wire \tri_mode~combout ;
wire \uut_sampling|trigger_valid~3 ;
wire \uut_sampling|trigger_valid~regout ;
wire \uut_sampling|cnt[0]~13 ;
wire \uut_sampling|cnt[0]~13COUT1_30 ;
wire \uut_sampling|cnt[1]~19 ;
wire \uut_sampling|cnt[1]~19COUT1_32 ;
wire \uut_sampling|cnt[2]~21 ;
wire \uut_sampling|cnt[3]~23 ;
wire \uut_sampling|cnt[3]~23COUT1_34 ;
wire \uut_sampling|cnt[4]~17 ;
wire \uut_sampling|cnt[4]~17COUT1_36 ;
wire \uut_sampling|sampling_end~4_combout ;
wire \uut_sampling|sampling_end~5_combout ;
wire \uut_sampling|sampling_end~6_combout ;
wire \uut_sampling|sampling_end~regout ;
wire \uut_sampling|sampling_start~0_combout ;
wire \uut_sampling|sampling_start~1_combout ;
wire \uut_sampling|sampling_start~4_combout ;
wire \uut_vga_ctrl|Add0~34 ;
wire \uut_vga_ctrl|Add0~34COUT1_69 ;
wire \uut_vga_ctrl|Add0~29_combout ;
wire \uut_vga_ctrl|Add0~30 ;
wire \uut_vga_ctrl|Add0~30COUT1_71 ;
wire \uut_vga_ctrl|Add0~27_combout ;
wire \uut_vga_ctrl|Add0~45_combout ;
wire \uut_vga_ctrl|dis_topic~1_combout ;
wire \uut_vga_ctrl|Add0~46 ;
wire \uut_vga_ctrl|Add0~46COUT1_57 ;
wire \uut_vga_ctrl|Add0~32 ;
wire \uut_vga_ctrl|Add0~32COUT1_59 ;
wire \uut_vga_ctrl|Add0~35_combout ;
wire \uut_vga_ctrl|Add0~31_combout ;
wire \uut_vga_ctrl|Equal2~13 ;
wire \uut_vga_ctrl|Equal2~14_combout ;
wire \uut_vga_ctrl|Equal2~15_combout ;
wire \uut_vga_ctrl|Equal2~16_combout ;
wire \uut_vga_ctrl|Add2~1_combout ;
wire \uut_vga_ctrl|Mux8~17 ;
wire \uut_vga_ctrl|Mux8~24 ;
wire \uut_vga_ctrl|Mux8~20 ;
wire \uut_vga_ctrl|Mux8~27 ;
wire \uut_vga_ctrl|Mux8~33 ;
wire \uut_vga_ctrl|Mux8~7 ;
wire \uut_vga_ctrl|Mux8~10 ;
wire \uut_vga_ctrl|Mux8~35 ;
wire \uut_vga_ctrl|Mux8~31 ;
wire \uut_vga_ctrl|Mux8~2 ;
wire \uut_vga_ctrl|Mux8~4 ;
wire \uut_vga_ctrl|Mux8~38 ;
wire \uut_vga_ctrl|Mux8~12 ;
wire \uut_vga_ctrl|Mux8~14 ;
wire \uut_vga_ctrl|Add0~36 ;
wire \uut_vga_ctrl|Add0~36COUT1_61 ;
wire \uut_vga_ctrl|Add0~41_combout ;
wire \uut_vga_ctrl|Mux8~22 ;
wire \uut_vga_ctrl|Add0~42 ;
wire \uut_vga_ctrl|Add0~42COUT1_63 ;
wire \uut_vga_ctrl|Add0~40 ;
wire \uut_vga_ctrl|Add0~37_combout ;
wire \uut_vga_ctrl|Add0~43_combout ;
wire \uut_vga_ctrl|Add2~2 ;
wire \uut_vga_ctrl|Mux14~31 ;
wire \uut_vga_ctrl|Mux14~4 ;
wire \uut_vga_ctrl|Mux14~27 ;
wire \uut_vga_ctrl|Mux14~38 ;
wire \uut_vga_ctrl|Mux14~7 ;
wire \uut_vga_ctrl|Mux14~22 ;
wire \uut_vga_ctrl|Mux14~24 ;
wire \uut_vga_ctrl|Mux14~14 ;
wire \uut_vga_ctrl|Mux14~0 ;
wire \uut_vga_ctrl|Mux14~33 ;
wire \uut_vga_ctrl|Mux14~10 ;
wire \uut_vga_ctrl|Mux14~2 ;
wire \uut_vga_ctrl|Mux14~35 ;
wire \uut_vga_ctrl|Mux14~17 ;
wire \uut_vga_ctrl|Mux14~20 ;
wire \uut_vga_ctrl|Add0~39_combout ;
wire \uut_vga_ctrl|Mux14~12 ;
wire \uut_vga_ctrl|Equal2~5_combout ;
wire \uut_vga_ctrl|Equal2~6_combout ;
wire \uut_vga_ctrl|hsync_r~2_combout ;
wire \uut_vga_ctrl|dis_ch~0_combout ;
wire \uut_vga_ctrl|Equal2~4_combout ;
wire \uut_vga_ctrl|hsync_r~regout ;
wire \uut_vga_ctrl|y_cnt[0]~35 ;
wire \uut_vga_ctrl|y_cnt[0]~35COUT1_50 ;
wire \uut_vga_ctrl|y_cnt[1]~21 ;
wire \uut_vga_ctrl|y_cnt[1]~21COUT1_52 ;
wire \uut_vga_ctrl|y_cnt[2]~29 ;
wire \uut_vga_ctrl|y_cnt[2]~29COUT1_54 ;
wire \uut_vga_ctrl|y_cnt[3]~31 ;
wire \uut_vga_ctrl|y_cnt[3]~31COUT1_56 ;
wire \uut_vga_ctrl|y_cnt[4]~33 ;
wire \uut_vga_ctrl|y_cnt[5]~39 ;
wire \uut_vga_ctrl|y_cnt[5]~39COUT1_58 ;
wire \uut_vga_ctrl|y_cnt[6]~37 ;
wire \uut_vga_ctrl|y_cnt[6]~37COUT1_60 ;
wire \uut_vga_ctrl|y_cnt[7]~25 ;
wire \uut_vga_ctrl|y_cnt[7]~25COUT1_62 ;
wire \uut_vga_ctrl|dis_topic~7_combout ;
wire \uut_vga_ctrl|y_cnt[8]~27 ;
wire \uut_vga_ctrl|y_cnt[8]~27COUT1_64 ;
wire \uut_vga_ctrl|Equal4~5_combout ;
wire \uut_vga_ctrl|Equal4~6_combout ;
wire \uut_vga_ctrl|Equal4~7_combout ;
wire \uut_vga_ctrl|LessThan52~0_combout ;
wire \uut_vga_ctrl|dis_topic~0_combout ;
wire \uut_vga_ctrl|Equal4~0_combout ;
wire \uut_vga_ctrl|vsync_r~regout ;
wire \uut_vga_ctrl|coordinate~0_combout ;
wire \uut_vga_ctrl|dis_ch~2_combout ;
wire \uut_vga_ctrl|Equal2~7_combout ;
wire \uut_vga_ctrl|dis_ch~1_combout ;
wire \uut_vga_ctrl|dis_ch~3_combout ;
wire \uut_vga_ctrl|comb~74_combout ;
wire \uut_vga_ctrl|LessThan43~0_combout ;
wire \uut_vga_ctrl|LessThan47~0_combout ;
wire \uut_vga_ctrl|comb~76_combout ;
wire \uut_vga_ctrl|comb~78_combout ;
wire \uut_vga_ctrl|LessThan49~0_combout ;
wire \uut_vga_ctrl|LessThan45~0_combout ;
wire \uut_vga_ctrl|comb~77_combout ;
wire \uut_vga_ctrl|char_addr~221_combout ;
wire \uut_vga_ctrl|LessThan53~0_combout ;
wire \uut_vga_ctrl|comb~75_combout ;
wire \uut_vga_ctrl|LessThan52~1_combout ;
wire \uut_vga_ctrl|comb~79_combout ;
wire \uut_vga_ctrl|comb~80_combout ;
wire \uut_vga_ctrl|LessThan50~0_combout ;
wire \uut_vga_ctrl|comb~81_combout ;
wire \uut_vga_ctrl|char_addr~222_combout ;
wire \uut_vga_ctrl|comb~82_combout ;
wire \uut_vga_ctrl|LessThan51~0_combout ;
wire \uut_vga_ctrl|comb~96_combout ;
wire \uut_vga_ctrl|comb~91_combout ;
wire \uut_vga_ctrl|comb~95_combout ;
wire \uut_vga_ctrl|comb~93_combout ;
wire \uut_vga_ctrl|char_addr[0]~226_combout ;
wire \uut_vga_ctrl|char_addr~274_combout ;
wire \uut_vga_ctrl|comb~88_combout ;
wire \uut_vga_ctrl|comb~89_combout ;
wire \uut_vga_ctrl|comb~92_combout ;
wire \uut_vga_ctrl|comb~90_combout ;
wire \uut_vga_ctrl|comb~94_combout ;
wire \uut_vga_ctrl|char_addr~225_combout ;
wire \uut_vga_ctrl|comb~85_combout ;
wire \uut_vga_ctrl|comb~86_combout ;
wire \uut_vga_ctrl|comb~87_combout ;
wire \uut_vga_ctrl|comb~83_combout ;
wire \uut_vga_ctrl|comb~84_combout ;
wire \uut_vga_ctrl|char_addr~223_combout ;
wire \uut_vga_ctrl|char_addr~224_combout ;
wire \uut_vga_ctrl|comb~62_combout ;
wire \uut_vga_ctrl|dis_ch~4_combout ;
wire \uut_vga_ctrl|dis_tri_mod~1 ;
wire \uut_vga_ctrl|dis_sap_mod~0_combout ;
wire \uut_vga_ctrl|dis_rim~6_combout ;
wire \uut_vga_ctrl|Equal2~9_combout ;
wire \uut_vga_ctrl|dis_sap_mod~1_combout ;
wire \uut_vga_ctrl|dis_sap_mod~2_combout ;
wire \uut_vga_ctrl|always9~42_combout ;
wire \uut_vga_ctrl|LessThan60~0_combout ;
wire \uut_vga_ctrl|always9~43_combout ;
wire \uut_vga_ctrl|comb~97_combout ;
wire \uut_vga_ctrl|comb~105_combout ;
wire \uut_vga_ctrl|dis_tri_mod~0_combout ;
wire \uut_vga_ctrl|Equal2~8_combout ;
wire \uut_vga_ctrl|dis_tri_mod~2_combout ;
wire \uut_vga_ctrl|coordinate~1_combout ;
wire \uut_vga_ctrl|LessThan58~0_combout ;
wire \uut_vga_ctrl|dis_tri_mod~3_combout ;
wire \uut_vga_ctrl|vga_rgb~64_combout ;
wire \uut_vga_ctrl|dis_topic~5_combout ;
wire \uut_vga_ctrl|dis_topic~2_combout ;
wire \uut_vga_ctrl|LessThan64~0_combout ;
wire \uut_vga_ctrl|dis_topic~3_combout ;
wire \uut_vga_ctrl|dis_topic~4_combout ;
wire \uut_vga_ctrl|dis_topic~6_combout ;
wire \uut_vga_ctrl|comb~98_combout ;
wire \uut_vga_ctrl|comb~99_combout ;
wire \uut_vga_ctrl|LessThan56~0_combout ;
wire \uut_vga_ctrl|dis_sap_prd~2_combout ;
wire \uut_vga_ctrl|dis_sap_prd~4_combout ;
wire \uut_vga_ctrl|vga_rgb~70_combout ;
wire \uut_vga_ctrl|Mux10~17 ;
wire \uut_vga_ctrl|Mux10~20 ;
wire \uut_vga_ctrl|Mux10~0 ;
wire \uut_vga_ctrl|Mux10~12 ;
wire \uut_vga_ctrl|Mux10~14 ;
wire \uut_vga_ctrl|Mux10~24 ;
wire \uut_vga_ctrl|Mux10~35 ;
wire \uut_vga_ctrl|Mux10~31 ;
wire \uut_vga_ctrl|Mux10~4 ;
wire \uut_vga_ctrl|Mux10~27 ;
wire \uut_vga_ctrl|Mux10~38 ;
wire \uut_vga_ctrl|Mux10~7 ;
wire \uut_vga_ctrl|Mux10~22 ;
wire \uut_vga_ctrl|Mux10~33 ;
wire \uut_vga_ctrl|Mux10~10 ;
wire \uut_vga_ctrl|Mux10~11 ;
wire \uut_vga_ctrl|Mux10~15 ;
wire \uut_vga_ctrl|Mux10~13 ;
wire \uut_vga_ctrl|Mux10~16_combout ;
wire \uut_vga_ctrl|Mux10~18 ;
wire \uut_vga_ctrl|Mux10~19_combout ;
wire \uut_vga_ctrl|Mux10~28 ;
wire \uut_vga_ctrl|Mux10~21 ;
wire \uut_vga_ctrl|Mux10~25 ;
wire \uut_vga_ctrl|Mux10~23 ;
wire \uut_vga_ctrl|Mux10~26_combout ;
wire \uut_vga_ctrl|Mux10~29_combout ;
wire \uut_vga_ctrl|Mux10~30_combout ;
wire \uut_vga_ctrl|Mux10~34 ;
wire \uut_vga_ctrl|Mux10~36 ;
wire \uut_vga_ctrl|Mux10~37_combout ;
wire \uut_vga_ctrl|Mux10~39 ;
wire \uut_vga_ctrl|Mux10~32 ;
wire \uut_vga_ctrl|Mux10~40_combout ;
wire \uut_vga_ctrl|Mux10~8 ;
wire \uut_vga_ctrl|Mux10~5 ;
wire \uut_vga_ctrl|Mux10~2 ;
wire \uut_vga_ctrl|Mux10~3 ;
wire \uut_vga_ctrl|Mux10~6_combout ;
wire \uut_vga_ctrl|Mux10~1 ;
wire \uut_vga_ctrl|Mux10~9_combout ;
wire \uut_vga_ctrl|Mux10~41_combout ;
wire \uut_vga_ctrl|Add2~0_combout ;
wire \uut_vga_ctrl|coordinate~2_combout ;
wire \uut_vga_ctrl|coordinate~3_combout ;
wire \uut_vga_ctrl|always9~50_combout ;
wire \uut_vga_ctrl|always9~52_combout ;
wire \uut_vga_ctrl|Mux19~12 ;
wire \uut_vga_ctrl|Mux19~17 ;
wire \uut_vga_ctrl|Mux19~27 ;
wire \uut_vga_ctrl|Mux19~22 ;
wire \uut_vga_ctrl|Mux19~2 ;
wire \uut_vga_ctrl|Mux19~7 ;
wire \uut_vga_ctrl|Mux19~38 ;
wire \uut_vga_ctrl|Mux19~33 ;
wire \uut_vga_ctrl|Mux19~31 ;
wire \uut_vga_ctrl|Mux19~24 ;
wire \uut_vga_ctrl|Mux19~20 ;
wire \uut_vga_ctrl|Mux19~35 ;
wire \uut_vga_ctrl|Mux19~10 ;
wire \uut_vga_ctrl|Mux19~14 ;
wire \uut_vga_ctrl|Mux19~34 ;
wire \uut_vga_ctrl|Mux19~36 ;
wire \uut_vga_ctrl|Mux19~37_combout ;
wire \uut_vga_ctrl|Mux19~39 ;
wire \uut_vga_ctrl|Mux19~32 ;
wire \uut_vga_ctrl|Mux19~40_combout ;
wire \uut_vga_ctrl|Mux19~8 ;
wire \uut_vga_ctrl|Mux19~3 ;
wire \uut_vga_ctrl|Mux19~4 ;
wire \uut_vga_ctrl|Mux19~0 ;
wire \uut_vga_ctrl|Mux19~5 ;
wire \uut_vga_ctrl|Mux19~6_combout ;
wire \uut_vga_ctrl|Mux19~1 ;
wire \uut_vga_ctrl|Mux19~9_combout ;
wire \uut_vga_ctrl|Mux19~21 ;
wire \uut_vga_ctrl|Mux19~28 ;
wire \uut_vga_ctrl|Mux19~23 ;
wire \uut_vga_ctrl|Mux19~25 ;
wire \uut_vga_ctrl|Mux19~26_combout ;
wire \uut_vga_ctrl|Mux19~29_combout ;
wire \uut_vga_ctrl|Mux19~11 ;
wire \uut_vga_ctrl|Mux19~15 ;
wire \uut_vga_ctrl|Mux19~13 ;
wire \uut_vga_ctrl|Mux19~16_combout ;
wire \uut_vga_ctrl|Mux19~18 ;
wire \uut_vga_ctrl|Mux19~19_combout ;
wire \uut_vga_ctrl|Mux19~30_combout ;
wire \uut_vga_ctrl|Mux19~41_combout ;
wire \uut_vga_ctrl|always9~46_combout ;
wire \uut_vga_ctrl|always9~48_combout ;
wire \uut_vga_ctrl|always9~49_combout ;
wire \uut_vga_ctrl|always9~30_combout ;
wire \uut_vga_ctrl|vga_rgb~72_combout ;
wire \uut_vga_ctrl|Mux9~4 ;
wire \uut_vga_ctrl|Mux9~27 ;
wire \uut_vga_ctrl|Mux9~2 ;
wire \uut_vga_ctrl|Mux9~22 ;
wire \uut_vga_ctrl|Mux9~14 ;
wire \uut_vga_ctrl|Mux9~24 ;
wire \uut_vga_ctrl|Mux9~33 ;
wire \uut_vga_ctrl|Mux9~12 ;
wire \uut_vga_ctrl|Mux9~20 ;
wire \uut_vga_ctrl|Mux9~38 ;
wire \uut_vga_ctrl|Mux9~7 ;
wire \uut_vga_ctrl|Mux9~10 ;
wire \uut_vga_ctrl|Mux9~0 ;
wire \uut_vga_ctrl|Mux9~35 ;
wire \uut_vga_ctrl|Mux9~17 ;
wire \uut_vga_ctrl|Mux9~31 ;
wire \uut_vga_ctrl|Mux9~32 ;
wire \uut_vga_ctrl|Mux9~36 ;
wire \uut_vga_ctrl|Mux9~34 ;
wire \uut_vga_ctrl|Mux9~37_combout ;
wire \uut_vga_ctrl|Mux9~39 ;
wire \uut_vga_ctrl|Mux9~40_combout ;
wire \uut_vga_ctrl|Mux9~11 ;
wire \uut_vga_ctrl|Mux9~13 ;
wire \uut_vga_ctrl|Mux9~15 ;
wire \uut_vga_ctrl|Mux9~16_combout ;
wire \uut_vga_ctrl|Mux9~18 ;
wire \uut_vga_ctrl|Mux9~19_combout ;
wire \uut_vga_ctrl|Mux9~28 ;
wire \uut_vga_ctrl|Mux9~21 ;
wire \uut_vga_ctrl|Mux9~25 ;
wire \uut_vga_ctrl|Mux9~23 ;
wire \uut_vga_ctrl|Mux9~26_combout ;
wire \uut_vga_ctrl|Mux9~29_combout ;
wire \uut_vga_ctrl|Mux9~30_combout ;
wire \uut_vga_ctrl|Mux9~5 ;
wire \uut_vga_ctrl|Mux9~3 ;
wire \uut_vga_ctrl|Mux9~6_combout ;
wire \uut_vga_ctrl|Mux9~8 ;
wire \uut_vga_ctrl|Mux9~1 ;
wire \uut_vga_ctrl|Mux9~9_combout ;
wire \uut_vga_ctrl|Mux9~41_combout ;
wire \uut_vga_ctrl|Mux6~17 ;
wire \uut_vga_ctrl|Mux6~33 ;
wire \uut_vga_ctrl|Mux6~38 ;
wire \uut_vga_ctrl|Mux6~22 ;
wire \uut_vga_ctrl|Mux6~27 ;
wire \uut_vga_ctrl|Mux6~7 ;
wire \uut_vga_ctrl|Mux6~2 ;
wire \uut_vga_ctrl|Mux6~12 ;
wire \uut_vga_ctrl|Mux6~24 ;
wire \uut_vga_ctrl|Mux6~20 ;
wire \uut_vga_ctrl|Mux6~31 ;
wire \uut_vga_ctrl|Mux6~35 ;
wire \uut_vga_ctrl|Mux6~14 ;
wire \uut_vga_ctrl|Mux6~10 ;
wire \uut_vga_ctrl|Mux6~3 ;
wire \uut_vga_ctrl|Mux6~0 ;
wire \uut_vga_ctrl|Mux6~4 ;
wire \uut_vga_ctrl|Mux6~5 ;
wire \uut_vga_ctrl|Mux6~6_combout ;
wire \uut_vga_ctrl|Mux6~8 ;
wire \uut_vga_ctrl|Mux6~1 ;
wire \uut_vga_ctrl|Mux6~9_combout ;
wire \uut_vga_ctrl|Mux6~18 ;
wire \uut_vga_ctrl|Mux6~13 ;
wire \uut_vga_ctrl|Mux6~15 ;
wire \uut_vga_ctrl|Mux6~16_combout ;
wire \uut_vga_ctrl|Mux6~11 ;
wire \uut_vga_ctrl|Mux6~19_combout ;
wire \uut_vga_ctrl|Mux6~21 ;
wire \uut_vga_ctrl|Mux6~28 ;
wire \uut_vga_ctrl|Mux6~25 ;
wire \uut_vga_ctrl|Mux6~23 ;
wire \uut_vga_ctrl|Mux6~26_combout ;
wire \uut_vga_ctrl|Mux6~29_combout ;
wire \uut_vga_ctrl|Mux6~30_combout ;
wire \uut_vga_ctrl|Mux6~34 ;
wire \uut_vga_ctrl|Mux6~36 ;
wire \uut_vga_ctrl|Mux6~37_combout ;
wire \uut_vga_ctrl|Mux6~39 ;
wire \uut_vga_ctrl|Mux6~32 ;
wire \uut_vga_ctrl|Mux6~40_combout ;
wire \uut_vga_ctrl|Mux6~41_combout ;
wire \uut_vga_ctrl|always9~51_combout ;
wire \uut_vga_ctrl|always9~4_combout ;
wire \uut_vga_ctrl|always9~44_combout ;
wire \uut_vga_ctrl|vga_rgb~73_combout ;
wire \uut_vga_ctrl|always9~57_combout ;
wire \uut_vga_ctrl|always9~56_combout ;
wire \uut_vga_ctrl|Mux13~17 ;
wire \uut_vga_ctrl|Mux13~12 ;
wire \uut_vga_ctrl|Mux13~24 ;
wire \uut_vga_ctrl|Mux13~35 ;
wire \uut_vga_ctrl|Mux13~0 ;
wire \uut_vga_ctrl|Mux13~14 ;
wire \uut_vga_ctrl|Mux13~22 ;
wire \uut_vga_ctrl|Mux13~31 ;
wire \uut_vga_ctrl|Mux13~7 ;
wire \uut_vga_ctrl|Mux13~10 ;
wire \uut_vga_ctrl|Mux13~20 ;
wire \uut_vga_ctrl|Mux13~33 ;
wire \uut_vga_ctrl|Mux13~4 ;
wire \uut_vga_ctrl|Mux13~27 ;
wire \uut_vga_ctrl|Mux13~38 ;
wire \uut_vga_ctrl|Mux13~8 ;
wire \uut_vga_ctrl|Mux13~1 ;
wire \uut_vga_ctrl|Mux13~5 ;
wire \uut_vga_ctrl|Mux13~2 ;
wire \uut_vga_ctrl|Mux13~3 ;
wire \uut_vga_ctrl|Mux13~6_combout ;
wire \uut_vga_ctrl|Mux13~9_combout ;
wire \uut_vga_ctrl|Mux13~32 ;
wire \uut_vga_ctrl|Mux13~34 ;
wire \uut_vga_ctrl|Mux13~36 ;
wire \uut_vga_ctrl|Mux13~37_combout ;
wire \uut_vga_ctrl|Mux13~39 ;
wire \uut_vga_ctrl|Mux13~40_combout ;
wire \uut_vga_ctrl|Mux13~28 ;
wire \uut_vga_ctrl|Mux13~21 ;
wire \uut_vga_ctrl|Mux13~23 ;
wire \uut_vga_ctrl|Mux13~25 ;
wire \uut_vga_ctrl|Mux13~26_combout ;
wire \uut_vga_ctrl|Mux13~29_combout ;
wire \uut_vga_ctrl|Mux13~11 ;
wire \uut_vga_ctrl|Mux13~18 ;
wire \uut_vga_ctrl|Mux13~15 ;
wire \uut_vga_ctrl|Mux13~13 ;
wire \uut_vga_ctrl|Mux13~16_combout ;
wire \uut_vga_ctrl|Mux13~19_combout ;
wire \uut_vga_ctrl|Mux13~30_combout ;
wire \uut_vga_ctrl|Mux13~41_combout ;
wire \uut_vga_ctrl|always9~53_combout ;
wire \uut_vga_ctrl|always9~19_combout ;
wire \uut_vga_ctrl|always9~55_combout ;
wire \uut_vga_ctrl|Mux12~20 ;
wire \uut_vga_ctrl|Mux12~12 ;
wire \uut_vga_ctrl|Mux12~24 ;
wire \uut_vga_ctrl|Mux12~4 ;
wire \uut_vga_ctrl|Mux12~14 ;
wire \uut_vga_ctrl|Mux12~35 ;
wire \uut_vga_ctrl|Mux12~38 ;
wire \uut_vga_ctrl|Mux12~33 ;
wire \uut_vga_ctrl|Mux12~7 ;
wire \uut_vga_ctrl|Mux12~17 ;
wire \uut_vga_ctrl|Mux12~10 ;
wire \uut_vga_ctrl|Mux12~0 ;
wire \uut_vga_ctrl|Mux12~27 ;
wire \uut_vga_ctrl|Mux12~31 ;
wire \uut_vga_ctrl|Mux12~32 ;
wire \uut_vga_ctrl|Mux12~34 ;
wire \uut_vga_ctrl|Mux12~36 ;
wire \uut_vga_ctrl|Mux12~37_combout ;
wire \uut_vga_ctrl|Mux12~39 ;
wire \uut_vga_ctrl|Mux12~40_combout ;
wire \uut_vga_ctrl|Mux12~28 ;
wire \uut_vga_ctrl|Mux12~22 ;
wire \uut_vga_ctrl|Mux12~2 ;
wire \uut_vga_ctrl|Mux12~23 ;
wire \uut_vga_ctrl|Mux12~25 ;
wire \uut_vga_ctrl|Mux12~26_combout ;
wire \uut_vga_ctrl|Mux12~21 ;
wire \uut_vga_ctrl|Mux12~29_combout ;
wire \uut_vga_ctrl|Mux12~11 ;
wire \uut_vga_ctrl|Mux12~18 ;
wire \uut_vga_ctrl|Mux12~13 ;
wire \uut_vga_ctrl|Mux12~15 ;
wire \uut_vga_ctrl|Mux12~16_combout ;
wire \uut_vga_ctrl|Mux12~19_combout ;
wire \uut_vga_ctrl|Mux12~30_combout ;
wire \uut_vga_ctrl|Mux12~1 ;
wire \uut_vga_ctrl|Mux12~8 ;
wire \uut_vga_ctrl|Mux12~5 ;
wire \uut_vga_ctrl|Mux12~3 ;
wire \uut_vga_ctrl|Mux12~6_combout ;
wire \uut_vga_ctrl|Mux12~9_combout ;
wire \uut_vga_ctrl|Mux12~41_combout ;
wire \uut_vga_ctrl|always9~54_combout ;
wire \uut_vga_ctrl|always9~17_combout ;
wire \uut_vga_ctrl|vga_rgb~74_combout ;
wire \uut_vga_ctrl|Mux7~7 ;
wire \uut_vga_ctrl|Mux7~33 ;
wire \uut_vga_ctrl|Mux7~10 ;
wire \uut_vga_ctrl|Mux7~17 ;
wire \uut_vga_ctrl|Mux7~27 ;
wire \uut_vga_ctrl|Mux7~20 ;
wire \uut_vga_ctrl|Mux7~14 ;
wire \uut_vga_ctrl|Mux7~12 ;
wire \uut_vga_ctrl|Mux7~38 ;
wire \uut_vga_ctrl|Mux7~24 ;
wire \uut_vga_ctrl|Mux7~31 ;
wire \uut_vga_ctrl|Mux7~2 ;
wire \uut_vga_ctrl|Mux7~0 ;
wire \uut_vga_ctrl|Mux7~35 ;
wire \uut_vga_ctrl|Mux7~4 ;
wire \uut_vga_ctrl|Mux7~22 ;
wire \uut_vga_ctrl|Mux7~32 ;
wire \uut_vga_ctrl|Mux7~34 ;
wire \uut_vga_ctrl|Mux7~36 ;
wire \uut_vga_ctrl|Mux7~37_combout ;
wire \uut_vga_ctrl|Mux7~39 ;
wire \uut_vga_ctrl|Mux7~40_combout ;
wire \uut_vga_ctrl|Mux7~3 ;
wire \uut_vga_ctrl|Mux7~5 ;
wire \uut_vga_ctrl|Mux7~6_combout ;
wire \uut_vga_ctrl|Mux7~8 ;
wire \uut_vga_ctrl|Mux7~1 ;
wire \uut_vga_ctrl|Mux7~9_combout ;
wire \uut_vga_ctrl|Mux7~13 ;
wire \uut_vga_ctrl|Mux7~15 ;
wire \uut_vga_ctrl|Mux7~16_combout ;
wire \uut_vga_ctrl|Mux7~11 ;
wire \uut_vga_ctrl|Mux7~18 ;
wire \uut_vga_ctrl|Mux7~19_combout ;
wire \uut_vga_ctrl|Mux7~25 ;
wire \uut_vga_ctrl|Mux7~23 ;
wire \uut_vga_ctrl|Mux7~26_combout ;
wire \uut_vga_ctrl|Mux7~21 ;
wire \uut_vga_ctrl|Mux7~28 ;
wire \uut_vga_ctrl|Mux7~29_combout ;
wire \uut_vga_ctrl|Mux7~30_combout ;
wire \uut_vga_ctrl|Mux7~41_combout ;
wire \uut_vga_ctrl|always9~47_combout ;
wire \uut_vga_ctrl|always9~31_combout ;
wire \uut_vga_ctrl|vga_rgb~71_combout ;
wire \uut_vga_ctrl|vga_rgb~75_combout ;
wire \uut_vga_ctrl|always9~59_combout ;
wire \uut_vga_ctrl|always9~5_combout ;
wire \uut_vga_ctrl|always9~64_combout ;
wire \uut_vga_ctrl|always9~6_combout ;
wire \uut_vga_ctrl|always9~45_combout ;
wire \uut_vga_ctrl|Mux11~12 ;
wire \uut_vga_ctrl|Mux11~20 ;
wire \uut_vga_ctrl|Mux11~27 ;
wire \uut_vga_ctrl|Mux11~10 ;
wire \uut_vga_ctrl|Mux11~38 ;
wire \uut_vga_ctrl|Mux11~2 ;
wire \uut_vga_ctrl|Mux11~22 ;
wire \uut_vga_ctrl|Mux11~33 ;
wire \uut_vga_ctrl|Mux11~7 ;
wire \uut_vga_ctrl|Mux11~24 ;
wire \uut_vga_ctrl|Mux11~14 ;
wire \uut_vga_ctrl|Mux11~0 ;
wire \uut_vga_ctrl|Mux11~35 ;
wire \uut_vga_ctrl|Mux11~17 ;
wire \uut_vga_ctrl|Mux11~31 ;
wire \uut_vga_ctrl|Mux11~4 ;
wire \uut_vga_ctrl|Mux11~5 ;
wire \uut_vga_ctrl|Mux11~3 ;
wire \uut_vga_ctrl|Mux11~6_combout ;
wire \uut_vga_ctrl|Mux11~1 ;
wire \uut_vga_ctrl|Mux11~8 ;
wire \uut_vga_ctrl|Mux11~9_combout ;
wire \uut_vga_ctrl|Mux11~11 ;
wire \uut_vga_ctrl|Mux11~13 ;
wire \uut_vga_ctrl|Mux11~15 ;
wire \uut_vga_ctrl|Mux11~16_combout ;
wire \uut_vga_ctrl|Mux11~18 ;
wire \uut_vga_ctrl|Mux11~19_combout ;
wire \uut_vga_ctrl|Mux11~28 ;
wire \uut_vga_ctrl|Mux11~21 ;
wire \uut_vga_ctrl|Mux11~25 ;
wire \uut_vga_ctrl|Mux11~23 ;
wire \uut_vga_ctrl|Mux11~26_combout ;
wire \uut_vga_ctrl|Mux11~29_combout ;
wire \uut_vga_ctrl|Mux11~30_combout ;
wire \uut_vga_ctrl|Mux11~32 ;
wire \uut_vga_ctrl|Mux11~36 ;
wire \uut_vga_ctrl|Mux11~34 ;
wire \uut_vga_ctrl|Mux11~37_combout ;
wire \uut_vga_ctrl|Mux11~39 ;
wire \uut_vga_ctrl|Mux11~40_combout ;
wire \uut_vga_ctrl|Mux11~41_combout ;
wire \uut_vga_ctrl|always9~14_combout ;
wire \uut_vga_ctrl|vga_rgb~87_combout ;
wire \uut_vga_ctrl|Mux18~27 ;
wire \uut_vga_ctrl|Mux18~7 ;
wire \uut_vga_ctrl|Mux18~38 ;
wire \uut_vga_ctrl|Mux18~31 ;
wire \uut_vga_ctrl|Mux18~12 ;
wire \uut_vga_ctrl|Mux18~20 ;
wire \uut_vga_ctrl|Mux18~24 ;
wire \uut_vga_ctrl|Mux18~14 ;
wire \uut_vga_ctrl|Mux18~33 ;
wire \uut_vga_ctrl|Mux18~35 ;
wire \uut_vga_ctrl|Mux18~4 ;
wire \uut_vga_ctrl|Mux18~17 ;
wire \uut_vga_ctrl|Mux18~10 ;
wire \uut_vga_ctrl|Mux18~2 ;
wire \uut_vga_ctrl|Mux18~32 ;
wire \uut_vga_ctrl|Mux18~39 ;
wire \uut_vga_ctrl|Mux18~34 ;
wire \uut_vga_ctrl|Mux18~36 ;
wire \uut_vga_ctrl|Mux18~37_combout ;
wire \uut_vga_ctrl|Mux18~40_combout ;
wire \uut_vga_ctrl|Mux18~8 ;
wire \uut_vga_ctrl|Mux18~0 ;
wire \uut_vga_ctrl|Mux18~1 ;
wire \uut_vga_ctrl|Mux18~3 ;
wire \uut_vga_ctrl|Mux18~5 ;
wire \uut_vga_ctrl|Mux18~6_combout ;
wire \uut_vga_ctrl|Mux18~9_combout ;
wire \uut_vga_ctrl|Mux18~15 ;
wire \uut_vga_ctrl|Mux18~13 ;
wire \uut_vga_ctrl|Mux18~16_combout ;
wire \uut_vga_ctrl|Mux18~11 ;
wire \uut_vga_ctrl|Mux18~18 ;
wire \uut_vga_ctrl|Mux18~19_combout ;
wire \uut_vga_ctrl|Mux18~28 ;
wire \uut_vga_ctrl|Mux18~25 ;
wire \uut_vga_ctrl|Mux18~22 ;
wire \uut_vga_ctrl|Mux18~23 ;
wire \uut_vga_ctrl|Mux18~26_combout ;
wire \uut_vga_ctrl|Mux18~21 ;
wire \uut_vga_ctrl|Mux18~29_combout ;
wire \uut_vga_ctrl|Mux18~30_combout ;
wire \uut_vga_ctrl|Mux18~41_combout ;
wire \uut_vga_ctrl|always9~68_combout ;
wire \uut_vga_ctrl|always9~65_combout ;
wire \uut_vga_ctrl|Mux5~4 ;
wire \uut_vga_ctrl|Mux5~0 ;
wire \uut_vga_ctrl|Mux5~17 ;
wire \uut_vga_ctrl|Mux5~12 ;
wire \uut_vga_ctrl|Mux5~38 ;
wire \uut_vga_ctrl|Mux5~22 ;
wire \uut_vga_ctrl|Mux5~31 ;
wire \uut_vga_ctrl|Mux5~24 ;
wire \uut_vga_ctrl|Mux5~20 ;
wire \uut_vga_ctrl|Mux5~33 ;
wire \uut_vga_ctrl|Mux5~7 ;
wire \uut_vga_ctrl|Mux5~35 ;
wire \uut_vga_ctrl|Mux5~2 ;
wire \uut_vga_ctrl|Mux5~10 ;
wire \uut_vga_ctrl|Mux5~27 ;
wire \uut_vga_ctrl|Mux5~14 ;
wire \uut_vga_ctrl|Mux5~5 ;
wire \uut_vga_ctrl|Mux5~3 ;
wire \uut_vga_ctrl|Mux5~6_combout ;
wire \uut_vga_ctrl|Mux5~8 ;
wire \uut_vga_ctrl|Mux5~1 ;
wire \uut_vga_ctrl|Mux5~9_combout ;
wire \uut_vga_ctrl|Mux5~11 ;
wire \uut_vga_ctrl|Mux5~18 ;
wire \uut_vga_ctrl|Mux5~13 ;
wire \uut_vga_ctrl|Mux5~15 ;
wire \uut_vga_ctrl|Mux5~16_combout ;
wire \uut_vga_ctrl|Mux5~19_combout ;
wire \uut_vga_ctrl|Mux5~23 ;
wire \uut_vga_ctrl|Mux5~25 ;
wire \uut_vga_ctrl|Mux5~26_combout ;
wire \uut_vga_ctrl|Mux5~28 ;
wire \uut_vga_ctrl|Mux5~21 ;
wire \uut_vga_ctrl|Mux5~29_combout ;
wire \uut_vga_ctrl|Mux5~30_combout ;
wire \uut_vga_ctrl|Mux5~36 ;
wire \uut_vga_ctrl|Mux5~34 ;
wire \uut_vga_ctrl|Mux5~37_combout ;
wire \uut_vga_ctrl|Mux5~39 ;
wire \uut_vga_ctrl|Mux5~32 ;
wire \uut_vga_ctrl|Mux5~40_combout ;
wire \uut_vga_ctrl|Mux5~41_combout ;
wire \uut_vga_ctrl|always9~71_combout ;
wire \uut_vga_ctrl|always9~67_combout ;
wire \uut_vga_ctrl|Mux4~7 ;
wire \uut_vga_ctrl|Mux4~35 ;
wire \uut_vga_ctrl|Mux4~24 ;
wire \uut_vga_ctrl|Mux4~14 ;
wire \uut_vga_ctrl|Mux4~10 ;
wire \uut_vga_ctrl|Mux4~12 ;
wire \uut_vga_ctrl|Mux4~17 ;
wire \uut_vga_ctrl|Mux4~4 ;
wire \uut_vga_ctrl|Mux4~0 ;
wire \uut_vga_ctrl|Mux4~20 ;
wire \uut_vga_ctrl|Mux4~31 ;
wire \uut_vga_ctrl|Mux4~38 ;
wire \uut_vga_ctrl|Mux4~27 ;
wire \uut_vga_ctrl|Mux4~22 ;
wire \uut_vga_ctrl|Mux4~33 ;
wire \uut_vga_ctrl|Mux4~2 ;
wire \uut_vga_ctrl|Mux4~3 ;
wire \uut_vga_ctrl|Mux4~5 ;
wire \uut_vga_ctrl|Mux4~6_combout ;
wire \uut_vga_ctrl|Mux4~8 ;
wire \uut_vga_ctrl|Mux4~1 ;
wire \uut_vga_ctrl|Mux4~9_combout ;
wire \uut_vga_ctrl|Mux4~13 ;
wire \uut_vga_ctrl|Mux4~15 ;
wire \uut_vga_ctrl|Mux4~16_combout ;
wire \uut_vga_ctrl|Mux4~11 ;
wire \uut_vga_ctrl|Mux4~18 ;
wire \uut_vga_ctrl|Mux4~19_combout ;
wire \uut_vga_ctrl|Mux4~28 ;
wire \uut_vga_ctrl|Mux4~25 ;
wire \uut_vga_ctrl|Mux4~23 ;
wire \uut_vga_ctrl|Mux4~26_combout ;
wire \uut_vga_ctrl|Mux4~21 ;
wire \uut_vga_ctrl|Mux4~29_combout ;
wire \uut_vga_ctrl|Mux4~30_combout ;
wire \uut_vga_ctrl|Mux4~36 ;
wire \uut_vga_ctrl|Mux4~34 ;
wire \uut_vga_ctrl|Mux4~37_combout ;
wire \uut_vga_ctrl|Mux4~39 ;
wire \uut_vga_ctrl|Mux4~32 ;
wire \uut_vga_ctrl|Mux4~40_combout ;
wire \uut_vga_ctrl|Mux4~41_combout ;
wire \uut_vga_ctrl|vga_rgb~86_combout ;
wire \uut_vga_ctrl|vga_rgb~88_combout ;
wire \uut_vga_ctrl|always9~0_combout ;
wire \uut_vga_ctrl|Mux15~2 ;
wire \uut_vga_ctrl|Mux15~10 ;
wire \uut_vga_ctrl|Mux15~27 ;
wire \uut_vga_ctrl|Mux15~4 ;
wire \uut_vga_ctrl|Mux15~31 ;
wire \uut_vga_ctrl|Mux15~12 ;
wire \uut_vga_ctrl|Mux15~14 ;
wire \uut_vga_ctrl|Mux15~35 ;
wire \uut_vga_ctrl|Mux15~33 ;
wire \uut_vga_ctrl|Mux15~24 ;
wire \uut_vga_ctrl|Mux15~38 ;
wire \uut_vga_ctrl|Mux15~7 ;
wire \uut_vga_ctrl|Mux15~17 ;
wire \uut_vga_ctrl|Mux15~20 ;
wire \uut_vga_ctrl|Mux15~0 ;
wire \uut_vga_ctrl|Mux15~1 ;
wire \uut_vga_ctrl|Mux15~5 ;
wire \uut_vga_ctrl|Mux15~3 ;
wire \uut_vga_ctrl|Mux15~6_combout ;
wire \uut_vga_ctrl|Mux15~8 ;
wire \uut_vga_ctrl|Mux15~9_combout ;
wire \uut_vga_ctrl|Mux15~21 ;
wire \uut_vga_ctrl|Mux15~28 ;
wire \uut_vga_ctrl|Mux15~25 ;
wire \uut_vga_ctrl|Mux15~22 ;
wire \uut_vga_ctrl|Mux15~23 ;
wire \uut_vga_ctrl|Mux15~26_combout ;
wire \uut_vga_ctrl|Mux15~29_combout ;
wire \uut_vga_ctrl|Mux15~11 ;
wire \uut_vga_ctrl|Mux15~15 ;
wire \uut_vga_ctrl|Mux15~13 ;
wire \uut_vga_ctrl|Mux15~16_combout ;
wire \uut_vga_ctrl|Mux15~18 ;
wire \uut_vga_ctrl|Mux15~19_combout ;
wire \uut_vga_ctrl|Mux15~30_combout ;
wire \uut_vga_ctrl|Mux15~39 ;
wire \uut_vga_ctrl|Mux15~32 ;
wire \uut_vga_ctrl|Mux15~34 ;
wire \uut_vga_ctrl|Mux15~36 ;
wire \uut_vga_ctrl|Mux15~37_combout ;
wire \uut_vga_ctrl|Mux15~40_combout ;
wire \uut_vga_ctrl|Mux15~41_combout ;
wire \uut_vga_ctrl|always9~3_combout ;
wire \uut_vga_ctrl|always9~60_combout ;
wire \uut_vga_ctrl|vga_rgb~81_combout ;
wire \uut_vga_ctrl|Mux17~31 ;
wire \uut_vga_ctrl|Mux17~10 ;
wire \uut_vga_ctrl|Mux17~27 ;
wire \uut_vga_ctrl|Mux17~38 ;
wire \uut_vga_ctrl|Mux17~0 ;
wire \uut_vga_ctrl|Mux17~22 ;
wire \uut_vga_ctrl|Mux17~7 ;
wire \uut_vga_ctrl|Mux17~33 ;
wire \uut_vga_ctrl|Mux17~14 ;
wire \uut_vga_ctrl|Mux17~24 ;
wire \uut_vga_ctrl|Mux17~2 ;
wire \uut_vga_ctrl|Mux17~35 ;
wire \uut_vga_ctrl|Mux17~4 ;
wire \uut_vga_ctrl|Mux17~17 ;
wire \uut_vga_ctrl|Mux17~20 ;
wire \uut_vga_ctrl|Mux17~12 ;
wire \uut_vga_ctrl|Mux17~32 ;
wire \uut_vga_ctrl|Mux17~39 ;
wire \uut_vga_ctrl|Mux17~34 ;
wire \uut_vga_ctrl|Mux17~36 ;
wire \uut_vga_ctrl|Mux17~37_combout ;
wire \uut_vga_ctrl|Mux17~40_combout ;
wire \uut_vga_ctrl|Mux17~5 ;
wire \uut_vga_ctrl|Mux17~3 ;
wire \uut_vga_ctrl|Mux17~6_combout ;
wire \uut_vga_ctrl|Mux17~1 ;
wire \uut_vga_ctrl|Mux17~8 ;
wire \uut_vga_ctrl|Mux17~9_combout ;
wire \uut_vga_ctrl|Mux17~21 ;
wire \uut_vga_ctrl|Mux17~28 ;
wire \uut_vga_ctrl|Mux17~25 ;
wire \uut_vga_ctrl|Mux17~23 ;
wire \uut_vga_ctrl|Mux17~26_combout ;
wire \uut_vga_ctrl|Mux17~29_combout ;
wire \uut_vga_ctrl|Mux17~18 ;
wire \uut_vga_ctrl|Mux17~15 ;
wire \uut_vga_ctrl|Mux17~13 ;
wire \uut_vga_ctrl|Mux17~16_combout ;
wire \uut_vga_ctrl|Mux17~11 ;
wire \uut_vga_ctrl|Mux17~19_combout ;
wire \uut_vga_ctrl|Mux17~30_combout ;
wire \uut_vga_ctrl|Mux17~41_combout ;
wire \uut_vga_ctrl|always9~66_combout ;
wire \uut_vga_ctrl|vga_rgb~84_combout ;
wire \uut_vga_ctrl|always9~63_combout ;
wire \uut_vga_ctrl|always9~58_combout ;
wire \uut_vga_ctrl|always9~15_combout ;
wire \uut_vga_ctrl|vga_rgb~83_combout ;
wire \uut_vga_ctrl|Mux16~17 ;
wire \uut_vga_ctrl|Mux16~22 ;
wire \uut_vga_ctrl|Mux16~7 ;
wire \uut_vga_ctrl|Mux16~20 ;
wire \uut_vga_ctrl|Mux16~0 ;
wire \uut_vga_ctrl|Mux16~14 ;
wire \uut_vga_ctrl|Mux16~31 ;
wire \uut_vga_ctrl|Mux16~10 ;
wire \uut_vga_ctrl|Mux16~33 ;
wire \uut_vga_ctrl|Mux16~4 ;
wire \uut_vga_ctrl|Mux16~27 ;
wire \uut_vga_ctrl|Mux16~38 ;
wire \uut_vga_ctrl|Mux16~12 ;
wire \uut_vga_ctrl|Mux16~24 ;
wire \uut_vga_ctrl|Mux16~35 ;
wire \uut_vga_ctrl|Mux16~36 ;
wire \uut_vga_ctrl|Mux16~34 ;
wire \uut_vga_ctrl|Mux16~37_combout ;
wire \uut_vga_ctrl|Mux16~39 ;
wire \uut_vga_ctrl|Mux16~32 ;
wire \uut_vga_ctrl|Mux16~40_combout ;
wire \uut_vga_ctrl|Mux16~21 ;
wire \uut_vga_ctrl|Mux16~28 ;
wire \uut_vga_ctrl|Mux16~23 ;
wire \uut_vga_ctrl|Mux16~25 ;
wire \uut_vga_ctrl|Mux16~26_combout ;
wire \uut_vga_ctrl|Mux16~29_combout ;
wire \uut_vga_ctrl|Mux16~15 ;
wire \uut_vga_ctrl|Mux16~13 ;
wire \uut_vga_ctrl|Mux16~16_combout ;
wire \uut_vga_ctrl|Mux16~18 ;
wire \uut_vga_ctrl|Mux16~11 ;
wire \uut_vga_ctrl|Mux16~19_combout ;
wire \uut_vga_ctrl|Mux16~30_combout ;
wire \uut_vga_ctrl|Mux16~8 ;
wire \uut_vga_ctrl|Mux16~1 ;
wire \uut_vga_ctrl|Mux16~2 ;
wire \uut_vga_ctrl|Mux16~3 ;
wire \uut_vga_ctrl|Mux16~5 ;
wire \uut_vga_ctrl|Mux16~6_combout ;
wire \uut_vga_ctrl|Mux16~9_combout ;
wire \uut_vga_ctrl|Mux16~41_combout ;
wire \uut_vga_ctrl|always9~70_combout ;
wire \uut_vga_ctrl|vga_rgb~82_combout ;
wire \uut_vga_ctrl|vga_rgb~85_combout ;
wire \uut_vga_ctrl|Mux8~11 ;
wire \uut_vga_ctrl|Mux8~18 ;
wire \uut_vga_ctrl|Mux8~13 ;
wire \uut_vga_ctrl|Mux8~15 ;
wire \uut_vga_ctrl|Mux8~16_combout ;
wire \uut_vga_ctrl|Mux8~19_combout ;
wire \uut_vga_ctrl|Mux8~25 ;
wire \uut_vga_ctrl|Mux8~23 ;
wire \uut_vga_ctrl|Mux8~26_combout ;
wire \uut_vga_ctrl|Mux8~21 ;
wire \uut_vga_ctrl|Mux8~28 ;
wire \uut_vga_ctrl|Mux8~29_combout ;
wire \uut_vga_ctrl|Mux8~30_combout ;
wire \uut_vga_ctrl|Mux8~39 ;
wire \uut_vga_ctrl|Mux8~32 ;
wire \uut_vga_ctrl|Mux8~36 ;
wire \uut_vga_ctrl|Mux8~34 ;
wire \uut_vga_ctrl|Mux8~37_combout ;
wire \uut_vga_ctrl|Mux8~40_combout ;
wire \uut_vga_ctrl|Mux8~3 ;
wire \uut_vga_ctrl|Mux8~5 ;
wire \uut_vga_ctrl|Mux8~6_combout ;
wire \uut_vga_ctrl|Mux8~8 ;
wire \uut_vga_ctrl|Mux8~0 ;
wire \uut_vga_ctrl|Mux8~1 ;
wire \uut_vga_ctrl|Mux8~9_combout ;
wire \uut_vga_ctrl|Mux8~41_combout ;
wire \uut_vga_ctrl|always9~22_combout ;
wire \uut_vga_ctrl|always9~61_combout ;
wire \uut_vga_ctrl|vga_rgb~77_combout ;
wire \uut_vga_ctrl|always9~69_combout ;
wire \uut_vga_ctrl|always9~62_combout ;
wire \uut_vga_ctrl|vga_rgb~78_combout ;
wire \uut_vga_ctrl|Mux14~34 ;
wire \uut_vga_ctrl|Mux14~36 ;
wire \uut_vga_ctrl|Mux14~37_combout ;
wire \uut_vga_ctrl|Mux14~32 ;
wire \uut_vga_ctrl|Mux14~39 ;
wire \uut_vga_ctrl|Mux14~40_combout ;
wire \uut_vga_ctrl|Mux14~28 ;
wire \uut_vga_ctrl|Mux14~25 ;
wire \uut_vga_ctrl|Mux14~23 ;
wire \uut_vga_ctrl|Mux14~26_combout ;
wire \uut_vga_ctrl|Mux14~21 ;
wire \uut_vga_ctrl|Mux14~29_combout ;
wire \uut_vga_ctrl|Mux14~15 ;
wire \uut_vga_ctrl|Mux14~13 ;
wire \uut_vga_ctrl|Mux14~16_combout ;
wire \uut_vga_ctrl|Mux14~18 ;
wire \uut_vga_ctrl|Mux14~11 ;
wire \uut_vga_ctrl|Mux14~19_combout ;
wire \uut_vga_ctrl|Mux14~30_combout ;
wire \uut_vga_ctrl|Mux14~8 ;
wire \uut_vga_ctrl|Mux14~1 ;
wire \uut_vga_ctrl|Mux14~5 ;
wire \uut_vga_ctrl|Mux14~3 ;
wire \uut_vga_ctrl|Mux14~6_combout ;
wire \uut_vga_ctrl|Mux14~9_combout ;
wire \uut_vga_ctrl|Mux14~41_combout ;
wire \uut_vga_ctrl|always9~21_combout ;
wire \uut_vga_ctrl|vga_rgb~79_combout ;
wire \uut_vga_ctrl|always9~20_combout ;
wire \uut_vga_ctrl|vga_rgb~76_combout ;
wire \uut_vga_ctrl|vga_rgb~80_combout ;
wire \uut_vga_ctrl|vga_rgb~89_combout ;
wire \uut_vga_ctrl|dis_prd_value~0_combout ;
wire \uut_vga_ctrl|dis_prd_value~1_combout ;
wire \uut_vga_ctrl|dis_prd_value~2_combout ;
wire \uut_vga_ctrl|dis_prd_value~3_combout ;
wire \uut_vga_ctrl|vga_rgb~90_combout ;
wire \uut_vga_ctrl|always8~17_combout ;
wire \uut_vga_ctrl|always8~16_combout ;
wire \uut_vga_ctrl|always8~18_combout ;
wire \uut_vga_ctrl|always8~15_combout ;
wire \uut_vga_ctrl|Equal2~18_combout ;
wire \uut_vga_ctrl|Add4~24_combout ;
wire \uut_vga_ctrl|WideNor1~2_combout ;
wire \uut_vga_ctrl|WideNor1~3_combout ;
wire \uut_vga_ctrl|WideNor1~0_combout ;
wire \uut_vga_ctrl|WideNor1~1_combout ;
wire \uut_vga_ctrl|WideNor1~4_combout ;
wire \uut_vga_ctrl|Equal2~48_combout ;
wire \uut_vga_ctrl|WideNor0~0_combout ;
wire \uut_vga_ctrl|WideNor0~1_combout ;
wire \uut_vga_ctrl|char_addr[0]~228_combout ;
wire \uut_vga_ctrl|dis_topic~8_combout ;
wire \uut_vga_ctrl|Equal2~21_combout ;
wire \uut_vga_ctrl|Equal2~20_combout ;
wire \uut_vga_ctrl|Equal2~22_combout ;
wire \uut_vga_ctrl|Selector7~0_combout ;
wire \uut_vga_ctrl|Equal2~19_combout ;
wire \uut_vga_ctrl|char_addr[0]~229_combout ;
wire \uut_vga_ctrl|char_addr[0]~230_combout ;
wire \uut_vga_ctrl|comb~103_combout ;
wire \uut_vga_ctrl|char_addr~233_combout ;
wire \uut_vga_ctrl|always7~17_combout ;
wire \uut_vga_ctrl|always7~18_combout ;
wire \uut_vga_ctrl|always7~19_combout ;
wire \uut_vga_ctrl|char_addr[0]~275_combout ;
wire \uut_vga_ctrl|char_addr[0]~234 ;
wire \uut_vga_ctrl|char_addr[0]~235_combout ;
wire \uut_vga_ctrl|Equal2~23_combout ;
wire \uut_vga_ctrl|char_addr[0]~236_combout ;
wire \uut_vga_ctrl|char_addr[0]~237_combout ;
wire \uut_vga_ctrl|char_addr[0]~232_combout ;
wire \uut_vga_ctrl|char_addr[0]~238_combout ;
wire \uut_vga_ctrl|Add4~25 ;
wire \uut_vga_ctrl|Add4~25COUT1_51 ;
wire \uut_vga_ctrl|Add4~26_combout ;
wire \uut_vga_ctrl|Add4~27 ;
wire \uut_vga_ctrl|Add4~27COUT1_53 ;
wire \uut_vga_ctrl|Add4~28_combout ;
wire \uut_vga_ctrl|WideOr3~0_combout ;
wire \uut_vga_ctrl|LessThan21~0_combout ;
wire \uut_vga_ctrl|Add4~29 ;
wire \uut_vga_ctrl|Add4~29COUT1_55 ;
wire \uut_vga_ctrl|Add4~30_combout ;
wire \uut_vga_ctrl|Equal2~24_combout ;
wire \uut_vga_ctrl|Equal2~25_combout ;
wire \uut_vga_ctrl|Selector5~0_combout ;
wire \uut_vga_ctrl|WideOr15~1_combout ;
wire \uut_vga_ctrl|WideOr15~0_combout ;
wire \uut_vga_ctrl|Selector5~1_combout ;
wire \uut_vga_ctrl|Selector5~2_combout ;
wire \uut_vga_ctrl|Equal2~26_combout ;
wire \uut_vga_ctrl|Selector5~3_combout ;
wire \uut_vga_ctrl|Equal2~27_combout ;
wire \uut_vga_ctrl|Selector5~4_combout ;
wire \uut_vga_ctrl|char_addr~248_combout ;
wire \uut_vga_ctrl|char_addr[0]~227_combout ;
wire \uut_vga_ctrl|char_addr~276_combout ;
wire \uut_vga_ctrl|comb~104_combout ;
wire \uut_vga_ctrl|char_addr~243_combout ;
wire \uut_vga_ctrl|comb~106_combout ;
wire \uut_vga_ctrl|char_addr~244_combout ;
wire \uut_vga_ctrl|char_addr~245_combout ;
wire \uut_vga_ctrl|char_addr~246_combout ;
wire \uut_vga_ctrl|char_addr~247_combout ;
wire \uut_vga_ctrl|char_addr~242_combout ;
wire \uut_vga_ctrl|char_addr~249_combout ;
wire \uut_vga_ctrl|Equal2~34_combout ;
wire \uut_vga_ctrl|Equal2~33_combout ;
wire \uut_vga_ctrl|Equal2~35_combout ;
wire \uut_vga_ctrl|Equal2~32_combout ;
wire \uut_vga_ctrl|Selector9~0_combout ;
wire \uut_vga_ctrl|Equal2~36_combout ;
wire \uut_vga_ctrl|Equal2~37_combout ;
wire \uut_vga_ctrl|Equal2~29_combout ;
wire \uut_vga_ctrl|Selector8~0_combout ;
wire \uut_vga_ctrl|Equal2~30_combout ;
wire \uut_vga_ctrl|Equal2~11_combout ;
wire \uut_vga_ctrl|Equal2~31_combout ;
wire \uut_vga_ctrl|Selector6~0_combout ;
wire \uut_vga_ctrl|Selector8~1_combout ;
wire \uut_vga_ctrl|Equal2~28_combout ;
wire \uut_vga_ctrl|Selector11~2_combout ;
wire \uut_vga_ctrl|Equal2~38_combout ;
wire \uut_vga_ctrl|Selector11~3_combout ;
wire \uut_vga_ctrl|char_addr~241_combout ;
wire \uut_vga_ctrl|Selector4~0_combout ;
wire \uut_vga_ctrl|Equal56~0_combout ;
wire \uut_vga_ctrl|Selector3~0_combout ;
wire \uut_vga_ctrl|Selector4~1_combout ;
wire \uut_vga_ctrl|WideOr2~0_combout ;
wire \uut_vga_ctrl|Selector4~3_combout ;
wire \uut_vga_ctrl|WideOr12~0_combout ;
wire \uut_vga_ctrl|WideOr12~1_combout ;
wire \uut_vga_ctrl|Selector4~2_combout ;
wire \uut_vga_ctrl|Selector4~4_combout ;
wire \uut_vga_ctrl|Add4~31 ;
wire \uut_vga_ctrl|Add4~31COUT1_57 ;
wire \uut_vga_ctrl|Add4~32_combout ;
wire \uut_vga_ctrl|Selector4~5_combout ;
wire \uut_vga_ctrl|char_addr~251_combout ;
wire \uut_vga_ctrl|char_addr~252_combout ;
wire \uut_vga_ctrl|char_addr~253_combout ;
wire \uut_vga_ctrl|char_addr~254_combout ;
wire \uut_vga_ctrl|char_addr~255_combout ;
wire \uut_vga_ctrl|char_addr~256_combout ;
wire \uut_vga_ctrl|Equal2~40_combout ;
wire \uut_vga_ctrl|Equal2~41_combout ;
wire \uut_vga_ctrl|Equal2~42_combout ;
wire \uut_vga_ctrl|Equal2~17_combout ;
wire \uut_vga_ctrl|Equal2~43_combout ;
wire \uut_vga_ctrl|Selector8~2_combout ;
wire \uut_vga_ctrl|Selector10~0_combout ;
wire \uut_vga_ctrl|Equal2~10_combout ;
wire \uut_vga_ctrl|Equal2~45_combout ;
wire \uut_vga_ctrl|Equal2~44_combout ;
wire \uut_vga_ctrl|Selector6~1_combout ;
wire \uut_vga_ctrl|Selector6~2_combout ;
wire \uut_vga_ctrl|Selector9~1_combout ;
wire \uut_vga_ctrl|Selector7~1_combout ;
wire \uut_vga_ctrl|Selector7~2_combout ;
wire \uut_vga_ctrl|char_addr~250_combout ;
wire \uut_vga_ctrl|Add4~33 ;
wire \uut_vga_ctrl|Add4~34_combout ;
wire \uut_vga_ctrl|WideOr1~0_combout ;
wire \uut_vga_ctrl|Selector3~1_combout ;
wire \uut_vga_ctrl|Selector3~2_combout ;
wire \uut_vga_ctrl|WideOr10~0_combout ;
wire \uut_vga_ctrl|WideOr10~1_combout ;
wire \uut_vga_ctrl|Selector3~3_combout ;
wire \uut_vga_ctrl|Selector3~4_combout ;
wire \uut_vga_ctrl|char_addr~258_combout ;
wire \uut_vga_ctrl|char_addr~259_combout ;
wire \uut_vga_ctrl|char_addr~260_combout ;
wire \uut_vga_ctrl|char_addr~261_combout ;
wire \uut_vga_ctrl|Selector9~2_combout ;
wire \uut_vga_ctrl|Equal2~39_combout ;
wire \uut_vga_ctrl|Selector9~3_combout ;
wire \uut_vga_ctrl|char_addr~257_combout ;
wire \uut_vga_ctrl|Selector7~3_combout ;
wire \uut_vga_ctrl|Selector8~4_combout ;
wire \uut_vga_ctrl|Add4~35 ;
wire \uut_vga_ctrl|Add4~35COUT1_59 ;
wire \uut_vga_ctrl|Add4~36_combout ;
wire \uut_vga_ctrl|Selector8~3_combout ;
wire \uut_vga_ctrl|char_addr~262_combout ;
wire \uut_vga_ctrl|char_addr~263_combout ;
wire \uut_vga_ctrl|char_addr~264_combout ;
wire \uut_vga_ctrl|char_addr~265_combout ;
wire \uut_vga_ctrl|char_addr~266_combout ;
wire \uut_vga_ctrl|WideOr0~0_combout ;
wire \uut_vga_ctrl|Selector2~2_combout ;
wire \uut_vga_ctrl|Selector2~0_combout ;
wire \uut_vga_ctrl|WideOr9~1_combout ;
wire \uut_vga_ctrl|WideOr9~0_combout ;
wire \uut_vga_ctrl|Selector2~1_combout ;
wire \uut_vga_ctrl|Selector2~3_combout ;
wire \uut_vga_ctrl|Selector7~8_combout ;
wire \uut_vga_ctrl|Selector7~9_combout ;
wire \uut_vga_ctrl|Add4~37 ;
wire \uut_vga_ctrl|Add4~37COUT1_61 ;
wire \uut_vga_ctrl|Add4~38_combout ;
wire \uut_vga_ctrl|Selector7~6_combout ;
wire \uut_vga_ctrl|Selector7~4_combout ;
wire \uut_vga_ctrl|Selector7~5_combout ;
wire \uut_vga_ctrl|Selector7~7_combout ;
wire \uut_vga_ctrl|Selector7~10_combout ;
wire \uut_vga_ctrl|char_addr~267_combout ;
wire \uut_vga_ctrl|char_addr~269_combout ;
wire \uut_vga_ctrl|char_addr~268_combout ;
wire \uut_vga_ctrl|char_addr~270_combout ;
wire \uut_vga_ctrl|WideOr6~1_combout ;
wire \uut_vga_ctrl|WideOr6~0_combout ;
wire \uut_vga_ctrl|Selector1~0_combout ;
wire \uut_vga_ctrl|Selector1~1_combout ;
wire \uut_vga_ctrl|Add4~39 ;
wire \uut_vga_ctrl|Add4~39COUT1_63 ;
wire \uut_vga_ctrl|Add4~40_combout ;
wire \uut_vga_ctrl|Selector6~3_combout ;
wire \uut_vga_ctrl|char_addr~271_combout ;
wire \uut_vga_ctrl|char_addr~272_combout ;
wire \uut_vga_ctrl|char_addr~273_combout ;
wire \uut_vga_ctrl|dis_sap_prd~3_combout ;
wire \uut_vga_ctrl|WideOr4~0_combout ;
wire \uut_vga_ctrl|Selector0~0_combout ;
wire \uut_vga_ctrl|Selector0~1_combout ;
wire \uut_vga_ctrl|Selector0~2_combout ;
wire \uut_vga_ctrl|always8~19_combout ;
wire \uut_vga_ctrl|Add5~0_combout ;
wire \uut_vga_ctrl|Mux1~4_combout ;
wire \uut_vga_ctrl|Mux1~5_combout ;
wire \uut_vga_ctrl|Mux1~2_combout ;
wire \uut_vga_ctrl|Mux1~3_combout ;
wire \uut_vga_ctrl|Mux1~6_combout ;
wire \uut_vga_ctrl|Mux1~7_combout ;
wire \uut_vga_ctrl|Mux1~8_combout ;
wire \uut_vga_ctrl|Mux1~0_combout ;
wire \uut_vga_ctrl|Mux1~1_combout ;
wire \uut_vga_ctrl|Mux1~9_combout ;
wire \uut_vga_ctrl|Mux3~11_combout ;
wire \uut_vga_ctrl|Mux3~10_combout ;
wire \uut_vga_ctrl|Mux3~12_combout ;
wire \uut_vga_ctrl|Mux3~0_combout ;
wire \uut_vga_ctrl|Mux3~1_combout ;
wire \uut_vga_ctrl|Mux3~2_combout ;
wire \uut_vga_ctrl|Add7~0_combout ;
wire \uut_vga_ctrl|Mux3~6_combout ;
wire \uut_vga_ctrl|Mux3~7_combout ;
wire \uut_vga_ctrl|Mux3~8_combout ;
wire \uut_vga_ctrl|Mux3~4_combout ;
wire \uut_vga_ctrl|Mux3~3_combout ;
wire \uut_vga_ctrl|Mux3~5_combout ;
wire \uut_vga_ctrl|Mux3~9_combout ;
wire \uut_vga_ctrl|Mux3~13_combout ;
wire \uut_vga_ctrl|Mux2~0_combout ;
wire \uut_vga_ctrl|Mux2~1_combout ;
wire \uut_vga_ctrl|Mux2~7_combout ;
wire \uut_vga_ctrl|Mux2~8_combout ;
wire \uut_vga_ctrl|Mux2~2_combout ;
wire \uut_vga_ctrl|Mux2~3_combout ;
wire \uut_vga_ctrl|Mux2~4_combout ;
wire \uut_vga_ctrl|Mux2~5_combout ;
wire \uut_vga_ctrl|Mux2~6_combout ;
wire \uut_vga_ctrl|Mux2~9_combout ;
wire \uut_vga_ctrl|vga_rgb~65_combout ;
wire \uut_vga_ctrl|vga_rgb~66_combout ;
wire \uut_vga_ctrl|Equal4~1_combout ;
wire \uut_vga_ctrl|LessThan1~2_combout ;
wire \uut_vga_ctrl|LessThan0~4_combout ;
wire \uut_vga_ctrl|coordinate~combout ;
wire \uut_vga_ctrl|Equal2~46_combout ;
wire \uut_vga_ctrl|Equal2~12_combout ;
wire \uut_vga_ctrl|Equal2~47_combout ;
wire \uut_vga_ctrl|topic_addr[0]~17 ;
wire \uut_vga_ctrl|topic_addr[0]~17COUT1_40 ;
wire \uut_vga_ctrl|topic_addr[1]~19 ;
wire \uut_vga_ctrl|topic_addr[1]~19COUT1_42 ;
wire \uut_vga_ctrl|topic_addr[2]~21 ;
wire \uut_vga_ctrl|topic_addr[2]~21COUT1_44 ;
wire \uut_vga_ctrl|topic_addr[3]~23 ;
wire \uut_vga_ctrl|topic_addr[3]~23COUT1_46 ;
wire \uut_vga_ctrl|topic_addr[4]~25 ;
wire \uut_vga_ctrl|topic_addr[5]~27 ;
wire \uut_vga_ctrl|topic_addr[5]~27COUT1_48 ;
wire \uut_vga_ctrl|topic_addr[6]~29 ;
wire \uut_vga_ctrl|topic_addr[6]~29COUT1_50 ;
wire \uut_vga_ctrl|Mux0~7_combout ;
wire \uut_vga_ctrl|Mux0~8_combout ;
wire \uut_vga_ctrl|Mux0~2_combout ;
wire \uut_vga_ctrl|Mux0~3_combout ;
wire \uut_vga_ctrl|Mux0~4_combout ;
wire \uut_vga_ctrl|Mux0~5_combout ;
wire \uut_vga_ctrl|Mux0~6_combout ;
wire \uut_vga_ctrl|Mux0~0_combout ;
wire \uut_vga_ctrl|Mux0~1_combout ;
wire \uut_vga_ctrl|Mux0~9_combout ;
wire \uut_vga_ctrl|Mux0~17_combout ;
wire \uut_vga_ctrl|Mux0~18_combout ;
wire \uut_vga_ctrl|Mux0~12_combout ;
wire \uut_vga_ctrl|Mux0~13_combout ;
wire \uut_vga_ctrl|Mux0~14_combout ;
wire \uut_vga_ctrl|Mux0~15_combout ;
wire \uut_vga_ctrl|Mux0~16_combout ;
wire \uut_vga_ctrl|Mux0~10_combout ;
wire \uut_vga_ctrl|Mux0~11_combout ;
wire \uut_vga_ctrl|Mux0~19_combout ;
wire \uut_vga_ctrl|Add6~0_combout ;
wire \uut_vga_ctrl|vga_rgb~67_combout ;
wire \uut_vga_ctrl|Equal4~4_combout ;
wire \uut_vga_ctrl|Equal4~3_combout ;
wire \uut_vga_ctrl|Equal4~2_combout ;
wire \uut_vga_ctrl|dis_tri_fig~0_combout ;
wire \uut_vga_ctrl|dis_tri_fig~1_combout ;
wire \uut_vga_ctrl|dis_tri_fig~4_combout ;
wire \uut_vga_ctrl|dis_tri_fig~2_combout ;
wire \uut_vga_ctrl|dis_tri_fig~3_combout ;
wire \uut_vga_ctrl|dis_tri_fig~5_combout ;
wire \uut_vga_ctrl|dis_tri_fig~6_combout ;
wire \uut_vga_ctrl|dis_rim~8_combout ;
wire \uut_vga_ctrl|LessThan2~0_combout ;
wire \uut_vga_ctrl|dis_rim~9_combout ;
wire \uut_vga_ctrl|dis_rim~12_combout ;
wire \uut_vga_ctrl|LessThan3~0_combout ;
wire \uut_vga_ctrl|dis_rim~7_combout ;
wire \uut_vga_ctrl|dis_rim~11_combout ;
wire \uut_vga_ctrl|comb~100_combout ;
wire \uut_vga_ctrl|comb~101_combout ;
wire \uut_vga_ctrl|dis_rim~10_combout ;
wire \uut_vga_ctrl|LessThan4~0_combout ;
wire \uut_vga_ctrl|dis_sap_fig~6_combout ;
wire \uut_vga_ctrl|dis_sap_fig~0_combout ;
wire \uut_vga_ctrl|dis_sap_fig~1_combout ;
wire \uut_vga_ctrl|dis_sap_fig~2_combout ;
wire \uut_vga_ctrl|comb~102_combout ;
wire \uut_vga_ctrl|dis_sap_fig~3_combout ;
wire \uut_vga_ctrl|dis_sap_fig~4_combout ;
wire \uut_vga_ctrl|dis_sap_fig~5_combout ;
wire \uut_vga_ctrl|dis_sap_fig~7_combout ;
wire \uut_vga_ctrl|vga_rgb~68_combout ;
wire \uut_vga_ctrl|vga_rgb~69_combout ;
wire \uut_vga_ctrl|valid_yr~2_combout ;
wire \uut_vga_ctrl|valid_yr~regout ;
wire \uut_vga_ctrl|always5~2_combout ;
wire \uut_vga_ctrl|always5~3_combout ;
wire \uut_vga_ctrl|valid_r~2_combout ;
wire \uut_vga_ctrl|valid_r~regout ;
wire \uut_vga_ctrl|vga_rgb~92_combout ;
wire \uut_vga_ctrl|vga_rgb~93_combout ;
wire \uut_vga_ctrl|vga_rgb~94_combout ;
wire \uut_vga_ctrl|vga_rgb~96_combout ;
wire [8:0] \uut_vga_ctrl|char_addr ;
wire [2:0] \uut_vga_ctrl|vga_rgb ;
wire [9:0] \uut_vga_ctrl|y_cnt ;
wire [20:0] \uut_sampling|delay ;
wire [1:0] \uut_sampling|key_valuer2 ;
wire [13:0] \uut_sampling|sapdiv_cnt ;
wire [63:0] \uut_sampling|sft_r0 ;
wire [63:0] \uut_sampling|sft_r2 ;
wire [63:0] \uut_sampling|sft_r4 ;
wire [63:0] \uut_sampling|sft_r6 ;
wire [63:0] \uut_sampling|sft_r8 ;
wire [63:0] \uut_sampling|sft_ra ;
wire [63:0] \uut_sampling|sft_rc ;
wire [63:0] \uut_sampling|sft_re ;
wire [15:0] \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a ;
wire [3:0] \uut_vga_ctrl|ch_bit ;
wire [7:0] \uut_vga_ctrl|topic_addr ;
wire [9:0] \uut_vga_ctrl|x_cnt ;
wire [5:0] \uut_sampling|cnt ;
wire [1:0] \uut_sampling|key_valuer1 ;
wire [3:0] \uut_sampling|sampling_rate ;
wire [63:0] \uut_sampling|sft_r1 ;
wire [63:0] \uut_sampling|sft_r3 ;
wire [63:0] \uut_sampling|sft_r5 ;
wire [63:0] \uut_sampling|sft_r7 ;
wire [63:0] \uut_sampling|sft_r9 ;
wire [63:0] \uut_sampling|sft_rb ;
wire [63:0] \uut_sampling|sft_rd ;
wire [63:0] \uut_sampling|sft_rf ;
wire [2:0] \sampling_mode~combout ;

wire [5:0] \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll_CLK_bus ;
wire [8:0] \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [6:0] \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [17:0] \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [13:0] \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;

assign \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0  = \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll_CLK_bus [0];
assign \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1  = \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll_CLK_bus [1];
assign \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk2  = \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll_CLK_bus [2];
assign \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll~CLK3  = \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll_CLK_bus [3];
assign \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll~CLK4  = \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll_CLK_bus [4];
assign \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll~CLK5  = \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll_CLK_bus [5];

assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [10] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [6] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [2] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [14] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [5] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [9] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [5];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [1] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [6];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [13] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [7];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [8] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [8];

assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [4] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [0] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [12] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [11] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [7] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [3] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [15] = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];

assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [27] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [30] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [31] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [2];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [26] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [3];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [17] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [4];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [20] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [5];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [21] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [6];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [16] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [7];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [19] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [8];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [22] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [9];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [23] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [10];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [18] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [11];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [25] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [12];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [28] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [13];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [29] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [14];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [24] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [15];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [2] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [16];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [1] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [17];

assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [3] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [0] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [13] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [14] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [15] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [12] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [5] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [6] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [7] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [4] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [10] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [9] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [11] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [8] = \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];

// atom is at PIN_144
cyclone_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_n~combout ),
	.regout(),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .input_async_reset = "none";
defparam \rst_n~I .input_power_up = "low";
defparam \rst_n~I .input_register_mode = "none";
defparam \rst_n~I .input_sync_reset = "none";
defparam \rst_n~I .oe_async_reset = "none";
defparam \rst_n~I .oe_power_up = "low";
defparam \rst_n~I .oe_register_mode = "none";
defparam \rst_n~I .oe_sync_reset = "none";
defparam \rst_n~I .operation_mode = "input";
defparam \rst_n~I .output_async_reset = "none";
defparam \rst_n~I .output_power_up = "low";
defparam \rst_n~I .output_register_mode = "none";
defparam \rst_n~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X5_Y10_N2
cyclone_lcell \uut_sys_ctrl|rst_r1 (
// Equation(s):
// \uut_sys_ctrl|rst_r1~regout  = DFFEAS(VCC, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sys_ctrl|rst_r1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sys_ctrl|rst_r1 .lut_mask = "ffff";
defparam \uut_sys_ctrl|rst_r1 .operation_mode = "normal";
defparam \uut_sys_ctrl|rst_r1 .output_mode = "reg_only";
defparam \uut_sys_ctrl|rst_r1 .register_cascade_mode = "off";
defparam \uut_sys_ctrl|rst_r1 .sum_lutc_input = "datac";
defparam \uut_sys_ctrl|rst_r1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y10_N4
cyclone_lcell \uut_sys_ctrl|rst_r2 (
// Equation(s):
// \uut_sys_ctrl|rst_r2~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \uut_sys_ctrl|rst_r1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sys_ctrl|rst_r1~regout ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sys_ctrl|rst_r2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sys_ctrl|rst_r2 .lut_mask = "0000";
defparam \uut_sys_ctrl|rst_r2 .operation_mode = "normal";
defparam \uut_sys_ctrl|rst_r2 .output_mode = "reg_only";
defparam \uut_sys_ctrl|rst_r2 .register_cascade_mode = "off";
defparam \uut_sys_ctrl|rst_r2 .sum_lutc_input = "datac";
defparam \uut_sys_ctrl|rst_r2 .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_16
cyclone_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PLL_1
cyclone_pll \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll (
	.fbin(vcc),
	.ena(vcc),
	.clkswitch(gnd),
	.areset(!\uut_sys_ctrl|rst_r2~regout ),
	.pfdena(vcc),
	.scanclk(gnd),
	.scanaclr(gnd),
	.scandata(gnd),
	.comparator(gnd),
	.inclk({gnd,\clk~combout }),
	.clkena(6'b111111),
	.extclkena(4'b1111),
	.activeclock(),
	.clkloss(),
	.locked(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_locked ),
	.scandataout(),
	.enable0(),
	.enable1(),
	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll_CLK_bus ),
	.extclk(),
	.clkbad());
// synopsys translate_off
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .bandwidth = 2591093;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .bandwidth_type = "auto";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .charge_pump_current = 40;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk0_counter = "g0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk0_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk0_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk0_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk0_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk0_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk1_counter = "g1";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk1_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk1_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk1_multiply_by = 4;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk1_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk1_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk2_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk2_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk2_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk2_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk2_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk3_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk3_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk3_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk3_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk3_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk4_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk4_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk4_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk4_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk4_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk5_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk5_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk5_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk5_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .clk5_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .down_spread = "0 %";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e0_mode = "bypass";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e0_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e0_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e1_mode = "bypass";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e1_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e1_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e2_mode = "bypass";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e2_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e2_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e3_mode = "bypass";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e3_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .e3_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .enable_switch_over_counter = "off";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk0_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk0_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk0_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk0_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk0_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk1_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk1_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk1_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk1_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk1_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk2_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk2_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk2_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk2_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk2_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk3_divide_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk3_duty_cycle = 50;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk3_multiply_by = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk3_phase_shift = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .extclk3_time_delay = "0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g0_high = 16;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g0_initial = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g0_low = 16;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g0_mode = "even";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g0_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g0_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g1_high = 4;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g1_initial = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g1_low = 4;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g1_mode = "even";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g1_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g1_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g2_mode = "bypass";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g2_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g2_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g3_mode = "bypass";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g3_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .g3_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .gate_lock_counter = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .gate_lock_signal = "no";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .inclk0_input_frequency = 40000;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .inclk1_input_frequency = 40000;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l0_high = 16;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l0_initial = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l0_low = 16;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l0_mode = "even";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l0_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l0_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l1_high = 4;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l1_initial = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l1_low = 4;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l1_mode = "even";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l1_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .l1_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .loop_filter_c = 10;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .loop_filter_r = "1.021000";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .m = 32;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .m2 = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .m_initial = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .m_ph = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .m_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .n = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .n2 = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .n_time_delay = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .operation_mode = "no_compensation";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .pfd_max = 66666;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .pfd_min = 5000;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .pll_compensation_delay = 1833;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .pll_type = "auto";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .primary_clock = "inclk0";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .qualify_conf_done = "off";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .simulation_type = "timing";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .skip_vco = "off";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .spread_frequency = 0;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .switch_over_counter = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .switch_over_on_gated_lock = "off";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .switch_over_on_lossclk = "off";
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .valid_lock_multiplier = 1;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .vco_center = 1250;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .vco_max = 2037;
defparam \uut_sys_ctrl|uut_PLL_ctrl|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// atom is at LC_X5_Y9_N2
cyclone_lcell \uut_sys_ctrl|sysrst_nr0 (
// Equation(s):
// \uut_sys_ctrl|sysrst_nr0~combout  = !\rst_n~combout  # !\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_locked 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_locked ),
	.datad(\rst_n~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sys_ctrl|sysrst_nr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sys_ctrl|sysrst_nr0 .lut_mask = "0fff";
defparam \uut_sys_ctrl|sysrst_nr0 .operation_mode = "normal";
defparam \uut_sys_ctrl|sysrst_nr0 .output_mode = "comb_only";
defparam \uut_sys_ctrl|sysrst_nr0 .register_cascade_mode = "off";
defparam \uut_sys_ctrl|sysrst_nr0 .sum_lutc_input = "datac";
defparam \uut_sys_ctrl|sysrst_nr0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y6_N2
cyclone_lcell \uut_sys_ctrl|sysrst_nr1 (
// Equation(s):
// \uut_sys_ctrl|sysrst_nr1~regout  = DFFEAS(VCC, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), !GLOBAL(\uut_sys_ctrl|sysrst_nr0~combout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\uut_sys_ctrl|sysrst_nr0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sys_ctrl|sysrst_nr1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sys_ctrl|sysrst_nr1 .lut_mask = "ffff";
defparam \uut_sys_ctrl|sysrst_nr1 .operation_mode = "normal";
defparam \uut_sys_ctrl|sysrst_nr1 .output_mode = "reg_only";
defparam \uut_sys_ctrl|sysrst_nr1 .register_cascade_mode = "off";
defparam \uut_sys_ctrl|sysrst_nr1 .sum_lutc_input = "datac";
defparam \uut_sys_ctrl|sysrst_nr1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y6_N4
cyclone_lcell \uut_sys_ctrl|sysrst_nr2 (
// Equation(s):
// \uut_sys_ctrl|sysrst_nr2~regout  = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), !GLOBAL(\uut_sys_ctrl|sysrst_nr0~combout ), , , \uut_sys_ctrl|sysrst_nr1~regout , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sys_ctrl|sysrst_nr1~regout ),
	.datad(vcc),
	.aclr(\uut_sys_ctrl|sysrst_nr0~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sys_ctrl|sysrst_nr2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sys_ctrl|sysrst_nr2 .lut_mask = "0000";
defparam \uut_sys_ctrl|sysrst_nr2 .operation_mode = "normal";
defparam \uut_sys_ctrl|sysrst_nr2 .output_mode = "reg_only";
defparam \uut_sys_ctrl|sysrst_nr2 .register_cascade_mode = "off";
defparam \uut_sys_ctrl|sysrst_nr2 .sum_lutc_input = "datac";
defparam \uut_sys_ctrl|sysrst_nr2 .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y2_N4
cyclone_lcell \uut_vga_ctrl|x_cnt[7] (
// Equation(s):
// \uut_vga_ctrl|Add2~3  = D1_x_cnt[7] $ (\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [5])
// \uut_vga_ctrl|x_cnt [7] = DFFEAS(\uut_vga_ctrl|Add2~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|Add0~33_combout , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|Add0~33_combout ),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add2~3 ),
	.regout(\uut_vga_ctrl|x_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[7] .lut_mask = "3cf0";
defparam \uut_vga_ctrl|x_cnt[7] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[7] .output_mode = "reg_and_comb";
defparam \uut_vga_ctrl|x_cnt[7] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[7] .sum_lutc_input = "qfbk";
defparam \uut_vga_ctrl|x_cnt[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y3_N5
cyclone_lcell \uut_vga_ctrl|Add0~37 (
// Equation(s):
// \uut_vga_ctrl|Add0~37_combout  = \uut_vga_ctrl|x_cnt [5] $ \uut_vga_ctrl|Add0~40 
// \uut_vga_ctrl|Add0~38  = CARRY(!\uut_vga_ctrl|Add0~40  # !\uut_vga_ctrl|x_cnt [5])
// \uut_vga_ctrl|Add0~38COUT1_65  = CARRY(!\uut_vga_ctrl|Add0~40  # !\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add0~40 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~37_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add0~38 ),
	.cout1(\uut_vga_ctrl|Add0~38COUT1_65 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~37 .cin_used = "true";
defparam \uut_vga_ctrl|Add0~37 .lut_mask = "3c3f";
defparam \uut_vga_ctrl|Add0~37 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~37 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y3_N6
cyclone_lcell \uut_vga_ctrl|Add0~43 (
// Equation(s):
// \uut_vga_ctrl|Add0~43_combout  = \uut_vga_ctrl|x_cnt [6] $ !(!\uut_vga_ctrl|Add0~40  & \uut_vga_ctrl|Add0~38 ) # (\uut_vga_ctrl|Add0~40  & \uut_vga_ctrl|Add0~38COUT1_65 )
// \uut_vga_ctrl|Add0~44  = CARRY(\uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|Add0~38 )
// \uut_vga_ctrl|Add0~44COUT1_67  = CARRY(\uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|Add0~38COUT1_65 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add0~40 ),
	.cin0(\uut_vga_ctrl|Add0~38 ),
	.cin1(\uut_vga_ctrl|Add0~38COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~43_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add0~44 ),
	.cout1(\uut_vga_ctrl|Add0~44COUT1_67 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~43 .cin0_used = "true";
defparam \uut_vga_ctrl|Add0~43 .cin1_used = "true";
defparam \uut_vga_ctrl|Add0~43 .cin_used = "true";
defparam \uut_vga_ctrl|Add0~43 .lut_mask = "c30c";
defparam \uut_vga_ctrl|Add0~43 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~43 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~43 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~43 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~43 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y3_N7
cyclone_lcell \uut_vga_ctrl|Add0~33 (
// Equation(s):
// \uut_vga_ctrl|Add0~33_combout  = \uut_vga_ctrl|x_cnt [7] $ ((!\uut_vga_ctrl|Add0~40  & \uut_vga_ctrl|Add0~44 ) # (\uut_vga_ctrl|Add0~40  & \uut_vga_ctrl|Add0~44COUT1_67 ))
// \uut_vga_ctrl|Add0~34  = CARRY(!\uut_vga_ctrl|Add0~44  # !\uut_vga_ctrl|x_cnt [7])
// \uut_vga_ctrl|Add0~34COUT1_69  = CARRY(!\uut_vga_ctrl|Add0~44COUT1_67  # !\uut_vga_ctrl|x_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add0~40 ),
	.cin0(\uut_vga_ctrl|Add0~44 ),
	.cin1(\uut_vga_ctrl|Add0~44COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~33_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add0~34 ),
	.cout1(\uut_vga_ctrl|Add0~34COUT1_69 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~33 .cin0_used = "true";
defparam \uut_vga_ctrl|Add0~33 .cin1_used = "true";
defparam \uut_vga_ctrl|Add0~33 .cin_used = "true";
defparam \uut_vga_ctrl|Add0~33 .lut_mask = "5a5f";
defparam \uut_vga_ctrl|Add0~33 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~33 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~33 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~33 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~33 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y10_N3
cyclone_lcell \uut_sampling|sapdiv_cnt[0] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [0] = DFFEAS(!\uut_sampling|sapdiv_cnt [0], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[0]~19  = CARRY(\uut_sampling|sapdiv_cnt [0])
// \uut_sampling|sapdiv_cnt[0]~19COUT1_54  = CARRY(\uut_sampling|sapdiv_cnt [0])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [0]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[0]~19 ),
	.cout1(\uut_sampling|sapdiv_cnt[0]~19COUT1_54 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[0] .lut_mask = "33cc";
defparam \uut_sampling|sapdiv_cnt[0] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[0] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[0] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[0] .sum_lutc_input = "datac";
defparam \uut_sampling|sapdiv_cnt[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y10_N4
cyclone_lcell \uut_sampling|sapdiv_cnt[1] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [1] = DFFEAS(\uut_sampling|sapdiv_cnt [1] $ \uut_sampling|sapdiv_cnt[0]~19 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[1]~21  = CARRY(!\uut_sampling|sapdiv_cnt[0]~19COUT1_54  # !\uut_sampling|sapdiv_cnt [1])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_sampling|sapdiv_cnt[0]~19 ),
	.cin1(\uut_sampling|sapdiv_cnt[0]~19COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [1]),
	.cout(\uut_sampling|sapdiv_cnt[1]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[1] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[1] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[1] .lut_mask = "3c3f";
defparam \uut_sampling|sapdiv_cnt[1] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[1] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[1] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[1] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y10_N5
cyclone_lcell \uut_sampling|sapdiv_cnt[2] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [2] = DFFEAS(\uut_sampling|sapdiv_cnt [2] $ !\uut_sampling|sapdiv_cnt[1]~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[2]~23  = CARRY(\uut_sampling|sapdiv_cnt [2] & !\uut_sampling|sapdiv_cnt[1]~21 )
// \uut_sampling|sapdiv_cnt[2]~23COUT1_56  = CARRY(\uut_sampling|sapdiv_cnt [2] & !\uut_sampling|sapdiv_cnt[1]~21 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[1]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [2]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[2]~23 ),
	.cout1(\uut_sampling|sapdiv_cnt[2]~23COUT1_56 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[2] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[2] .lut_mask = "c30c";
defparam \uut_sampling|sapdiv_cnt[2] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[2] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[2] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[2] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y10_N6
cyclone_lcell \uut_sampling|sapdiv_cnt[3] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [3] = DFFEAS(\uut_sampling|sapdiv_cnt [3] $ ((!\uut_sampling|sapdiv_cnt[1]~21  & \uut_sampling|sapdiv_cnt[2]~23 ) # (\uut_sampling|sapdiv_cnt[1]~21  & \uut_sampling|sapdiv_cnt[2]~23COUT1_56 )), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[3]~25  = CARRY(!\uut_sampling|sapdiv_cnt[2]~23  # !\uut_sampling|sapdiv_cnt [3])
// \uut_sampling|sapdiv_cnt[3]~25COUT1_58  = CARRY(!\uut_sampling|sapdiv_cnt[2]~23COUT1_56  # !\uut_sampling|sapdiv_cnt [3])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sapdiv_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[1]~21 ),
	.cin0(\uut_sampling|sapdiv_cnt[2]~23 ),
	.cin1(\uut_sampling|sapdiv_cnt[2]~23COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [3]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[3]~25 ),
	.cout1(\uut_sampling|sapdiv_cnt[3]~25COUT1_58 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[3] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[3] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[3] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[3] .lut_mask = "5a5f";
defparam \uut_sampling|sapdiv_cnt[3] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[3] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[3] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[3] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y10_N7
cyclone_lcell \uut_sampling|sapdiv_cnt[4] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [4] = DFFEAS(\uut_sampling|sapdiv_cnt [4] $ (!(!\uut_sampling|sapdiv_cnt[1]~21  & \uut_sampling|sapdiv_cnt[3]~25 ) # (\uut_sampling|sapdiv_cnt[1]~21  & \uut_sampling|sapdiv_cnt[3]~25COUT1_58 )), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[4]~27  = CARRY(\uut_sampling|sapdiv_cnt [4] & (!\uut_sampling|sapdiv_cnt[3]~25 ))
// \uut_sampling|sapdiv_cnt[4]~27COUT1_60  = CARRY(\uut_sampling|sapdiv_cnt [4] & (!\uut_sampling|sapdiv_cnt[3]~25COUT1_58 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sapdiv_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[1]~21 ),
	.cin0(\uut_sampling|sapdiv_cnt[3]~25 ),
	.cin1(\uut_sampling|sapdiv_cnt[3]~25COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [4]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[4]~27 ),
	.cout1(\uut_sampling|sapdiv_cnt[4]~27COUT1_60 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[4] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[4] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[4] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[4] .lut_mask = "a50a";
defparam \uut_sampling|sapdiv_cnt[4] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[4] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[4] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[4] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y10_N8
cyclone_lcell \uut_sampling|sapdiv_cnt[5] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [5] = DFFEAS(\uut_sampling|sapdiv_cnt [5] $ (!\uut_sampling|sapdiv_cnt[1]~21  & \uut_sampling|sapdiv_cnt[4]~27 ) # (\uut_sampling|sapdiv_cnt[1]~21  & \uut_sampling|sapdiv_cnt[4]~27COUT1_60 ), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[5]~29  = CARRY(!\uut_sampling|sapdiv_cnt[4]~27  # !\uut_sampling|sapdiv_cnt [5])
// \uut_sampling|sapdiv_cnt[5]~29COUT1_62  = CARRY(!\uut_sampling|sapdiv_cnt[4]~27COUT1_60  # !\uut_sampling|sapdiv_cnt [5])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[1]~21 ),
	.cin0(\uut_sampling|sapdiv_cnt[4]~27 ),
	.cin1(\uut_sampling|sapdiv_cnt[4]~27COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [5]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[5]~29 ),
	.cout1(\uut_sampling|sapdiv_cnt[5]~29COUT1_62 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[5] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[5] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[5] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[5] .lut_mask = "3c3f";
defparam \uut_sampling|sapdiv_cnt[5] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[5] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[5] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[5] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y10_N9
cyclone_lcell \uut_sampling|sapdiv_cnt[6] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [6] = DFFEAS(\uut_sampling|sapdiv_cnt [6] $ (!(!\uut_sampling|sapdiv_cnt[1]~21  & \uut_sampling|sapdiv_cnt[5]~29 ) # (\uut_sampling|sapdiv_cnt[1]~21  & \uut_sampling|sapdiv_cnt[5]~29COUT1_62 )), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[6]~31  = CARRY(\uut_sampling|sapdiv_cnt [6] & (!\uut_sampling|sapdiv_cnt[5]~29COUT1_62 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sapdiv_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[1]~21 ),
	.cin0(\uut_sampling|sapdiv_cnt[5]~29 ),
	.cin1(\uut_sampling|sapdiv_cnt[5]~29COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [6]),
	.cout(\uut_sampling|sapdiv_cnt[6]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[6] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[6] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[6] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[6] .lut_mask = "a50a";
defparam \uut_sampling|sapdiv_cnt[6] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[6] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[6] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[6] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y9_N0
cyclone_lcell \uut_sampling|sapdiv_cnt[7] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [7] = DFFEAS(\uut_sampling|sapdiv_cnt [7] $ \uut_sampling|sapdiv_cnt[6]~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[7]~33  = CARRY(!\uut_sampling|sapdiv_cnt[6]~31  # !\uut_sampling|sapdiv_cnt [7])
// \uut_sampling|sapdiv_cnt[7]~33COUT1_64  = CARRY(!\uut_sampling|sapdiv_cnt[6]~31  # !\uut_sampling|sapdiv_cnt [7])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[6]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [7]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[7]~33 ),
	.cout1(\uut_sampling|sapdiv_cnt[7]~33COUT1_64 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[7] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[7] .lut_mask = "3c3f";
defparam \uut_sampling|sapdiv_cnt[7] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[7] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[7] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[7] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y9_N1
cyclone_lcell \uut_sampling|sapdiv_cnt[8] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [8] = DFFEAS(\uut_sampling|sapdiv_cnt [8] $ (!(!\uut_sampling|sapdiv_cnt[6]~31  & \uut_sampling|sapdiv_cnt[7]~33 ) # (\uut_sampling|sapdiv_cnt[6]~31  & \uut_sampling|sapdiv_cnt[7]~33COUT1_64 )), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[8]~35  = CARRY(\uut_sampling|sapdiv_cnt [8] & (!\uut_sampling|sapdiv_cnt[7]~33 ))
// \uut_sampling|sapdiv_cnt[8]~35COUT1_66  = CARRY(\uut_sampling|sapdiv_cnt [8] & (!\uut_sampling|sapdiv_cnt[7]~33COUT1_64 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sapdiv_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[6]~31 ),
	.cin0(\uut_sampling|sapdiv_cnt[7]~33 ),
	.cin1(\uut_sampling|sapdiv_cnt[7]~33COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [8]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[8]~35 ),
	.cout1(\uut_sampling|sapdiv_cnt[8]~35COUT1_66 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[8] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[8] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[8] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[8] .lut_mask = "a50a";
defparam \uut_sampling|sapdiv_cnt[8] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[8] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[8] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[8] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y9_N2
cyclone_lcell \uut_sampling|sapdiv_cnt[9] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [9] = DFFEAS(\uut_sampling|sapdiv_cnt [9] $ ((!\uut_sampling|sapdiv_cnt[6]~31  & \uut_sampling|sapdiv_cnt[8]~35 ) # (\uut_sampling|sapdiv_cnt[6]~31  & \uut_sampling|sapdiv_cnt[8]~35COUT1_66 )), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[9]~37  = CARRY(!\uut_sampling|sapdiv_cnt[8]~35  # !\uut_sampling|sapdiv_cnt [9])
// \uut_sampling|sapdiv_cnt[9]~37COUT1_68  = CARRY(!\uut_sampling|sapdiv_cnt[8]~35COUT1_66  # !\uut_sampling|sapdiv_cnt [9])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sapdiv_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[6]~31 ),
	.cin0(\uut_sampling|sapdiv_cnt[8]~35 ),
	.cin1(\uut_sampling|sapdiv_cnt[8]~35COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [9]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[9]~37 ),
	.cout1(\uut_sampling|sapdiv_cnt[9]~37COUT1_68 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[9] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[9] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[9] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[9] .lut_mask = "5a5f";
defparam \uut_sampling|sapdiv_cnt[9] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[9] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[9] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[9] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y9_N3
cyclone_lcell \uut_sampling|sapdiv_cnt[10] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [10] = DFFEAS(\uut_sampling|sapdiv_cnt [10] $ !(!\uut_sampling|sapdiv_cnt[6]~31  & \uut_sampling|sapdiv_cnt[9]~37 ) # (\uut_sampling|sapdiv_cnt[6]~31  & \uut_sampling|sapdiv_cnt[9]~37COUT1_68 ), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[10]~39  = CARRY(\uut_sampling|sapdiv_cnt [10] & !\uut_sampling|sapdiv_cnt[9]~37 )
// \uut_sampling|sapdiv_cnt[10]~39COUT1_70  = CARRY(\uut_sampling|sapdiv_cnt [10] & !\uut_sampling|sapdiv_cnt[9]~37COUT1_68 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[6]~31 ),
	.cin0(\uut_sampling|sapdiv_cnt[9]~37 ),
	.cin1(\uut_sampling|sapdiv_cnt[9]~37COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [10]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[10]~39 ),
	.cout1(\uut_sampling|sapdiv_cnt[10]~39COUT1_70 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[10] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[10] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[10] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[10] .lut_mask = "c30c";
defparam \uut_sampling|sapdiv_cnt[10] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[10] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[10] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[10] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y9_N4
cyclone_lcell \uut_sampling|sapdiv_cnt[11] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [11] = DFFEAS(\uut_sampling|sapdiv_cnt [11] $ (!\uut_sampling|sapdiv_cnt[6]~31  & \uut_sampling|sapdiv_cnt[10]~39 ) # (\uut_sampling|sapdiv_cnt[6]~31  & \uut_sampling|sapdiv_cnt[10]~39COUT1_70 ), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[11]~15  = CARRY(!\uut_sampling|sapdiv_cnt[10]~39COUT1_70  # !\uut_sampling|sapdiv_cnt [11])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[6]~31 ),
	.cin0(\uut_sampling|sapdiv_cnt[10]~39 ),
	.cin1(\uut_sampling|sapdiv_cnt[10]~39COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [11]),
	.cout(\uut_sampling|sapdiv_cnt[11]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[11] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[11] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[11] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[11] .lut_mask = "3c3f";
defparam \uut_sampling|sapdiv_cnt[11] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[11] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[11] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[11] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y9_N5
cyclone_lcell \uut_sampling|sapdiv_cnt[12] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [12] = DFFEAS(\uut_sampling|sapdiv_cnt [12] $ !\uut_sampling|sapdiv_cnt[11]~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )
// \uut_sampling|sapdiv_cnt[12]~17  = CARRY(\uut_sampling|sapdiv_cnt [12] & !\uut_sampling|sapdiv_cnt[11]~15 )
// \uut_sampling|sapdiv_cnt[12]~17COUT1_72  = CARRY(\uut_sampling|sapdiv_cnt [12] & !\uut_sampling|sapdiv_cnt[11]~15 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[11]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [12]),
	.cout(),
	.cout0(\uut_sampling|sapdiv_cnt[12]~17 ),
	.cout1(\uut_sampling|sapdiv_cnt[12]~17COUT1_72 ));
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[12] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[12] .lut_mask = "c30c";
defparam \uut_sampling|sapdiv_cnt[12] .operation_mode = "arithmetic";
defparam \uut_sampling|sapdiv_cnt[12] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[12] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[12] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y9_N6
cyclone_lcell \uut_sampling|sapdiv_cnt[13] (
// Equation(s):
// \uut_sampling|sapdiv_cnt [13] = DFFEAS((!\uut_sampling|sapdiv_cnt[11]~15  & \uut_sampling|sapdiv_cnt[12]~17 ) # (\uut_sampling|sapdiv_cnt[11]~15  & \uut_sampling|sapdiv_cnt[12]~17COUT1_72 ) $ \uut_sampling|sapdiv_cnt [13], 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_sampling|Equal2~7_combout , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sapdiv_cnt [13]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_sampling|Equal2~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|sapdiv_cnt[11]~15 ),
	.cin0(\uut_sampling|sapdiv_cnt[12]~17 ),
	.cin1(\uut_sampling|sapdiv_cnt[12]~17COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sapdiv_cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sapdiv_cnt[13] .cin0_used = "true";
defparam \uut_sampling|sapdiv_cnt[13] .cin1_used = "true";
defparam \uut_sampling|sapdiv_cnt[13] .cin_used = "true";
defparam \uut_sampling|sapdiv_cnt[13] .lut_mask = "0ff0";
defparam \uut_sampling|sapdiv_cnt[13] .operation_mode = "normal";
defparam \uut_sampling|sapdiv_cnt[13] .output_mode = "reg_only";
defparam \uut_sampling|sapdiv_cnt[13] .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_cnt[13] .sum_lutc_input = "cin";
defparam \uut_sampling|sapdiv_cnt[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y10_N3
cyclone_lcell \uut_sampling|delay[0] (
// Equation(s):
// \uut_sampling|delay [0] = DFFEAS(!\uut_sampling|delay [0], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|delay [0]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|delay[0] .lut_mask = "00ff";
defparam \uut_sampling|delay[0] .operation_mode = "normal";
defparam \uut_sampling|delay[0] .output_mode = "reg_only";
defparam \uut_sampling|delay[0] .register_cascade_mode = "off";
defparam \uut_sampling|delay[0] .sum_lutc_input = "datac";
defparam \uut_sampling|delay[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N0
cyclone_lcell \uut_sampling|delay[1] (
// Equation(s):
// \uut_sampling|delay [1] = DFFEAS(\uut_sampling|delay [0] $ \uut_sampling|delay [1], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[1]~1  = CARRY(\uut_sampling|delay [0] & \uut_sampling|delay [1])
// \uut_sampling|delay[1]~1COUT1_59  = CARRY(\uut_sampling|delay [0] & \uut_sampling|delay [1])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [0]),
	.datab(\uut_sampling|delay [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [1]),
	.cout(),
	.cout0(\uut_sampling|delay[1]~1 ),
	.cout1(\uut_sampling|delay[1]~1COUT1_59 ));
// synopsys translate_off
defparam \uut_sampling|delay[1] .lut_mask = "6688";
defparam \uut_sampling|delay[1] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[1] .output_mode = "reg_only";
defparam \uut_sampling|delay[1] .register_cascade_mode = "off";
defparam \uut_sampling|delay[1] .sum_lutc_input = "datac";
defparam \uut_sampling|delay[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N1
cyclone_lcell \uut_sampling|delay[2] (
// Equation(s):
// \uut_sampling|delay [2] = DFFEAS(\uut_sampling|delay [2] $ (\uut_sampling|delay[1]~1 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[2]~3  = CARRY(!\uut_sampling|delay[1]~1  # !\uut_sampling|delay [2])
// \uut_sampling|delay[2]~3COUT1_61  = CARRY(!\uut_sampling|delay[1]~1COUT1_59  # !\uut_sampling|delay [2])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_sampling|delay[1]~1 ),
	.cin1(\uut_sampling|delay[1]~1COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [2]),
	.cout(),
	.cout0(\uut_sampling|delay[2]~3 ),
	.cout1(\uut_sampling|delay[2]~3COUT1_61 ));
// synopsys translate_off
defparam \uut_sampling|delay[2] .cin0_used = "true";
defparam \uut_sampling|delay[2] .cin1_used = "true";
defparam \uut_sampling|delay[2] .lut_mask = "5a5f";
defparam \uut_sampling|delay[2] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[2] .output_mode = "reg_only";
defparam \uut_sampling|delay[2] .register_cascade_mode = "off";
defparam \uut_sampling|delay[2] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N2
cyclone_lcell \uut_sampling|delay[3] (
// Equation(s):
// \uut_sampling|delay [3] = DFFEAS(\uut_sampling|delay [3] $ (!\uut_sampling|delay[2]~3 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[3]~5  = CARRY(\uut_sampling|delay [3] & (!\uut_sampling|delay[2]~3 ))
// \uut_sampling|delay[3]~5COUT1_63  = CARRY(\uut_sampling|delay [3] & (!\uut_sampling|delay[2]~3COUT1_61 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_sampling|delay[2]~3 ),
	.cin1(\uut_sampling|delay[2]~3COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [3]),
	.cout(),
	.cout0(\uut_sampling|delay[3]~5 ),
	.cout1(\uut_sampling|delay[3]~5COUT1_63 ));
// synopsys translate_off
defparam \uut_sampling|delay[3] .cin0_used = "true";
defparam \uut_sampling|delay[3] .cin1_used = "true";
defparam \uut_sampling|delay[3] .lut_mask = "a50a";
defparam \uut_sampling|delay[3] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[3] .output_mode = "reg_only";
defparam \uut_sampling|delay[3] .register_cascade_mode = "off";
defparam \uut_sampling|delay[3] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[3] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N3
cyclone_lcell \uut_sampling|delay[4] (
// Equation(s):
// \uut_sampling|delay [4] = DFFEAS(\uut_sampling|delay [4] $ \uut_sampling|delay[3]~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[4]~7  = CARRY(!\uut_sampling|delay[3]~5  # !\uut_sampling|delay [4])
// \uut_sampling|delay[4]~7COUT1_65  = CARRY(!\uut_sampling|delay[3]~5COUT1_63  # !\uut_sampling|delay [4])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_sampling|delay[3]~5 ),
	.cin1(\uut_sampling|delay[3]~5COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [4]),
	.cout(),
	.cout0(\uut_sampling|delay[4]~7 ),
	.cout1(\uut_sampling|delay[4]~7COUT1_65 ));
// synopsys translate_off
defparam \uut_sampling|delay[4] .cin0_used = "true";
defparam \uut_sampling|delay[4] .cin1_used = "true";
defparam \uut_sampling|delay[4] .lut_mask = "3c3f";
defparam \uut_sampling|delay[4] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[4] .output_mode = "reg_only";
defparam \uut_sampling|delay[4] .register_cascade_mode = "off";
defparam \uut_sampling|delay[4] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N4
cyclone_lcell \uut_sampling|delay[5] (
// Equation(s):
// \uut_sampling|delay [5] = DFFEAS(\uut_sampling|delay [5] $ !\uut_sampling|delay[4]~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[5]~9  = CARRY(\uut_sampling|delay [5] & !\uut_sampling|delay[4]~7COUT1_65 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_sampling|delay[4]~7 ),
	.cin1(\uut_sampling|delay[4]~7COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [5]),
	.cout(\uut_sampling|delay[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|delay[5] .cin0_used = "true";
defparam \uut_sampling|delay[5] .cin1_used = "true";
defparam \uut_sampling|delay[5] .lut_mask = "c30c";
defparam \uut_sampling|delay[5] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[5] .output_mode = "reg_only";
defparam \uut_sampling|delay[5] .register_cascade_mode = "off";
defparam \uut_sampling|delay[5] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N5
cyclone_lcell \uut_sampling|delay[6] (
// Equation(s):
// \uut_sampling|delay [6] = DFFEAS(\uut_sampling|delay [6] $ \uut_sampling|delay[5]~9 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[6]~11  = CARRY(!\uut_sampling|delay[5]~9  # !\uut_sampling|delay [6])
// \uut_sampling|delay[6]~11COUT1_67  = CARRY(!\uut_sampling|delay[5]~9  # !\uut_sampling|delay [6])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [6]),
	.cout(),
	.cout0(\uut_sampling|delay[6]~11 ),
	.cout1(\uut_sampling|delay[6]~11COUT1_67 ));
// synopsys translate_off
defparam \uut_sampling|delay[6] .cin_used = "true";
defparam \uut_sampling|delay[6] .lut_mask = "3c3f";
defparam \uut_sampling|delay[6] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[6] .output_mode = "reg_only";
defparam \uut_sampling|delay[6] .register_cascade_mode = "off";
defparam \uut_sampling|delay[6] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[6] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N6
cyclone_lcell \uut_sampling|delay[7] (
// Equation(s):
// \uut_sampling|delay [7] = DFFEAS(\uut_sampling|delay [7] $ (!(!\uut_sampling|delay[5]~9  & \uut_sampling|delay[6]~11 ) # (\uut_sampling|delay[5]~9  & \uut_sampling|delay[6]~11COUT1_67 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[7]~13  = CARRY(\uut_sampling|delay [7] & (!\uut_sampling|delay[6]~11 ))
// \uut_sampling|delay[7]~13COUT1_69  = CARRY(\uut_sampling|delay [7] & (!\uut_sampling|delay[6]~11COUT1_67 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[5]~9 ),
	.cin0(\uut_sampling|delay[6]~11 ),
	.cin1(\uut_sampling|delay[6]~11COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [7]),
	.cout(),
	.cout0(\uut_sampling|delay[7]~13 ),
	.cout1(\uut_sampling|delay[7]~13COUT1_69 ));
// synopsys translate_off
defparam \uut_sampling|delay[7] .cin0_used = "true";
defparam \uut_sampling|delay[7] .cin1_used = "true";
defparam \uut_sampling|delay[7] .cin_used = "true";
defparam \uut_sampling|delay[7] .lut_mask = "a50a";
defparam \uut_sampling|delay[7] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[7] .output_mode = "reg_only";
defparam \uut_sampling|delay[7] .register_cascade_mode = "off";
defparam \uut_sampling|delay[7] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[7] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N7
cyclone_lcell \uut_sampling|delay[8] (
// Equation(s):
// \uut_sampling|delay [8] = DFFEAS(\uut_sampling|delay [8] $ ((!\uut_sampling|delay[5]~9  & \uut_sampling|delay[7]~13 ) # (\uut_sampling|delay[5]~9  & \uut_sampling|delay[7]~13COUT1_69 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[8]~15  = CARRY(!\uut_sampling|delay[7]~13  # !\uut_sampling|delay [8])
// \uut_sampling|delay[8]~15COUT1_71  = CARRY(!\uut_sampling|delay[7]~13COUT1_69  # !\uut_sampling|delay [8])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[5]~9 ),
	.cin0(\uut_sampling|delay[7]~13 ),
	.cin1(\uut_sampling|delay[7]~13COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [8]),
	.cout(),
	.cout0(\uut_sampling|delay[8]~15 ),
	.cout1(\uut_sampling|delay[8]~15COUT1_71 ));
// synopsys translate_off
defparam \uut_sampling|delay[8] .cin0_used = "true";
defparam \uut_sampling|delay[8] .cin1_used = "true";
defparam \uut_sampling|delay[8] .cin_used = "true";
defparam \uut_sampling|delay[8] .lut_mask = "5a5f";
defparam \uut_sampling|delay[8] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[8] .output_mode = "reg_only";
defparam \uut_sampling|delay[8] .register_cascade_mode = "off";
defparam \uut_sampling|delay[8] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[8] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N8
cyclone_lcell \uut_sampling|delay[9] (
// Equation(s):
// \uut_sampling|delay [9] = DFFEAS(\uut_sampling|delay [9] $ !(!\uut_sampling|delay[5]~9  & \uut_sampling|delay[8]~15 ) # (\uut_sampling|delay[5]~9  & \uut_sampling|delay[8]~15COUT1_71 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[9]~17  = CARRY(\uut_sampling|delay [9] & !\uut_sampling|delay[8]~15 )
// \uut_sampling|delay[9]~17COUT1_73  = CARRY(\uut_sampling|delay [9] & !\uut_sampling|delay[8]~15COUT1_71 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[5]~9 ),
	.cin0(\uut_sampling|delay[8]~15 ),
	.cin1(\uut_sampling|delay[8]~15COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [9]),
	.cout(),
	.cout0(\uut_sampling|delay[9]~17 ),
	.cout1(\uut_sampling|delay[9]~17COUT1_73 ));
// synopsys translate_off
defparam \uut_sampling|delay[9] .cin0_used = "true";
defparam \uut_sampling|delay[9] .cin1_used = "true";
defparam \uut_sampling|delay[9] .cin_used = "true";
defparam \uut_sampling|delay[9] .lut_mask = "c30c";
defparam \uut_sampling|delay[9] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[9] .output_mode = "reg_only";
defparam \uut_sampling|delay[9] .register_cascade_mode = "off";
defparam \uut_sampling|delay[9] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[9] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y10_N9
cyclone_lcell \uut_sampling|delay[10] (
// Equation(s):
// \uut_sampling|delay [10] = DFFEAS(\uut_sampling|delay [10] $ ((!\uut_sampling|delay[5]~9  & \uut_sampling|delay[9]~17 ) # (\uut_sampling|delay[5]~9  & \uut_sampling|delay[9]~17COUT1_73 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[10]~19  = CARRY(!\uut_sampling|delay[9]~17COUT1_73  # !\uut_sampling|delay [10])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[5]~9 ),
	.cin0(\uut_sampling|delay[9]~17 ),
	.cin1(\uut_sampling|delay[9]~17COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [10]),
	.cout(\uut_sampling|delay[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|delay[10] .cin0_used = "true";
defparam \uut_sampling|delay[10] .cin1_used = "true";
defparam \uut_sampling|delay[10] .cin_used = "true";
defparam \uut_sampling|delay[10] .lut_mask = "5a5f";
defparam \uut_sampling|delay[10] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[10] .output_mode = "reg_only";
defparam \uut_sampling|delay[10] .register_cascade_mode = "off";
defparam \uut_sampling|delay[10] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[10] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N0
cyclone_lcell \uut_sampling|delay[11] (
// Equation(s):
// \uut_sampling|delay [11] = DFFEAS(\uut_sampling|delay [11] $ !\uut_sampling|delay[10]~19 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[11]~21  = CARRY(\uut_sampling|delay [11] & !\uut_sampling|delay[10]~19 )
// \uut_sampling|delay[11]~21COUT1_75  = CARRY(\uut_sampling|delay [11] & !\uut_sampling|delay[10]~19 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [11]),
	.cout(),
	.cout0(\uut_sampling|delay[11]~21 ),
	.cout1(\uut_sampling|delay[11]~21COUT1_75 ));
// synopsys translate_off
defparam \uut_sampling|delay[11] .cin_used = "true";
defparam \uut_sampling|delay[11] .lut_mask = "c30c";
defparam \uut_sampling|delay[11] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[11] .output_mode = "reg_only";
defparam \uut_sampling|delay[11] .register_cascade_mode = "off";
defparam \uut_sampling|delay[11] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[11] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N1
cyclone_lcell \uut_sampling|delay[12] (
// Equation(s):
// \uut_sampling|delay [12] = DFFEAS(\uut_sampling|delay [12] $ ((!\uut_sampling|delay[10]~19  & \uut_sampling|delay[11]~21 ) # (\uut_sampling|delay[10]~19  & \uut_sampling|delay[11]~21COUT1_75 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[12]~23  = CARRY(!\uut_sampling|delay[11]~21  # !\uut_sampling|delay [12])
// \uut_sampling|delay[12]~23COUT1_77  = CARRY(!\uut_sampling|delay[11]~21COUT1_75  # !\uut_sampling|delay [12])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[10]~19 ),
	.cin0(\uut_sampling|delay[11]~21 ),
	.cin1(\uut_sampling|delay[11]~21COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [12]),
	.cout(),
	.cout0(\uut_sampling|delay[12]~23 ),
	.cout1(\uut_sampling|delay[12]~23COUT1_77 ));
// synopsys translate_off
defparam \uut_sampling|delay[12] .cin0_used = "true";
defparam \uut_sampling|delay[12] .cin1_used = "true";
defparam \uut_sampling|delay[12] .cin_used = "true";
defparam \uut_sampling|delay[12] .lut_mask = "5a5f";
defparam \uut_sampling|delay[12] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[12] .output_mode = "reg_only";
defparam \uut_sampling|delay[12] .register_cascade_mode = "off";
defparam \uut_sampling|delay[12] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[12] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N2
cyclone_lcell \uut_sampling|delay[13] (
// Equation(s):
// \uut_sampling|delay [13] = DFFEAS(\uut_sampling|delay [13] $ (!(!\uut_sampling|delay[10]~19  & \uut_sampling|delay[12]~23 ) # (\uut_sampling|delay[10]~19  & \uut_sampling|delay[12]~23COUT1_77 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[13]~25  = CARRY(\uut_sampling|delay [13] & (!\uut_sampling|delay[12]~23 ))
// \uut_sampling|delay[13]~25COUT1_79  = CARRY(\uut_sampling|delay [13] & (!\uut_sampling|delay[12]~23COUT1_77 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[10]~19 ),
	.cin0(\uut_sampling|delay[12]~23 ),
	.cin1(\uut_sampling|delay[12]~23COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [13]),
	.cout(),
	.cout0(\uut_sampling|delay[13]~25 ),
	.cout1(\uut_sampling|delay[13]~25COUT1_79 ));
// synopsys translate_off
defparam \uut_sampling|delay[13] .cin0_used = "true";
defparam \uut_sampling|delay[13] .cin1_used = "true";
defparam \uut_sampling|delay[13] .cin_used = "true";
defparam \uut_sampling|delay[13] .lut_mask = "a50a";
defparam \uut_sampling|delay[13] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[13] .output_mode = "reg_only";
defparam \uut_sampling|delay[13] .register_cascade_mode = "off";
defparam \uut_sampling|delay[13] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[13] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N3
cyclone_lcell \uut_sampling|delay[14] (
// Equation(s):
// \uut_sampling|delay [14] = DFFEAS(\uut_sampling|delay [14] $ (!\uut_sampling|delay[10]~19  & \uut_sampling|delay[13]~25 ) # (\uut_sampling|delay[10]~19  & \uut_sampling|delay[13]~25COUT1_79 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[14]~27  = CARRY(!\uut_sampling|delay[13]~25  # !\uut_sampling|delay [14])
// \uut_sampling|delay[14]~27COUT1_81  = CARRY(!\uut_sampling|delay[13]~25COUT1_79  # !\uut_sampling|delay [14])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[10]~19 ),
	.cin0(\uut_sampling|delay[13]~25 ),
	.cin1(\uut_sampling|delay[13]~25COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [14]),
	.cout(),
	.cout0(\uut_sampling|delay[14]~27 ),
	.cout1(\uut_sampling|delay[14]~27COUT1_81 ));
// synopsys translate_off
defparam \uut_sampling|delay[14] .cin0_used = "true";
defparam \uut_sampling|delay[14] .cin1_used = "true";
defparam \uut_sampling|delay[14] .cin_used = "true";
defparam \uut_sampling|delay[14] .lut_mask = "3c3f";
defparam \uut_sampling|delay[14] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[14] .output_mode = "reg_only";
defparam \uut_sampling|delay[14] .register_cascade_mode = "off";
defparam \uut_sampling|delay[14] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[14] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N4
cyclone_lcell \uut_sampling|delay[15] (
// Equation(s):
// \uut_sampling|delay [15] = DFFEAS(\uut_sampling|delay [15] $ !(!\uut_sampling|delay[10]~19  & \uut_sampling|delay[14]~27 ) # (\uut_sampling|delay[10]~19  & \uut_sampling|delay[14]~27COUT1_81 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[15]~29  = CARRY(\uut_sampling|delay [15] & !\uut_sampling|delay[14]~27COUT1_81 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[10]~19 ),
	.cin0(\uut_sampling|delay[14]~27 ),
	.cin1(\uut_sampling|delay[14]~27COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [15]),
	.cout(\uut_sampling|delay[15]~29 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|delay[15] .cin0_used = "true";
defparam \uut_sampling|delay[15] .cin1_used = "true";
defparam \uut_sampling|delay[15] .cin_used = "true";
defparam \uut_sampling|delay[15] .lut_mask = "c30c";
defparam \uut_sampling|delay[15] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[15] .output_mode = "reg_only";
defparam \uut_sampling|delay[15] .register_cascade_mode = "off";
defparam \uut_sampling|delay[15] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N5
cyclone_lcell \uut_sampling|delay[16] (
// Equation(s):
// \uut_sampling|delay [16] = DFFEAS(\uut_sampling|delay [16] $ \uut_sampling|delay[15]~29 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[16]~31  = CARRY(!\uut_sampling|delay[15]~29  # !\uut_sampling|delay [16])
// \uut_sampling|delay[16]~31COUT1_83  = CARRY(!\uut_sampling|delay[15]~29  # !\uut_sampling|delay [16])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[15]~29 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [16]),
	.cout(),
	.cout0(\uut_sampling|delay[16]~31 ),
	.cout1(\uut_sampling|delay[16]~31COUT1_83 ));
// synopsys translate_off
defparam \uut_sampling|delay[16] .cin_used = "true";
defparam \uut_sampling|delay[16] .lut_mask = "3c3f";
defparam \uut_sampling|delay[16] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[16] .output_mode = "reg_only";
defparam \uut_sampling|delay[16] .register_cascade_mode = "off";
defparam \uut_sampling|delay[16] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[16] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N6
cyclone_lcell \uut_sampling|delay[17] (
// Equation(s):
// \uut_sampling|delay [17] = DFFEAS(\uut_sampling|delay [17] $ (!(!\uut_sampling|delay[15]~29  & \uut_sampling|delay[16]~31 ) # (\uut_sampling|delay[15]~29  & \uut_sampling|delay[16]~31COUT1_83 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[17]~33  = CARRY(\uut_sampling|delay [17] & (!\uut_sampling|delay[16]~31 ))
// \uut_sampling|delay[17]~33COUT1_85  = CARRY(\uut_sampling|delay [17] & (!\uut_sampling|delay[16]~31COUT1_83 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[15]~29 ),
	.cin0(\uut_sampling|delay[16]~31 ),
	.cin1(\uut_sampling|delay[16]~31COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [17]),
	.cout(),
	.cout0(\uut_sampling|delay[17]~33 ),
	.cout1(\uut_sampling|delay[17]~33COUT1_85 ));
// synopsys translate_off
defparam \uut_sampling|delay[17] .cin0_used = "true";
defparam \uut_sampling|delay[17] .cin1_used = "true";
defparam \uut_sampling|delay[17] .cin_used = "true";
defparam \uut_sampling|delay[17] .lut_mask = "a50a";
defparam \uut_sampling|delay[17] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[17] .output_mode = "reg_only";
defparam \uut_sampling|delay[17] .register_cascade_mode = "off";
defparam \uut_sampling|delay[17] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[17] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N7
cyclone_lcell \uut_sampling|delay[18] (
// Equation(s):
// \uut_sampling|delay [18] = DFFEAS(\uut_sampling|delay [18] $ ((!\uut_sampling|delay[15]~29  & \uut_sampling|delay[17]~33 ) # (\uut_sampling|delay[15]~29  & \uut_sampling|delay[17]~33COUT1_85 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[18]~35  = CARRY(!\uut_sampling|delay[17]~33  # !\uut_sampling|delay [18])
// \uut_sampling|delay[18]~35COUT1_87  = CARRY(!\uut_sampling|delay[17]~33COUT1_85  # !\uut_sampling|delay [18])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[15]~29 ),
	.cin0(\uut_sampling|delay[17]~33 ),
	.cin1(\uut_sampling|delay[17]~33COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [18]),
	.cout(),
	.cout0(\uut_sampling|delay[18]~35 ),
	.cout1(\uut_sampling|delay[18]~35COUT1_87 ));
// synopsys translate_off
defparam \uut_sampling|delay[18] .cin0_used = "true";
defparam \uut_sampling|delay[18] .cin1_used = "true";
defparam \uut_sampling|delay[18] .cin_used = "true";
defparam \uut_sampling|delay[18] .lut_mask = "5a5f";
defparam \uut_sampling|delay[18] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[18] .output_mode = "reg_only";
defparam \uut_sampling|delay[18] .register_cascade_mode = "off";
defparam \uut_sampling|delay[18] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[18] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N8
cyclone_lcell \uut_sampling|delay[19] (
// Equation(s):
// \uut_sampling|delay [19] = DFFEAS(\uut_sampling|delay [19] $ !(!\uut_sampling|delay[15]~29  & \uut_sampling|delay[18]~35 ) # (\uut_sampling|delay[15]~29  & \uut_sampling|delay[18]~35COUT1_87 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )
// \uut_sampling|delay[19]~37  = CARRY(\uut_sampling|delay [19] & !\uut_sampling|delay[18]~35 )
// \uut_sampling|delay[19]~37COUT1_89  = CARRY(\uut_sampling|delay [19] & !\uut_sampling|delay[18]~35COUT1_87 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|delay [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[15]~29 ),
	.cin0(\uut_sampling|delay[18]~35 ),
	.cin1(\uut_sampling|delay[18]~35COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [19]),
	.cout(),
	.cout0(\uut_sampling|delay[19]~37 ),
	.cout1(\uut_sampling|delay[19]~37COUT1_89 ));
// synopsys translate_off
defparam \uut_sampling|delay[19] .cin0_used = "true";
defparam \uut_sampling|delay[19] .cin1_used = "true";
defparam \uut_sampling|delay[19] .cin_used = "true";
defparam \uut_sampling|delay[19] .lut_mask = "c30c";
defparam \uut_sampling|delay[19] .operation_mode = "arithmetic";
defparam \uut_sampling|delay[19] .output_mode = "reg_only";
defparam \uut_sampling|delay[19] .register_cascade_mode = "off";
defparam \uut_sampling|delay[19] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[19] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y9_N7
cyclone_lcell \uut_sampling|Equal1~5 (
// Equation(s):
// \uut_sampling|Equal1~5_combout  = !\uut_sampling|delay [19] & !\uut_sampling|delay [16] & !\uut_sampling|delay [18] & !\uut_sampling|delay [17]

	.clk(gnd),
	.dataa(\uut_sampling|delay [19]),
	.datab(\uut_sampling|delay [16]),
	.datac(\uut_sampling|delay [18]),
	.datad(\uut_sampling|delay [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal1~5 .lut_mask = "0001";
defparam \uut_sampling|Equal1~5 .operation_mode = "normal";
defparam \uut_sampling|Equal1~5 .output_mode = "comb_only";
defparam \uut_sampling|Equal1~5 .register_cascade_mode = "off";
defparam \uut_sampling|Equal1~5 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal1~5 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_57
cyclone_io \add_key~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\add_key~combout ),
	.regout(),
	.padio(add_key));
// synopsys translate_off
defparam \add_key~I .input_async_reset = "none";
defparam \add_key~I .input_power_up = "low";
defparam \add_key~I .input_register_mode = "none";
defparam \add_key~I .input_sync_reset = "none";
defparam \add_key~I .oe_async_reset = "none";
defparam \add_key~I .oe_power_up = "low";
defparam \add_key~I .oe_register_mode = "none";
defparam \add_key~I .oe_sync_reset = "none";
defparam \add_key~I .operation_mode = "input";
defparam \add_key~I .output_async_reset = "none";
defparam \add_key~I .output_power_up = "low";
defparam \add_key~I .output_register_mode = "none";
defparam \add_key~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X19_Y10_N2
cyclone_lcell \uut_sampling|Equal0~1 (
// Equation(s):
// \uut_sampling|Equal0~1_combout  = \uut_sampling|delay [7] & \uut_sampling|delay [5] & \uut_sampling|delay [6] & \uut_sampling|delay [4]

	.clk(gnd),
	.dataa(\uut_sampling|delay [7]),
	.datab(\uut_sampling|delay [5]),
	.datac(\uut_sampling|delay [6]),
	.datad(\uut_sampling|delay [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal0~1 .lut_mask = "8000";
defparam \uut_sampling|Equal0~1 .operation_mode = "normal";
defparam \uut_sampling|Equal0~1 .output_mode = "comb_only";
defparam \uut_sampling|Equal0~1 .register_cascade_mode = "off";
defparam \uut_sampling|Equal0~1 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y10_N8
cyclone_lcell \uut_sampling|Equal0~3 (
// Equation(s):
// \uut_sampling|Equal0~3_combout  = \uut_sampling|delay [13] & \uut_sampling|delay [12] & \uut_sampling|delay [14] & \uut_sampling|delay [15]

	.clk(gnd),
	.dataa(\uut_sampling|delay [13]),
	.datab(\uut_sampling|delay [12]),
	.datac(\uut_sampling|delay [14]),
	.datad(\uut_sampling|delay [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal0~3 .lut_mask = "8000";
defparam \uut_sampling|Equal0~3 .operation_mode = "normal";
defparam \uut_sampling|Equal0~3 .output_mode = "comb_only";
defparam \uut_sampling|Equal0~3 .register_cascade_mode = "off";
defparam \uut_sampling|Equal0~3 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y7_N6
cyclone_lcell \uut_sampling|Equal0~2 (
// Equation(s):
// \uut_sampling|Equal0~2_combout  = \uut_sampling|delay [9] & \uut_sampling|delay [10] & \uut_sampling|delay [11] & \uut_sampling|delay [8]

	.clk(gnd),
	.dataa(\uut_sampling|delay [9]),
	.datab(\uut_sampling|delay [10]),
	.datac(\uut_sampling|delay [11]),
	.datad(\uut_sampling|delay [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal0~2 .lut_mask = "8000";
defparam \uut_sampling|Equal0~2 .operation_mode = "normal";
defparam \uut_sampling|Equal0~2 .output_mode = "comb_only";
defparam \uut_sampling|Equal0~2 .register_cascade_mode = "off";
defparam \uut_sampling|Equal0~2 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y10_N6
cyclone_lcell \uut_sampling|Equal0~0 (
// Equation(s):
// \uut_sampling|Equal0~0_combout  = \uut_sampling|delay [3] & \uut_sampling|delay [0] & \uut_sampling|delay [1] & \uut_sampling|delay [2]

	.clk(gnd),
	.dataa(\uut_sampling|delay [3]),
	.datab(\uut_sampling|delay [0]),
	.datac(\uut_sampling|delay [1]),
	.datad(\uut_sampling|delay [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal0~0 .lut_mask = "8000";
defparam \uut_sampling|Equal0~0 .operation_mode = "normal";
defparam \uut_sampling|Equal0~0 .output_mode = "comb_only";
defparam \uut_sampling|Equal0~0 .register_cascade_mode = "off";
defparam \uut_sampling|Equal0~0 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y10_N5
cyclone_lcell \uut_sampling|Equal0~4 (
// Equation(s):
// \uut_sampling|Equal0~4_combout  = \uut_sampling|Equal0~1_combout  & \uut_sampling|Equal0~3_combout  & \uut_sampling|Equal0~2_combout  & \uut_sampling|Equal0~0_combout 

	.clk(gnd),
	.dataa(\uut_sampling|Equal0~1_combout ),
	.datab(\uut_sampling|Equal0~3_combout ),
	.datac(\uut_sampling|Equal0~2_combout ),
	.datad(\uut_sampling|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal0~4 .lut_mask = "8000";
defparam \uut_sampling|Equal0~4 .operation_mode = "normal";
defparam \uut_sampling|Equal0~4 .output_mode = "comb_only";
defparam \uut_sampling|Equal0~4 .register_cascade_mode = "off";
defparam \uut_sampling|Equal0~4 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y9_N2
cyclone_lcell \uut_sampling|Equal0~5 (
// Equation(s):
// \uut_sampling|Equal0~5_combout  = \uut_sampling|delay [19] & \uut_sampling|delay [16] & \uut_sampling|delay [18] & \uut_sampling|delay [17]

	.clk(gnd),
	.dataa(\uut_sampling|delay [19]),
	.datab(\uut_sampling|delay [16]),
	.datac(\uut_sampling|delay [18]),
	.datad(\uut_sampling|delay [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal0~5 .lut_mask = "8000";
defparam \uut_sampling|Equal0~5 .operation_mode = "normal";
defparam \uut_sampling|Equal0~5 .output_mode = "comb_only";
defparam \uut_sampling|Equal0~5 .register_cascade_mode = "off";
defparam \uut_sampling|Equal0~5 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y9_N9
cyclone_lcell \uut_sampling|delay[20] (
// Equation(s):
// \uut_sampling|delay [20] = DFFEAS(\uut_sampling|delay [20] $ ((!\uut_sampling|delay[15]~29  & \uut_sampling|delay[19]~37 ) # (\uut_sampling|delay[15]~29  & \uut_sampling|delay[19]~37COUT1_89 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|delay [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|delay[15]~29 ),
	.cin0(\uut_sampling|delay[19]~37 ),
	.cin1(\uut_sampling|delay[19]~37COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|delay [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|delay[20] .cin0_used = "true";
defparam \uut_sampling|delay[20] .cin1_used = "true";
defparam \uut_sampling|delay[20] .cin_used = "true";
defparam \uut_sampling|delay[20] .lut_mask = "5a5a";
defparam \uut_sampling|delay[20] .operation_mode = "normal";
defparam \uut_sampling|delay[20] .output_mode = "reg_only";
defparam \uut_sampling|delay[20] .register_cascade_mode = "off";
defparam \uut_sampling|delay[20] .sum_lutc_input = "cin";
defparam \uut_sampling|delay[20] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y10_N1
cyclone_lcell \uut_sampling|Equal0~6 (
// Equation(s):
// \uut_sampling|Equal0~6_combout  = \uut_sampling|Equal0~4_combout  & \uut_sampling|Equal0~5_combout  & \uut_sampling|delay [20]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_sampling|Equal0~4_combout ),
	.datac(\uut_sampling|Equal0~5_combout ),
	.datad(\uut_sampling|delay [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal0~6 .lut_mask = "c000";
defparam \uut_sampling|Equal0~6 .operation_mode = "normal";
defparam \uut_sampling|Equal0~6 .output_mode = "comb_only";
defparam \uut_sampling|Equal0~6 .register_cascade_mode = "off";
defparam \uut_sampling|Equal0~6 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N9
cyclone_lcell \uut_sampling|key_valuer1[1] (
// Equation(s):
// \uut_sampling|key_valuer1 [1] = DFFEAS(!\add_key~combout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|Equal0~6_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\add_key~combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|key_valuer1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|key_valuer1[1] .lut_mask = "00ff";
defparam \uut_sampling|key_valuer1[1] .operation_mode = "normal";
defparam \uut_sampling|key_valuer1[1] .output_mode = "reg_only";
defparam \uut_sampling|key_valuer1[1] .register_cascade_mode = "off";
defparam \uut_sampling|key_valuer1[1] .sum_lutc_input = "datac";
defparam \uut_sampling|key_valuer1[1] .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_58
cyclone_io \dec_key~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dec_key~combout ),
	.regout(),
	.padio(dec_key));
// synopsys translate_off
defparam \dec_key~I .input_async_reset = "none";
defparam \dec_key~I .input_power_up = "low";
defparam \dec_key~I .input_register_mode = "none";
defparam \dec_key~I .input_sync_reset = "none";
defparam \dec_key~I .oe_async_reset = "none";
defparam \dec_key~I .oe_power_up = "low";
defparam \dec_key~I .oe_register_mode = "none";
defparam \dec_key~I .oe_sync_reset = "none";
defparam \dec_key~I .operation_mode = "input";
defparam \dec_key~I .output_async_reset = "none";
defparam \dec_key~I .output_power_up = "low";
defparam \dec_key~I .output_register_mode = "none";
defparam \dec_key~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X19_Y10_N7
cyclone_lcell \uut_sampling|key_valuer1[0] (
// Equation(s):
// \uut_sampling|key_valuer1 [0] = DFFEAS(!\dec_key~combout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|Equal0~6_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dec_key~combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|key_valuer1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|key_valuer1[0] .lut_mask = "00ff";
defparam \uut_sampling|key_valuer1[0] .operation_mode = "normal";
defparam \uut_sampling|key_valuer1[0] .output_mode = "reg_only";
defparam \uut_sampling|key_valuer1[0] .register_cascade_mode = "off";
defparam \uut_sampling|key_valuer1[0] .sum_lutc_input = "datac";
defparam \uut_sampling|key_valuer1[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y10_N9
cyclone_lcell \uut_sampling|Equal1~1 (
// Equation(s):
// \uut_sampling|Equal1~1_combout  = !\uut_sampling|delay [7] & !\uut_sampling|delay [5] & !\uut_sampling|delay [6] & !\uut_sampling|delay [4]

	.clk(gnd),
	.dataa(\uut_sampling|delay [7]),
	.datab(\uut_sampling|delay [5]),
	.datac(\uut_sampling|delay [6]),
	.datad(\uut_sampling|delay [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal1~1 .lut_mask = "0001";
defparam \uut_sampling|Equal1~1 .operation_mode = "normal";
defparam \uut_sampling|Equal1~1 .output_mode = "comb_only";
defparam \uut_sampling|Equal1~1 .register_cascade_mode = "off";
defparam \uut_sampling|Equal1~1 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y10_N4
cyclone_lcell \uut_sampling|Equal1~0 (
// Equation(s):
// \uut_sampling|Equal1~0_combout  = !\uut_sampling|delay [3] & \uut_sampling|delay [0] & !\uut_sampling|delay [1] & !\uut_sampling|delay [2]

	.clk(gnd),
	.dataa(\uut_sampling|delay [3]),
	.datab(\uut_sampling|delay [0]),
	.datac(\uut_sampling|delay [1]),
	.datad(\uut_sampling|delay [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal1~0 .lut_mask = "0004";
defparam \uut_sampling|Equal1~0 .operation_mode = "normal";
defparam \uut_sampling|Equal1~0 .output_mode = "comb_only";
defparam \uut_sampling|Equal1~0 .register_cascade_mode = "off";
defparam \uut_sampling|Equal1~0 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y9_N9
cyclone_lcell \uut_sampling|Equal1~3 (
// Equation(s):
// \uut_sampling|Equal1~3_combout  = !\uut_sampling|delay [14] & !\uut_sampling|delay [13] & !\uut_sampling|delay [12] & !\uut_sampling|delay [15]

	.clk(gnd),
	.dataa(\uut_sampling|delay [14]),
	.datab(\uut_sampling|delay [13]),
	.datac(\uut_sampling|delay [12]),
	.datad(\uut_sampling|delay [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal1~3 .lut_mask = "0001";
defparam \uut_sampling|Equal1~3 .operation_mode = "normal";
defparam \uut_sampling|Equal1~3 .output_mode = "comb_only";
defparam \uut_sampling|Equal1~3 .register_cascade_mode = "off";
defparam \uut_sampling|Equal1~3 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y7_N2
cyclone_lcell \uut_sampling|Equal1~2 (
// Equation(s):
// \uut_sampling|Equal1~2_combout  = !\uut_sampling|delay [9] & !\uut_sampling|delay [10] & !\uut_sampling|delay [11] & !\uut_sampling|delay [8]

	.clk(gnd),
	.dataa(\uut_sampling|delay [9]),
	.datab(\uut_sampling|delay [10]),
	.datac(\uut_sampling|delay [11]),
	.datad(\uut_sampling|delay [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal1~2 .lut_mask = "0001";
defparam \uut_sampling|Equal1~2 .operation_mode = "normal";
defparam \uut_sampling|Equal1~2 .output_mode = "comb_only";
defparam \uut_sampling|Equal1~2 .register_cascade_mode = "off";
defparam \uut_sampling|Equal1~2 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y9_N6
cyclone_lcell \uut_sampling|Equal1~4 (
// Equation(s):
// \uut_sampling|Equal1~4_combout  = \uut_sampling|Equal1~1_combout  & \uut_sampling|Equal1~0_combout  & \uut_sampling|Equal1~3_combout  & \uut_sampling|Equal1~2_combout 

	.clk(gnd),
	.dataa(\uut_sampling|Equal1~1_combout ),
	.datab(\uut_sampling|Equal1~0_combout ),
	.datac(\uut_sampling|Equal1~3_combout ),
	.datad(\uut_sampling|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal1~4 .lut_mask = "8000";
defparam \uut_sampling|Equal1~4 .operation_mode = "normal";
defparam \uut_sampling|Equal1~4 .output_mode = "comb_only";
defparam \uut_sampling|Equal1~4 .register_cascade_mode = "off";
defparam \uut_sampling|Equal1~4 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y9_N5
cyclone_lcell \uut_sampling|Equal1~6 (
// Equation(s):
// \uut_sampling|Equal1~6_combout  = \uut_sampling|Equal1~5_combout  & (!\uut_sampling|delay [20] & \uut_sampling|Equal1~4_combout )

	.clk(gnd),
	.dataa(\uut_sampling|Equal1~5_combout ),
	.datab(vcc),
	.datac(\uut_sampling|delay [20]),
	.datad(\uut_sampling|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal1~6 .lut_mask = "0a00";
defparam \uut_sampling|Equal1~6 .operation_mode = "normal";
defparam \uut_sampling|Equal1~6 .output_mode = "comb_only";
defparam \uut_sampling|Equal1~6 .register_cascade_mode = "off";
defparam \uut_sampling|Equal1~6 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal1~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N2
cyclone_lcell \uut_sampling|sampling_rate[0] (
// Equation(s):
// \uut_sampling|sampling_rate [0] = DFFEAS(\uut_sampling|sampling_rate [0] $ (\uut_sampling|Equal1~6_combout  & (\uut_sampling|always2~3  # !\uut_sampling|sampling_rate[3]~16 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sampling_rate[3]~16 ),
	.datab(\uut_sampling|sampling_rate [0]),
	.datac(\uut_sampling|always2~3 ),
	.datad(\uut_sampling|Equal1~6_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sampling_rate [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_rate[0] .lut_mask = "39cc";
defparam \uut_sampling|sampling_rate[0] .operation_mode = "normal";
defparam \uut_sampling|sampling_rate[0] .output_mode = "reg_only";
defparam \uut_sampling|sampling_rate[0] .register_cascade_mode = "off";
defparam \uut_sampling|sampling_rate[0] .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_rate[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y9_N0
cyclone_lcell \uut_sampling|sampling_rate[1]~21 (
// Equation(s):
// \uut_sampling|sampling_rate[1]~21COUT0_29  = CARRY(\uut_sampling|sampling_rate [0])
// \uut_sampling|sampling_rate[1]~21COUT1_30  = CARRY(\uut_sampling|sampling_rate [0])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_sampling|sampling_rate [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(),
	.cout(\uut_sampling|sampling_rate[1]~21_cout ),
	.cout0(\uut_sampling|sampling_rate[1]~21COUT0_29 ),
	.cout1(\uut_sampling|sampling_rate[1]~21COUT1_30 ));
// synopsys translate_off
defparam \uut_sampling|sampling_rate[1]~21 .lut_mask = "00cc";
defparam \uut_sampling|sampling_rate[1]~21 .operation_mode = "arithmetic";
defparam \uut_sampling|sampling_rate[1]~21 .output_mode = "none";
defparam \uut_sampling|sampling_rate[1]~21 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_rate[1]~21 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_rate[1]~21 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y9_N1
cyclone_lcell \uut_sampling|sampling_rate[1] (
// Equation(s):
// \uut_sampling|sampling_rate [1] = DFFEAS(\uut_sampling|sampling_rate [1] $ \uut_sampling|always2~4_combout  $ !\uut_sampling|sampling_rate[1]~21COUT0_29 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout 
// ), , \uut_sampling|sampling_rate[3]~17_combout , , , , )
// \uut_sampling|sampling_rate[1]~15  = CARRY(\uut_sampling|sampling_rate [1] & \uut_sampling|always2~4_combout  & !\uut_sampling|sampling_rate[1]~21COUT0_29  # !\uut_sampling|sampling_rate [1] & (\uut_sampling|always2~4_combout  # 
// !\uut_sampling|sampling_rate[1]~21COUT0_29 ))
// \uut_sampling|sampling_rate[1]~15COUT1_32  = CARRY(\uut_sampling|sampling_rate [1] & \uut_sampling|always2~4_combout  & !\uut_sampling|sampling_rate[1]~21COUT1_30  # !\uut_sampling|sampling_rate [1] & (\uut_sampling|always2~4_combout  # 
// !\uut_sampling|sampling_rate[1]~21COUT1_30 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sampling_rate [1]),
	.datab(\uut_sampling|always2~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_rate[3]~17_combout ),
	.cin(gnd),
	.cin0(\uut_sampling|sampling_rate[1]~21COUT0_29 ),
	.cin1(\uut_sampling|sampling_rate[1]~21COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sampling_rate [1]),
	.cout(),
	.cout0(\uut_sampling|sampling_rate[1]~15 ),
	.cout1(\uut_sampling|sampling_rate[1]~15COUT1_32 ));
// synopsys translate_off
defparam \uut_sampling|sampling_rate[1] .cin0_used = "true";
defparam \uut_sampling|sampling_rate[1] .cin1_used = "true";
defparam \uut_sampling|sampling_rate[1] .lut_mask = "694d";
defparam \uut_sampling|sampling_rate[1] .operation_mode = "arithmetic";
defparam \uut_sampling|sampling_rate[1] .output_mode = "reg_only";
defparam \uut_sampling|sampling_rate[1] .register_cascade_mode = "off";
defparam \uut_sampling|sampling_rate[1] .sum_lutc_input = "cin";
defparam \uut_sampling|sampling_rate[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N3
cyclone_lcell \uut_sampling|always2~2 (
// Equation(s):
// \uut_sampling|always2~2_combout  = !\uut_sampling|sampling_rate [0] & !\uut_sampling|sampling_rate [2] & !\uut_sampling|sampling_rate [1]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_sampling|sampling_rate [0]),
	.datac(\uut_sampling|sampling_rate [2]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|always2~2 .lut_mask = "0003";
defparam \uut_sampling|always2~2 .operation_mode = "normal";
defparam \uut_sampling|always2~2 .output_mode = "comb_only";
defparam \uut_sampling|always2~2 .register_cascade_mode = "off";
defparam \uut_sampling|always2~2 .sum_lutc_input = "datac";
defparam \uut_sampling|always2~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N1
cyclone_lcell \uut_sampling|key_valuer2[0] (
// Equation(s):
// \uut_sampling|sampling_rate[3]~16  = \uut_sampling|key_valuer1 [0] # !\uut_sampling|sampling_rate [3] & \uut_sampling|always2~2_combout  # !B1_key_valuer2[0]

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|key_valuer1 [0]),
	.datab(\uut_sampling|sampling_rate [3]),
	.datac(\uut_sampling|key_valuer1 [0]),
	.datad(\uut_sampling|always2~2_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_rate[3]~16 ),
	.regout(\uut_sampling|key_valuer2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|key_valuer2[0] .lut_mask = "bfaf";
defparam \uut_sampling|key_valuer2[0] .operation_mode = "normal";
defparam \uut_sampling|key_valuer2[0] .output_mode = "comb_only";
defparam \uut_sampling|key_valuer2[0] .register_cascade_mode = "off";
defparam \uut_sampling|key_valuer2[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|key_valuer2[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y9_N4
cyclone_lcell \uut_sampling|sampling_rate[3]~17 (
// Equation(s):
// \uut_sampling|sampling_rate[3]~17_combout  = \uut_sampling|Equal1~6_combout  & (\uut_sampling|always2~3  # !\uut_sampling|sampling_rate[3]~16 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_sampling|always2~3 ),
	.datac(\uut_sampling|sampling_rate[3]~16 ),
	.datad(\uut_sampling|Equal1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_rate[3]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_rate[3]~17 .lut_mask = "cf00";
defparam \uut_sampling|sampling_rate[3]~17 .operation_mode = "normal";
defparam \uut_sampling|sampling_rate[3]~17 .output_mode = "comb_only";
defparam \uut_sampling|sampling_rate[3]~17 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_rate[3]~17 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_rate[3]~17 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y9_N2
cyclone_lcell \uut_sampling|sampling_rate[2] (
// Equation(s):
// \uut_sampling|sampling_rate [2] = DFFEAS(\uut_sampling|sampling_rate [2] $ \uut_sampling|always2~4_combout  $ \uut_sampling|sampling_rate[1]~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , 
// \uut_sampling|sampling_rate[3]~17_combout , , , , )
// \uut_sampling|sampling_rate[2]~13  = CARRY(\uut_sampling|sampling_rate [2] & (!\uut_sampling|sampling_rate[1]~15  # !\uut_sampling|always2~4_combout ) # !\uut_sampling|sampling_rate [2] & !\uut_sampling|always2~4_combout  & 
// !\uut_sampling|sampling_rate[1]~15 )
// \uut_sampling|sampling_rate[2]~13COUT1_34  = CARRY(\uut_sampling|sampling_rate [2] & (!\uut_sampling|sampling_rate[1]~15COUT1_32  # !\uut_sampling|always2~4_combout ) # !\uut_sampling|sampling_rate [2] & !\uut_sampling|always2~4_combout  & 
// !\uut_sampling|sampling_rate[1]~15COUT1_32 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sampling_rate [2]),
	.datab(\uut_sampling|always2~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_rate[3]~17_combout ),
	.cin(gnd),
	.cin0(\uut_sampling|sampling_rate[1]~15 ),
	.cin1(\uut_sampling|sampling_rate[1]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sampling_rate [2]),
	.cout(),
	.cout0(\uut_sampling|sampling_rate[2]~13 ),
	.cout1(\uut_sampling|sampling_rate[2]~13COUT1_34 ));
// synopsys translate_off
defparam \uut_sampling|sampling_rate[2] .cin0_used = "true";
defparam \uut_sampling|sampling_rate[2] .cin1_used = "true";
defparam \uut_sampling|sampling_rate[2] .lut_mask = "962b";
defparam \uut_sampling|sampling_rate[2] .operation_mode = "arithmetic";
defparam \uut_sampling|sampling_rate[2] .output_mode = "reg_only";
defparam \uut_sampling|sampling_rate[2] .register_cascade_mode = "off";
defparam \uut_sampling|sampling_rate[2] .sum_lutc_input = "cin";
defparam \uut_sampling|sampling_rate[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y9_N3
cyclone_lcell \uut_sampling|sampling_rate[3] (
// Equation(s):
// \uut_sampling|sampling_rate [3] = DFFEAS(\uut_sampling|always2~4_combout  $ \uut_sampling|sampling_rate[2]~13  $ !\uut_sampling|sampling_rate [3], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , 
// \uut_sampling|sampling_rate[3]~17_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|always2~4_combout ),
	.datac(vcc),
	.datad(\uut_sampling|sampling_rate [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_rate[3]~17_combout ),
	.cin(gnd),
	.cin0(\uut_sampling|sampling_rate[2]~13 ),
	.cin1(\uut_sampling|sampling_rate[2]~13COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sampling_rate [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_rate[3] .cin0_used = "true";
defparam \uut_sampling|sampling_rate[3] .cin1_used = "true";
defparam \uut_sampling|sampling_rate[3] .lut_mask = "3cc3";
defparam \uut_sampling|sampling_rate[3] .operation_mode = "normal";
defparam \uut_sampling|sampling_rate[3] .output_mode = "reg_only";
defparam \uut_sampling|sampling_rate[3] .register_cascade_mode = "off";
defparam \uut_sampling|sampling_rate[3] .sum_lutc_input = "cin";
defparam \uut_sampling|sampling_rate[3] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N4
cyclone_lcell \uut_sampling|key_valuer2[1] (
// Equation(s):
// \uut_sampling|always2~3  = !\uut_sampling|key_valuer1 [1] & B1_key_valuer2[1] & (\uut_sampling|always2~2_combout  # !\uut_sampling|sampling_rate [3])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|key_valuer1 [1]),
	.datab(\uut_sampling|sampling_rate [3]),
	.datac(\uut_sampling|key_valuer1 [1]),
	.datad(\uut_sampling|always2~2_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|Equal0~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|always2~3 ),
	.regout(\uut_sampling|key_valuer2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|key_valuer2[1] .lut_mask = "5010";
defparam \uut_sampling|key_valuer2[1] .operation_mode = "normal";
defparam \uut_sampling|key_valuer2[1] .output_mode = "comb_only";
defparam \uut_sampling|key_valuer2[1] .register_cascade_mode = "off";
defparam \uut_sampling|key_valuer2[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|key_valuer2[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y9_N8
cyclone_lcell \uut_sampling|always2~4 (
// Equation(s):
// \uut_sampling|always2~4_combout  = \uut_sampling|Equal1~5_combout  & \uut_sampling|always2~3  & !\uut_sampling|delay [20] & \uut_sampling|Equal1~4_combout 

	.clk(gnd),
	.dataa(\uut_sampling|Equal1~5_combout ),
	.datab(\uut_sampling|always2~3 ),
	.datac(\uut_sampling|delay [20]),
	.datad(\uut_sampling|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|always2~4 .lut_mask = "0800";
defparam \uut_sampling|always2~4 .operation_mode = "normal";
defparam \uut_sampling|always2~4 .output_mode = "comb_only";
defparam \uut_sampling|always2~4 .register_cascade_mode = "off";
defparam \uut_sampling|always2~4 .sum_lutc_input = "datac";
defparam \uut_sampling|always2~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y7_N5
cyclone_lcell \uut_sampling|Decoder1~0 (
// Equation(s):
// \uut_sampling|Decoder1~0_combout  = !\uut_sampling|sampling_rate [2] & \uut_sampling|sampling_rate [3] & (!\uut_sampling|sampling_rate [1])

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [2]),
	.datab(\uut_sampling|sampling_rate [3]),
	.datac(vcc),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Decoder1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Decoder1~0 .lut_mask = "0044";
defparam \uut_sampling|Decoder1~0 .operation_mode = "normal";
defparam \uut_sampling|Decoder1~0 .output_mode = "comb_only";
defparam \uut_sampling|Decoder1~0 .register_cascade_mode = "off";
defparam \uut_sampling|Decoder1~0 .sum_lutc_input = "datac";
defparam \uut_sampling|Decoder1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y7_N6
cyclone_lcell \uut_sampling|Equal2~0 (
// Equation(s):
// \uut_sampling|Equal2~0_combout  = \uut_sampling|Decoder1~0_combout  & \uut_sampling|sapdiv_cnt [9] & (\uut_sampling|sapdiv_cnt [13] $ !\uut_sampling|sampling_rate [0]) # !\uut_sampling|Decoder1~0_combout  & !\uut_sampling|sapdiv_cnt [13] & 
// !\uut_sampling|sapdiv_cnt [9]

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_cnt [13]),
	.datab(\uut_sampling|Decoder1~0_combout ),
	.datac(\uut_sampling|sapdiv_cnt [9]),
	.datad(\uut_sampling|sampling_rate [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal2~0 .lut_mask = "8141";
defparam \uut_sampling|Equal2~0 .operation_mode = "normal";
defparam \uut_sampling|Equal2~0 .output_mode = "comb_only";
defparam \uut_sampling|Equal2~0 .register_cascade_mode = "off";
defparam \uut_sampling|Equal2~0 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y7_N2
cyclone_lcell \uut_vga_ctrl|Equal57~0 (
// Equation(s):
// \uut_vga_ctrl|Equal57~0_combout  = !\uut_sampling|sampling_rate [1] & \uut_sampling|sampling_rate [3] & \uut_sampling|sampling_rate [0] & !\uut_sampling|sampling_rate [2]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [1]),
	.datab(\uut_sampling|sampling_rate [3]),
	.datac(\uut_sampling|sampling_rate [0]),
	.datad(\uut_sampling|sampling_rate [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal57~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal57~0 .lut_mask = "0040";
defparam \uut_vga_ctrl|Equal57~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal57~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal57~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal57~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal57~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N5
cyclone_lcell \uut_sampling|WideOr2~0 (
// Equation(s):
// \uut_sampling|WideOr2~0_combout  = \uut_sampling|sampling_rate [2] & !\uut_sampling|sampling_rate [3] & (\uut_sampling|sampling_rate [0] # \uut_sampling|sampling_rate [1]) # !\uut_sampling|sampling_rate [2] & !\uut_sampling|sampling_rate [0] & 
// \uut_sampling|sampling_rate [3] & !\uut_sampling|sampling_rate [1]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [2]),
	.datab(\uut_sampling|sampling_rate [0]),
	.datac(\uut_sampling|sampling_rate [3]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|WideOr2~0 .lut_mask = "0a18";
defparam \uut_sampling|WideOr2~0 .operation_mode = "normal";
defparam \uut_sampling|WideOr2~0 .output_mode = "comb_only";
defparam \uut_sampling|WideOr2~0 .register_cascade_mode = "off";
defparam \uut_sampling|WideOr2~0 .sum_lutc_input = "datac";
defparam \uut_sampling|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N6
cyclone_lcell \uut_sampling|WideOr6~0 (
// Equation(s):
// \uut_sampling|WideOr6~0_combout  = \uut_sampling|sampling_rate [2] & (!\uut_sampling|sampling_rate [3]) # !\uut_sampling|sampling_rate [2] & (\uut_sampling|sampling_rate [3] & (!\uut_sampling|sampling_rate [1]) # !\uut_sampling|sampling_rate [3] & 
// (\uut_sampling|sampling_rate [0] # \uut_sampling|sampling_rate [1]))

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [2]),
	.datab(\uut_sampling|sampling_rate [0]),
	.datac(\uut_sampling|sampling_rate [3]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|WideOr6~0 .lut_mask = "0f5e";
defparam \uut_sampling|WideOr6~0 .operation_mode = "normal";
defparam \uut_sampling|WideOr6~0 .output_mode = "comb_only";
defparam \uut_sampling|WideOr6~0 .register_cascade_mode = "off";
defparam \uut_sampling|WideOr6~0 .sum_lutc_input = "datac";
defparam \uut_sampling|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N7
cyclone_lcell \uut_sampling|Equal2~3 (
// Equation(s):
// \uut_sampling|Equal2~3_combout  = \uut_sampling|sapdiv_cnt [0] & \uut_sampling|WideOr6~0_combout  & (\uut_sampling|WideOr2~0_combout  $ !\uut_sampling|sapdiv_cnt [6]) # !\uut_sampling|sapdiv_cnt [0] & !\uut_sampling|WideOr6~0_combout  & 
// (\uut_sampling|WideOr2~0_combout  $ !\uut_sampling|sapdiv_cnt [6])

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_cnt [0]),
	.datab(\uut_sampling|WideOr2~0_combout ),
	.datac(\uut_sampling|sapdiv_cnt [6]),
	.datad(\uut_sampling|WideOr6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal2~3 .lut_mask = "8241";
defparam \uut_sampling|Equal2~3 .operation_mode = "normal";
defparam \uut_sampling|Equal2~3 .output_mode = "comb_only";
defparam \uut_sampling|Equal2~3 .register_cascade_mode = "off";
defparam \uut_sampling|Equal2~3 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal2~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y9_N2
cyclone_lcell \uut_sampling|sampling_start~5 (
// Equation(s):
// \uut_sampling|sampling_start~5_combout  = !\uut_sampling|sapdiv_cnt [12] & !\uut_sampling|sapdiv_cnt [11]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sapdiv_cnt [12]),
	.datad(\uut_sampling|sapdiv_cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_start~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_start~5 .lut_mask = "000f";
defparam \uut_sampling|sampling_start~5 .operation_mode = "normal";
defparam \uut_sampling|sampling_start~5 .output_mode = "comb_only";
defparam \uut_sampling|sampling_start~5 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_start~5 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_start~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N9
cyclone_lcell \uut_sampling|WideOr5~0 (
// Equation(s):
// \uut_sampling|WideOr5~0_combout  = \uut_sampling|sampling_rate [3] & !\uut_sampling|sampling_rate [2] & (!\uut_sampling|sampling_rate [1]) # !\uut_sampling|sampling_rate [3] & (\uut_sampling|sampling_rate [0] & \uut_sampling|sampling_rate [2] # 
// !\uut_sampling|sampling_rate [0] & (\uut_sampling|sampling_rate [1]))

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [2]),
	.datac(\uut_sampling|sampling_rate [0]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|WideOr5~0 .lut_mask = "4562";
defparam \uut_sampling|WideOr5~0 .operation_mode = "normal";
defparam \uut_sampling|WideOr5~0 .output_mode = "comb_only";
defparam \uut_sampling|WideOr5~0 .register_cascade_mode = "off";
defparam \uut_sampling|WideOr5~0 .sum_lutc_input = "datac";
defparam \uut_sampling|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N1
cyclone_lcell \uut_sampling|sapdiv_max~2 (
// Equation(s):
// \uut_sampling|sapdiv_max~2_combout  = !\uut_sampling|sampling_rate [2] & \uut_sampling|sampling_rate [0] & (\uut_sampling|sampling_rate [3] $ \uut_sampling|sampling_rate [1])

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [2]),
	.datac(\uut_sampling|sampling_rate [0]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sapdiv_max~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sapdiv_max~2 .lut_mask = "1020";
defparam \uut_sampling|sapdiv_max~2 .operation_mode = "normal";
defparam \uut_sampling|sapdiv_max~2 .output_mode = "comb_only";
defparam \uut_sampling|sapdiv_max~2 .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_max~2 .sum_lutc_input = "datac";
defparam \uut_sampling|sapdiv_max~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N2
cyclone_lcell \uut_sampling|Equal2~1 (
// Equation(s):
// \uut_sampling|Equal2~1_combout  = \uut_sampling|sapdiv_cnt [1] & \uut_sampling|WideOr5~0_combout  & (\uut_sampling|sapdiv_cnt [3] $ !\uut_sampling|sapdiv_max~2_combout ) # !\uut_sampling|sapdiv_cnt [1] & !\uut_sampling|WideOr5~0_combout  & 
// (\uut_sampling|sapdiv_cnt [3] $ !\uut_sampling|sapdiv_max~2_combout )

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_cnt [1]),
	.datab(\uut_sampling|sapdiv_cnt [3]),
	.datac(\uut_sampling|WideOr5~0_combout ),
	.datad(\uut_sampling|sapdiv_max~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal2~1 .lut_mask = "8421";
defparam \uut_sampling|Equal2~1 .operation_mode = "normal";
defparam \uut_sampling|Equal2~1 .output_mode = "comb_only";
defparam \uut_sampling|Equal2~1 .register_cascade_mode = "off";
defparam \uut_sampling|Equal2~1 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y9_N7
cyclone_lcell \uut_sampling|WideOr3~0 (
// Equation(s):
// \uut_sampling|WideOr3~0_combout  = \uut_sampling|sampling_rate [0] & (!\uut_sampling|sampling_rate [3] & \uut_sampling|sampling_rate [2]) # !\uut_sampling|sampling_rate [0] & !\uut_sampling|sampling_rate [1] & (\uut_sampling|sampling_rate [3] $ 
// \uut_sampling|sampling_rate [2])

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [1]),
	.datab(\uut_sampling|sampling_rate [3]),
	.datac(\uut_sampling|sampling_rate [2]),
	.datad(\uut_sampling|sampling_rate [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|WideOr3~0 .lut_mask = "3014";
defparam \uut_sampling|WideOr3~0 .operation_mode = "normal";
defparam \uut_sampling|WideOr3~0 .output_mode = "comb_only";
defparam \uut_sampling|WideOr3~0 .register_cascade_mode = "off";
defparam \uut_sampling|WideOr3~0 .sum_lutc_input = "datac";
defparam \uut_sampling|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N0
cyclone_lcell \uut_sampling|Equal2~2 (
// Equation(s):
// \uut_sampling|Equal2~2_combout  = \uut_sampling|sampling_start~5_combout  & \uut_sampling|Equal2~1_combout  & (\uut_sampling|sapdiv_cnt [5] $ !\uut_sampling|WideOr3~0_combout )

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_cnt [5]),
	.datab(\uut_sampling|sampling_start~5_combout ),
	.datac(\uut_sampling|Equal2~1_combout ),
	.datad(\uut_sampling|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal2~2 .lut_mask = "8040";
defparam \uut_sampling|Equal2~2 .operation_mode = "normal";
defparam \uut_sampling|Equal2~2 .output_mode = "comb_only";
defparam \uut_sampling|Equal2~2 .register_cascade_mode = "off";
defparam \uut_sampling|Equal2~2 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N8
cyclone_lcell \uut_sampling|WideOr0~0 (
// Equation(s):
// \uut_sampling|WideOr0~0_combout  = \uut_sampling|sampling_rate [3] & !\uut_sampling|sampling_rate [2] & (!\uut_sampling|sampling_rate [1]) # !\uut_sampling|sampling_rate [3] & \uut_sampling|sampling_rate [2] & \uut_sampling|sampling_rate [0] & 
// \uut_sampling|sampling_rate [1]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [2]),
	.datac(\uut_sampling|sampling_rate [0]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|WideOr0~0 .lut_mask = "4022";
defparam \uut_sampling|WideOr0~0 .operation_mode = "normal";
defparam \uut_sampling|WideOr0~0 .output_mode = "comb_only";
defparam \uut_sampling|WideOr0~0 .register_cascade_mode = "off";
defparam \uut_sampling|WideOr0~0 .sum_lutc_input = "datac";
defparam \uut_sampling|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N8
cyclone_lcell \uut_sampling|WideOr4~0 (
// Equation(s):
// \uut_sampling|WideOr4~0_combout  = \uut_sampling|sampling_rate [2] & !\uut_sampling|sampling_rate [0] & !\uut_sampling|sampling_rate [3] & \uut_sampling|sampling_rate [1] # !\uut_sampling|sampling_rate [2] & (\uut_sampling|sampling_rate [3] & 
// !\uut_sampling|sampling_rate [1])

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [2]),
	.datab(\uut_sampling|sampling_rate [0]),
	.datac(\uut_sampling|sampling_rate [3]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|WideOr4~0 .lut_mask = "0250";
defparam \uut_sampling|WideOr4~0 .operation_mode = "normal";
defparam \uut_sampling|WideOr4~0 .output_mode = "comb_only";
defparam \uut_sampling|WideOr4~0 .register_cascade_mode = "off";
defparam \uut_sampling|WideOr4~0 .sum_lutc_input = "datac";
defparam \uut_sampling|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N7
cyclone_lcell \uut_sampling|Equal2~5 (
// Equation(s):
// \uut_sampling|Equal2~5_combout  = \uut_sampling|sapdiv_cnt [2] & \uut_sampling|WideOr4~0_combout  & (\uut_sampling|sapdiv_cnt [8] $ !\uut_sampling|WideOr0~0_combout ) # !\uut_sampling|sapdiv_cnt [2] & !\uut_sampling|WideOr4~0_combout  & 
// (\uut_sampling|sapdiv_cnt [8] $ !\uut_sampling|WideOr0~0_combout )

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_cnt [2]),
	.datab(\uut_sampling|sapdiv_cnt [8]),
	.datac(\uut_sampling|WideOr0~0_combout ),
	.datad(\uut_sampling|WideOr4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal2~5 .lut_mask = "8241";
defparam \uut_sampling|Equal2~5 .operation_mode = "normal";
defparam \uut_sampling|Equal2~5 .output_mode = "comb_only";
defparam \uut_sampling|Equal2~5 .register_cascade_mode = "off";
defparam \uut_sampling|Equal2~5 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal2~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N6
cyclone_lcell \uut_sampling|sapdiv_max~3 (
// Equation(s):
// \uut_sampling|sapdiv_max~3_combout  = !\uut_sampling|sampling_rate [3] & \uut_sampling|sampling_rate [2] & (\uut_sampling|sampling_rate [0] $ !\uut_sampling|sampling_rate [1])

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [2]),
	.datac(\uut_sampling|sampling_rate [0]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sapdiv_max~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sapdiv_max~3 .lut_mask = "4004";
defparam \uut_sampling|sapdiv_max~3 .operation_mode = "normal";
defparam \uut_sampling|sapdiv_max~3 .output_mode = "comb_only";
defparam \uut_sampling|sapdiv_max~3 .register_cascade_mode = "off";
defparam \uut_sampling|sapdiv_max~3 .sum_lutc_input = "datac";
defparam \uut_sampling|sapdiv_max~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y8_N0
cyclone_lcell \uut_sampling|WideOr1~0 (
// Equation(s):
// \uut_sampling|WideOr1~0_combout  = \uut_sampling|sampling_rate [2] & (!\uut_sampling|sampling_rate [3] & \uut_sampling|sampling_rate [1]) # !\uut_sampling|sampling_rate [2] & !\uut_sampling|sampling_rate [0] & \uut_sampling|sampling_rate [3] & 
// !\uut_sampling|sampling_rate [1]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [2]),
	.datab(\uut_sampling|sampling_rate [0]),
	.datac(\uut_sampling|sampling_rate [3]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|WideOr1~0 .lut_mask = "0a10";
defparam \uut_sampling|WideOr1~0 .operation_mode = "normal";
defparam \uut_sampling|WideOr1~0 .output_mode = "comb_only";
defparam \uut_sampling|WideOr1~0 .register_cascade_mode = "off";
defparam \uut_sampling|WideOr1~0 .sum_lutc_input = "datac";
defparam \uut_sampling|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N5
cyclone_lcell \uut_sampling|Equal2~4 (
// Equation(s):
// \uut_sampling|Equal2~4_combout  = \uut_sampling|sapdiv_max~3_combout  & \uut_sampling|sapdiv_cnt [4] & (\uut_sampling|WideOr1~0_combout  $ !\uut_sampling|sapdiv_cnt [7]) # !\uut_sampling|sapdiv_max~3_combout  & !\uut_sampling|sapdiv_cnt [4] & 
// (\uut_sampling|WideOr1~0_combout  $ !\uut_sampling|sapdiv_cnt [7])

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_max~3_combout ),
	.datab(\uut_sampling|WideOr1~0_combout ),
	.datac(\uut_sampling|sapdiv_cnt [7]),
	.datad(\uut_sampling|sapdiv_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal2~4 .lut_mask = "8241";
defparam \uut_sampling|Equal2~4 .operation_mode = "normal";
defparam \uut_sampling|Equal2~4 .output_mode = "comb_only";
defparam \uut_sampling|Equal2~4 .register_cascade_mode = "off";
defparam \uut_sampling|Equal2~4 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal2~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N3
cyclone_lcell \uut_sampling|Equal2~6 (
// Equation(s):
// \uut_sampling|Equal2~6_combout  = \uut_sampling|Equal2~3_combout  & \uut_sampling|Equal2~2_combout  & \uut_sampling|Equal2~5_combout  & \uut_sampling|Equal2~4_combout 

	.clk(gnd),
	.dataa(\uut_sampling|Equal2~3_combout ),
	.datab(\uut_sampling|Equal2~2_combout ),
	.datac(\uut_sampling|Equal2~5_combout ),
	.datad(\uut_sampling|Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal2~6 .lut_mask = "8000";
defparam \uut_sampling|Equal2~6 .operation_mode = "normal";
defparam \uut_sampling|Equal2~6 .output_mode = "comb_only";
defparam \uut_sampling|Equal2~6 .register_cascade_mode = "off";
defparam \uut_sampling|Equal2~6 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal2~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y8_N4
cyclone_lcell \uut_sampling|Equal2~7 (
// Equation(s):
// \uut_sampling|Equal2~7_combout  = \uut_sampling|Equal2~0_combout  & \uut_sampling|Equal2~6_combout  & (\uut_sampling|sapdiv_cnt [10] $ !\uut_vga_ctrl|Equal57~0_combout )

	.clk(gnd),
	.dataa(\uut_sampling|Equal2~0_combout ),
	.datab(\uut_sampling|sapdiv_cnt [10]),
	.datac(\uut_vga_ctrl|Equal57~0_combout ),
	.datad(\uut_sampling|Equal2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|Equal2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|Equal2~7 .lut_mask = "8200";
defparam \uut_sampling|Equal2~7 .operation_mode = "normal";
defparam \uut_sampling|Equal2~7 .output_mode = "comb_only";
defparam \uut_sampling|Equal2~7 .register_cascade_mode = "off";
defparam \uut_sampling|Equal2~7 .sum_lutc_input = "datac";
defparam \uut_sampling|Equal2~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y9_N9
cyclone_lcell \uut_sampling|sampling_start~3 (
// Equation(s):
// \uut_sampling|sampling_start~3_combout  = !\uut_sampling|sapdiv_cnt [10] & !\uut_sampling|sapdiv_cnt [9] & !\uut_sampling|sapdiv_cnt [13]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_sampling|sapdiv_cnt [10]),
	.datac(\uut_sampling|sapdiv_cnt [9]),
	.datad(\uut_sampling|sapdiv_cnt [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_start~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_start~3 .lut_mask = "0003";
defparam \uut_sampling|sampling_start~3 .operation_mode = "normal";
defparam \uut_sampling|sampling_start~3 .output_mode = "comb_only";
defparam \uut_sampling|sampling_start~3 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_start~3 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_start~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y10_N2
cyclone_lcell \uut_sampling|sampling_start~2 (
// Equation(s):
// \uut_sampling|sampling_start~2_combout  = !\uut_sampling|sapdiv_cnt [8] & !\uut_sampling|sapdiv_cnt [5] & !\uut_sampling|sapdiv_cnt [6] & !\uut_sampling|sapdiv_cnt [7]

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_cnt [8]),
	.datab(\uut_sampling|sapdiv_cnt [5]),
	.datac(\uut_sampling|sapdiv_cnt [6]),
	.datad(\uut_sampling|sapdiv_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_start~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_start~2 .lut_mask = "0001";
defparam \uut_sampling|sampling_start~2 .operation_mode = "normal";
defparam \uut_sampling|sampling_start~2 .output_mode = "comb_only";
defparam \uut_sampling|sampling_start~2 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_start~2 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_start~2 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_60
cyclone_io \sampling_clr_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sampling_clr_n~combout ),
	.regout(),
	.padio(sampling_clr_n));
// synopsys translate_off
defparam \sampling_clr_n~I .input_async_reset = "none";
defparam \sampling_clr_n~I .input_power_up = "low";
defparam \sampling_clr_n~I .input_register_mode = "none";
defparam \sampling_clr_n~I .input_sync_reset = "none";
defparam \sampling_clr_n~I .oe_async_reset = "none";
defparam \sampling_clr_n~I .oe_power_up = "low";
defparam \sampling_clr_n~I .oe_register_mode = "none";
defparam \sampling_clr_n~I .oe_sync_reset = "none";
defparam \sampling_clr_n~I .operation_mode = "input";
defparam \sampling_clr_n~I .output_async_reset = "none";
defparam \sampling_clr_n~I .output_power_up = "low";
defparam \sampling_clr_n~I .output_register_mode = "none";
defparam \sampling_clr_n~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_98
cyclone_io \trigger~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(vcc),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|trigger_r1 ),
	.padio(trigger));
// synopsys translate_off
defparam \trigger~I .input_async_reset = "clear";
defparam \trigger~I .input_power_up = "low";
defparam \trigger~I .input_register_mode = "register";
defparam \trigger~I .input_sync_reset = "none";
defparam \trigger~I .oe_async_reset = "none";
defparam \trigger~I .oe_power_up = "low";
defparam \trigger~I .oe_register_mode = "none";
defparam \trigger~I .oe_sync_reset = "none";
defparam \trigger~I .operation_mode = "input";
defparam \trigger~I .output_async_reset = "none";
defparam \trigger~I .output_power_up = "low";
defparam \trigger~I .output_register_mode = "none";
defparam \trigger~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X25_Y6_N2
cyclone_lcell \uut_sampling|trigger_r2 (
// Equation(s):
// \uut_sampling|trigger_r2~regout  = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_sampling|trigger_r1 , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|trigger_r1 ),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|trigger_r2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|trigger_r2 .lut_mask = "0000";
defparam \uut_sampling|trigger_r2 .operation_mode = "normal";
defparam \uut_sampling|trigger_r2 .output_mode = "reg_only";
defparam \uut_sampling|trigger_r2 .register_cascade_mode = "off";
defparam \uut_sampling|trigger_r2 .sum_lutc_input = "datac";
defparam \uut_sampling|trigger_r2 .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_75
cyclone_io \tri_mode~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\tri_mode~combout ),
	.regout(),
	.padio(tri_mode));
// synopsys translate_off
defparam \tri_mode~I .input_async_reset = "none";
defparam \tri_mode~I .input_power_up = "low";
defparam \tri_mode~I .input_register_mode = "none";
defparam \tri_mode~I .input_sync_reset = "none";
defparam \tri_mode~I .oe_async_reset = "none";
defparam \tri_mode~I .oe_power_up = "low";
defparam \tri_mode~I .oe_register_mode = "none";
defparam \tri_mode~I .oe_sync_reset = "none";
defparam \tri_mode~I .operation_mode = "input";
defparam \tri_mode~I .output_async_reset = "none";
defparam \tri_mode~I .output_power_up = "low";
defparam \tri_mode~I .output_register_mode = "none";
defparam \tri_mode~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X25_Y6_N5
cyclone_lcell \uut_sampling|trigger_r3 (
// Equation(s):
// \uut_sampling|trigger_valid~3  = \uut_sampling|trigger_valid~regout  # \uut_sampling|trigger_r2~regout  & !B1_trigger_r3 & \tri_mode~combout  # !\uut_sampling|trigger_r2~regout  & B1_trigger_r3 & !\tri_mode~combout 

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|trigger_r2~regout ),
	.datab(\uut_sampling|trigger_valid~regout ),
	.datac(\uut_sampling|trigger_r2~regout ),
	.datad(\tri_mode~combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|trigger_valid~3 ),
	.regout(\uut_sampling|trigger_r3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|trigger_r3 .lut_mask = "cedc";
defparam \uut_sampling|trigger_r3 .operation_mode = "normal";
defparam \uut_sampling|trigger_r3 .output_mode = "comb_only";
defparam \uut_sampling|trigger_r3 .register_cascade_mode = "off";
defparam \uut_sampling|trigger_r3 .sum_lutc_input = "qfbk";
defparam \uut_sampling|trigger_r3 .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y6_N4
cyclone_lcell \uut_sampling|trigger_valid (
// Equation(s):
// \uut_sampling|trigger_valid~regout  = DFFEAS(\sampling_clr_n~combout  & (\uut_sampling|trigger_valid~3 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\sampling_clr_n~combout ),
	.datac(vcc),
	.datad(\uut_sampling|trigger_valid~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|trigger_valid~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|trigger_valid .lut_mask = "cc00";
defparam \uut_sampling|trigger_valid .operation_mode = "normal";
defparam \uut_sampling|trigger_valid .output_mode = "reg_only";
defparam \uut_sampling|trigger_valid .register_cascade_mode = "off";
defparam \uut_sampling|trigger_valid .sum_lutc_input = "datac";
defparam \uut_sampling|trigger_valid .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X25_Y5_N2
cyclone_lcell \uut_sampling|cnt[0] (
// Equation(s):
// \uut_sampling|cnt [0] = DFFEAS(\uut_sampling|cnt [0] $ \uut_sampling|trigger_valid~regout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , !\sampling_clr_n~combout , )
// \uut_sampling|cnt[0]~13  = CARRY(\uut_sampling|cnt [0] & \uut_sampling|trigger_valid~regout )
// \uut_sampling|cnt[0]~13COUT1_30  = CARRY(\uut_sampling|cnt [0] & \uut_sampling|trigger_valid~regout )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|cnt [0]),
	.datab(\uut_sampling|trigger_valid~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(!\sampling_clr_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|cnt [0]),
	.cout(),
	.cout0(\uut_sampling|cnt[0]~13 ),
	.cout1(\uut_sampling|cnt[0]~13COUT1_30 ));
// synopsys translate_off
defparam \uut_sampling|cnt[0] .lut_mask = "6688";
defparam \uut_sampling|cnt[0] .operation_mode = "arithmetic";
defparam \uut_sampling|cnt[0] .output_mode = "reg_only";
defparam \uut_sampling|cnt[0] .register_cascade_mode = "off";
defparam \uut_sampling|cnt[0] .sum_lutc_input = "datac";
defparam \uut_sampling|cnt[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y5_N3
cyclone_lcell \uut_sampling|cnt[1] (
// Equation(s):
// \uut_sampling|cnt [1] = DFFEAS(\uut_sampling|cnt [1] $ \uut_sampling|cnt[0]~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , !\sampling_clr_n~combout , )
// \uut_sampling|cnt[1]~19  = CARRY(!\uut_sampling|cnt[0]~13  # !\uut_sampling|cnt [1])
// \uut_sampling|cnt[1]~19COUT1_32  = CARRY(!\uut_sampling|cnt[0]~13COUT1_30  # !\uut_sampling|cnt [1])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(!\sampling_clr_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_sampling|cnt[0]~13 ),
	.cin1(\uut_sampling|cnt[0]~13COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|cnt [1]),
	.cout(),
	.cout0(\uut_sampling|cnt[1]~19 ),
	.cout1(\uut_sampling|cnt[1]~19COUT1_32 ));
// synopsys translate_off
defparam \uut_sampling|cnt[1] .cin0_used = "true";
defparam \uut_sampling|cnt[1] .cin1_used = "true";
defparam \uut_sampling|cnt[1] .lut_mask = "3c3f";
defparam \uut_sampling|cnt[1] .operation_mode = "arithmetic";
defparam \uut_sampling|cnt[1] .output_mode = "reg_only";
defparam \uut_sampling|cnt[1] .register_cascade_mode = "off";
defparam \uut_sampling|cnt[1] .sum_lutc_input = "cin";
defparam \uut_sampling|cnt[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y5_N4
cyclone_lcell \uut_sampling|cnt[2] (
// Equation(s):
// \uut_sampling|cnt [2] = DFFEAS(\uut_sampling|cnt [2] $ !\uut_sampling|cnt[1]~19 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , !\sampling_clr_n~combout , )
// \uut_sampling|cnt[2]~21  = CARRY(\uut_sampling|cnt [2] & !\uut_sampling|cnt[1]~19COUT1_32 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(!\sampling_clr_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_sampling|cnt[1]~19 ),
	.cin1(\uut_sampling|cnt[1]~19COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|cnt [2]),
	.cout(\uut_sampling|cnt[2]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|cnt[2] .cin0_used = "true";
defparam \uut_sampling|cnt[2] .cin1_used = "true";
defparam \uut_sampling|cnt[2] .lut_mask = "c30c";
defparam \uut_sampling|cnt[2] .operation_mode = "arithmetic";
defparam \uut_sampling|cnt[2] .output_mode = "reg_only";
defparam \uut_sampling|cnt[2] .register_cascade_mode = "off";
defparam \uut_sampling|cnt[2] .sum_lutc_input = "cin";
defparam \uut_sampling|cnt[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y5_N5
cyclone_lcell \uut_sampling|cnt[3] (
// Equation(s):
// \uut_sampling|cnt [3] = DFFEAS(\uut_sampling|cnt [3] $ \uut_sampling|cnt[2]~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , !\sampling_clr_n~combout , )
// \uut_sampling|cnt[3]~23  = CARRY(!\uut_sampling|cnt[2]~21  # !\uut_sampling|cnt [3])
// \uut_sampling|cnt[3]~23COUT1_34  = CARRY(!\uut_sampling|cnt[2]~21  # !\uut_sampling|cnt [3])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\uut_sampling|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(!\sampling_clr_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|cnt[2]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|cnt [3]),
	.cout(),
	.cout0(\uut_sampling|cnt[3]~23 ),
	.cout1(\uut_sampling|cnt[3]~23COUT1_34 ));
// synopsys translate_off
defparam \uut_sampling|cnt[3] .cin_used = "true";
defparam \uut_sampling|cnt[3] .lut_mask = "3c3f";
defparam \uut_sampling|cnt[3] .operation_mode = "arithmetic";
defparam \uut_sampling|cnt[3] .output_mode = "reg_only";
defparam \uut_sampling|cnt[3] .register_cascade_mode = "off";
defparam \uut_sampling|cnt[3] .sum_lutc_input = "cin";
defparam \uut_sampling|cnt[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y5_N6
cyclone_lcell \uut_sampling|cnt[4] (
// Equation(s):
// \uut_sampling|cnt [4] = DFFEAS(\uut_sampling|cnt [4] $ (!(!\uut_sampling|cnt[2]~21  & \uut_sampling|cnt[3]~23 ) # (\uut_sampling|cnt[2]~21  & \uut_sampling|cnt[3]~23COUT1_34 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , !\sampling_clr_n~combout , )
// \uut_sampling|cnt[4]~17  = CARRY(\uut_sampling|cnt [4] & (!\uut_sampling|cnt[3]~23 ))
// \uut_sampling|cnt[4]~17COUT1_36  = CARRY(\uut_sampling|cnt [4] & (!\uut_sampling|cnt[3]~23COUT1_34 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(!\sampling_clr_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|cnt[2]~21 ),
	.cin0(\uut_sampling|cnt[3]~23 ),
	.cin1(\uut_sampling|cnt[3]~23COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|cnt [4]),
	.cout(),
	.cout0(\uut_sampling|cnt[4]~17 ),
	.cout1(\uut_sampling|cnt[4]~17COUT1_36 ));
// synopsys translate_off
defparam \uut_sampling|cnt[4] .cin0_used = "true";
defparam \uut_sampling|cnt[4] .cin1_used = "true";
defparam \uut_sampling|cnt[4] .cin_used = "true";
defparam \uut_sampling|cnt[4] .lut_mask = "a50a";
defparam \uut_sampling|cnt[4] .operation_mode = "arithmetic";
defparam \uut_sampling|cnt[4] .output_mode = "reg_only";
defparam \uut_sampling|cnt[4] .register_cascade_mode = "off";
defparam \uut_sampling|cnt[4] .sum_lutc_input = "cin";
defparam \uut_sampling|cnt[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y5_N7
cyclone_lcell \uut_sampling|cnt[5] (
// Equation(s):
// \uut_sampling|cnt [5] = DFFEAS(\uut_sampling|cnt [5] $ ((!\uut_sampling|cnt[2]~21  & \uut_sampling|cnt[4]~17 ) # (\uut_sampling|cnt[2]~21  & \uut_sampling|cnt[4]~17COUT1_36 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , !\sampling_clr_n~combout , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(!\sampling_clr_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_sampling|cnt[2]~21 ),
	.cin0(\uut_sampling|cnt[4]~17 ),
	.cin1(\uut_sampling|cnt[4]~17COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|cnt[5] .cin0_used = "true";
defparam \uut_sampling|cnt[5] .cin1_used = "true";
defparam \uut_sampling|cnt[5] .cin_used = "true";
defparam \uut_sampling|cnt[5] .lut_mask = "5a5a";
defparam \uut_sampling|cnt[5] .operation_mode = "normal";
defparam \uut_sampling|cnt[5] .output_mode = "reg_only";
defparam \uut_sampling|cnt[5] .register_cascade_mode = "off";
defparam \uut_sampling|cnt[5] .sum_lutc_input = "cin";
defparam \uut_sampling|cnt[5] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_77
cyclone_io \sampling_mode[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sampling_mode~combout [1]),
	.regout(),
	.padio(sampling_mode[1]));
// synopsys translate_off
defparam \sampling_mode[1]~I .input_async_reset = "none";
defparam \sampling_mode[1]~I .input_power_up = "low";
defparam \sampling_mode[1]~I .input_register_mode = "none";
defparam \sampling_mode[1]~I .input_sync_reset = "none";
defparam \sampling_mode[1]~I .oe_async_reset = "none";
defparam \sampling_mode[1]~I .oe_power_up = "low";
defparam \sampling_mode[1]~I .oe_register_mode = "none";
defparam \sampling_mode[1]~I .oe_sync_reset = "none";
defparam \sampling_mode[1]~I .operation_mode = "input";
defparam \sampling_mode[1]~I .output_async_reset = "none";
defparam \sampling_mode[1]~I .output_power_up = "low";
defparam \sampling_mode[1]~I .output_register_mode = "none";
defparam \sampling_mode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_76
cyclone_io \sampling_mode[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sampling_mode~combout [0]),
	.regout(),
	.padio(sampling_mode[0]));
// synopsys translate_off
defparam \sampling_mode[0]~I .input_async_reset = "none";
defparam \sampling_mode[0]~I .input_power_up = "low";
defparam \sampling_mode[0]~I .input_register_mode = "none";
defparam \sampling_mode[0]~I .input_sync_reset = "none";
defparam \sampling_mode[0]~I .oe_async_reset = "none";
defparam \sampling_mode[0]~I .oe_power_up = "low";
defparam \sampling_mode[0]~I .oe_register_mode = "none";
defparam \sampling_mode[0]~I .oe_sync_reset = "none";
defparam \sampling_mode[0]~I .operation_mode = "input";
defparam \sampling_mode[0]~I .output_async_reset = "none";
defparam \sampling_mode[0]~I .output_power_up = "low";
defparam \sampling_mode[0]~I .output_register_mode = "none";
defparam \sampling_mode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X25_Y5_N9
cyclone_lcell \uut_sampling|sampling_end~4 (
// Equation(s):
// \uut_sampling|sampling_end~4_combout  = \uut_sampling|cnt [5] & (!\sampling_mode~combout [1] & \sampling_mode~combout [0] # !\uut_sampling|cnt [4]) # !\uut_sampling|cnt [5] & (\sampling_mode~combout [0] & (!\uut_sampling|cnt [4]) # !\sampling_mode~combout 
// [0] & \sampling_mode~combout [1])

	.clk(gnd),
	.dataa(\uut_sampling|cnt [5]),
	.datab(\sampling_mode~combout [1]),
	.datac(\sampling_mode~combout [0]),
	.datad(\uut_sampling|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_end~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_end~4 .lut_mask = "24fe";
defparam \uut_sampling|sampling_end~4 .operation_mode = "normal";
defparam \uut_sampling|sampling_end~4 .output_mode = "comb_only";
defparam \uut_sampling|sampling_end~4 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_end~4 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_end~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X25_Y5_N8
cyclone_lcell \uut_sampling|sampling_end~5 (
// Equation(s):
// \uut_sampling|sampling_end~5_combout  = \uut_sampling|cnt [4] & (\uut_sampling|cnt [3] & \uut_sampling|cnt [2] # !\uut_sampling|cnt [1]) # !\uut_sampling|cnt [4] & !\uut_sampling|cnt [1] & (\uut_sampling|cnt [3] # \uut_sampling|cnt [2])

	.clk(gnd),
	.dataa(\uut_sampling|cnt [4]),
	.datab(\uut_sampling|cnt [3]),
	.datac(\uut_sampling|cnt [2]),
	.datad(\uut_sampling|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_end~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_end~5 .lut_mask = "80fe";
defparam \uut_sampling|sampling_end~5 .operation_mode = "normal";
defparam \uut_sampling|sampling_end~5 .output_mode = "comb_only";
defparam \uut_sampling|sampling_end~5 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_end~5 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_end~5 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_78
cyclone_io \sampling_mode[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sampling_mode~combout [2]),
	.regout(),
	.padio(sampling_mode[2]));
// synopsys translate_off
defparam \sampling_mode[2]~I .input_async_reset = "none";
defparam \sampling_mode[2]~I .input_power_up = "low";
defparam \sampling_mode[2]~I .input_register_mode = "none";
defparam \sampling_mode[2]~I .input_sync_reset = "none";
defparam \sampling_mode[2]~I .oe_async_reset = "none";
defparam \sampling_mode[2]~I .oe_power_up = "low";
defparam \sampling_mode[2]~I .oe_register_mode = "none";
defparam \sampling_mode[2]~I .oe_sync_reset = "none";
defparam \sampling_mode[2]~I .operation_mode = "input";
defparam \sampling_mode[2]~I .output_async_reset = "none";
defparam \sampling_mode[2]~I .output_power_up = "low";
defparam \sampling_mode[2]~I .output_register_mode = "none";
defparam \sampling_mode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X25_Y5_N1
cyclone_lcell \uut_sampling|sampling_end~6 (
// Equation(s):
// \uut_sampling|sampling_end~6_combout  = \uut_sampling|sampling_end~4_combout  & \uut_sampling|cnt [1] & \uut_sampling|sampling_end~5_combout  & !\sampling_mode~combout [2] # !\uut_sampling|sampling_end~4_combout  & !\uut_sampling|cnt [1] & 
// !\uut_sampling|sampling_end~5_combout  & \sampling_mode~combout [2]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_end~4_combout ),
	.datab(\uut_sampling|cnt [1]),
	.datac(\uut_sampling|sampling_end~5_combout ),
	.datad(\sampling_mode~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_end~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_end~6 .lut_mask = "0180";
defparam \uut_sampling|sampling_end~6 .operation_mode = "normal";
defparam \uut_sampling|sampling_end~6 .output_mode = "comb_only";
defparam \uut_sampling|sampling_end~6 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_end~6 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_end~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X25_Y5_N0
cyclone_lcell \uut_sampling|sampling_end (
// Equation(s):
// \uut_sampling|sampling_end~regout  = DFFEAS(\sampling_clr_n~combout  & (\uut_sampling|sampling_end~regout  # \uut_sampling|sampling_end~6_combout  & \uut_sampling|cnt [0]), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sampling_end~6_combout ),
	.datab(\sampling_clr_n~combout ),
	.datac(\uut_sampling|cnt [0]),
	.datad(\uut_sampling|sampling_end~regout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sampling_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_end .lut_mask = "cc80";
defparam \uut_sampling|sampling_end .operation_mode = "normal";
defparam \uut_sampling|sampling_end .output_mode = "reg_only";
defparam \uut_sampling|sampling_end .register_cascade_mode = "off";
defparam \uut_sampling|sampling_end .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_end .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y9_N8
cyclone_lcell \uut_sampling|sampling_start~0 (
// Equation(s):
// \uut_sampling|sampling_start~0_combout  = !\uut_sampling|sapdiv_cnt [12] & !\uut_sampling|sapdiv_cnt [11] & !\uut_sampling|sampling_end~regout  & !\uut_sampling|sapdiv_cnt [0]

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_cnt [12]),
	.datab(\uut_sampling|sapdiv_cnt [11]),
	.datac(\uut_sampling|sampling_end~regout ),
	.datad(\uut_sampling|sapdiv_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_start~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_start~0 .lut_mask = "0001";
defparam \uut_sampling|sampling_start~0 .operation_mode = "normal";
defparam \uut_sampling|sampling_start~0 .output_mode = "comb_only";
defparam \uut_sampling|sampling_start~0 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_start~0 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_start~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y10_N1
cyclone_lcell \uut_sampling|sampling_start~1 (
// Equation(s):
// \uut_sampling|sampling_start~1_combout  = !\uut_sampling|sapdiv_cnt [3] & !\uut_sampling|sapdiv_cnt [1] & !\uut_sampling|sapdiv_cnt [4] & !\uut_sampling|sapdiv_cnt [2]

	.clk(gnd),
	.dataa(\uut_sampling|sapdiv_cnt [3]),
	.datab(\uut_sampling|sapdiv_cnt [1]),
	.datac(\uut_sampling|sapdiv_cnt [4]),
	.datad(\uut_sampling|sapdiv_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_start~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_start~1 .lut_mask = "0001";
defparam \uut_sampling|sampling_start~1 .operation_mode = "normal";
defparam \uut_sampling|sampling_start~1 .output_mode = "comb_only";
defparam \uut_sampling|sampling_start~1 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_start~1 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_start~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y9_N7
cyclone_lcell \uut_sampling|sampling_start~4 (
// Equation(s):
// \uut_sampling|sampling_start~4_combout  = \uut_sampling|sampling_start~3_combout  & \uut_sampling|sampling_start~2_combout  & \uut_sampling|sampling_start~0_combout  & \uut_sampling|sampling_start~1_combout 

	.clk(gnd),
	.dataa(\uut_sampling|sampling_start~3_combout ),
	.datab(\uut_sampling|sampling_start~2_combout ),
	.datac(\uut_sampling|sampling_start~0_combout ),
	.datad(\uut_sampling|sampling_start~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_sampling|sampling_start~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sampling_start~4 .lut_mask = "8000";
defparam \uut_sampling|sampling_start~4 .operation_mode = "normal";
defparam \uut_sampling|sampling_start~4 .output_mode = "comb_only";
defparam \uut_sampling|sampling_start~4 .register_cascade_mode = "off";
defparam \uut_sampling|sampling_start~4 .sum_lutc_input = "datac";
defparam \uut_sampling|sampling_start~4 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_113
cyclone_io \signal[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r4 [63]),
	.padio(signal[4]));
// synopsys translate_off
defparam \signal[4]~I .input_async_reset = "clear";
defparam \signal[4]~I .input_power_up = "low";
defparam \signal[4]~I .input_register_mode = "register";
defparam \signal[4]~I .input_sync_reset = "none";
defparam \signal[4]~I .oe_async_reset = "none";
defparam \signal[4]~I .oe_power_up = "low";
defparam \signal[4]~I .oe_register_mode = "none";
defparam \signal[4]~I .oe_sync_reset = "none";
defparam \signal[4]~I .operation_mode = "input";
defparam \signal[4]~I .output_async_reset = "none";
defparam \signal[4]~I .output_power_up = "low";
defparam \signal[4]~I .output_register_mode = "none";
defparam \signal[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X24_Y3_N8
cyclone_lcell \uut_vga_ctrl|Add0~29 (
// Equation(s):
// \uut_vga_ctrl|Add0~29_combout  = \uut_vga_ctrl|x_cnt [8] $ !(!\uut_vga_ctrl|Add0~40  & \uut_vga_ctrl|Add0~34 ) # (\uut_vga_ctrl|Add0~40  & \uut_vga_ctrl|Add0~34COUT1_69 )
// \uut_vga_ctrl|Add0~30  = CARRY(\uut_vga_ctrl|x_cnt [8] & !\uut_vga_ctrl|Add0~34 )
// \uut_vga_ctrl|Add0~30COUT1_71  = CARRY(\uut_vga_ctrl|x_cnt [8] & !\uut_vga_ctrl|Add0~34COUT1_69 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add0~40 ),
	.cin0(\uut_vga_ctrl|Add0~34 ),
	.cin1(\uut_vga_ctrl|Add0~34COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~29_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add0~30 ),
	.cout1(\uut_vga_ctrl|Add0~30COUT1_71 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~29 .cin0_used = "true";
defparam \uut_vga_ctrl|Add0~29 .cin1_used = "true";
defparam \uut_vga_ctrl|Add0~29 .cin_used = "true";
defparam \uut_vga_ctrl|Add0~29 .lut_mask = "c30c";
defparam \uut_vga_ctrl|Add0~29 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~29 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y3_N9
cyclone_lcell \uut_vga_ctrl|Add0~27 (
// Equation(s):
// \uut_vga_ctrl|Add0~27_combout  = (!\uut_vga_ctrl|Add0~40  & \uut_vga_ctrl|Add0~30 ) # (\uut_vga_ctrl|Add0~40  & \uut_vga_ctrl|Add0~30COUT1_71 ) $ \uut_vga_ctrl|x_cnt [9]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add0~40 ),
	.cin0(\uut_vga_ctrl|Add0~30 ),
	.cin1(\uut_vga_ctrl|Add0~30COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~27 .cin0_used = "true";
defparam \uut_vga_ctrl|Add0~27 .cin1_used = "true";
defparam \uut_vga_ctrl|Add0~27 .cin_used = "true";
defparam \uut_vga_ctrl|Add0~27 .lut_mask = "0ff0";
defparam \uut_vga_ctrl|Add0~27 .operation_mode = "normal";
defparam \uut_vga_ctrl|Add0~27 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~27 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~27 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~27 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N9
cyclone_lcell \uut_vga_ctrl|x_cnt[9] (
// Equation(s):
// \uut_vga_ctrl|x_cnt [9] = DFFEAS(\uut_vga_ctrl|Add0~27_combout  & (!\uut_vga_ctrl|Equal2~16_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|Add0~27_combout ),
	.datac(vcc),
	.datad(\uut_vga_ctrl|Equal2~16_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|x_cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[9] .lut_mask = "00cc";
defparam \uut_vga_ctrl|x_cnt[9] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[9] .output_mode = "reg_only";
defparam \uut_vga_ctrl|x_cnt[9] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[9] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|x_cnt[9] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y3_N0
cyclone_lcell \uut_vga_ctrl|Add0~45 (
// Equation(s):
// \uut_vga_ctrl|Add0~45_combout  = !\uut_vga_ctrl|x_cnt [0]
// \uut_vga_ctrl|Add0~46  = CARRY(\uut_vga_ctrl|x_cnt [0])
// \uut_vga_ctrl|Add0~46COUT1_57  = CARRY(\uut_vga_ctrl|x_cnt [0])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add0~46 ),
	.cout1(\uut_vga_ctrl|Add0~46COUT1_57 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~45 .lut_mask = "55aa";
defparam \uut_vga_ctrl|Add0~45 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~45 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~45 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~45 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Add0~45 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N6
cyclone_lcell \uut_vga_ctrl|dis_topic~1 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~1_combout  = \uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|x_cnt [6]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~1 .lut_mask = "f000";
defparam \uut_vga_ctrl|dis_topic~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N4
cyclone_lcell \uut_vga_ctrl|x_cnt[0] (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~234  = \uut_vga_ctrl|x_cnt [1] & !\uut_vga_ctrl|x_cnt [9] & D1_x_cnt[0] & \uut_vga_ctrl|dis_topic~1_combout 
// \uut_vga_ctrl|x_cnt [0] = DFFEAS(\uut_vga_ctrl|char_addr[0]~234 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|Add0~45_combout , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|x_cnt [1]),
	.datab(\uut_vga_ctrl|x_cnt [9]),
	.datac(\uut_vga_ctrl|Add0~45_combout ),
	.datad(\uut_vga_ctrl|dis_topic~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~234 ),
	.regout(\uut_vga_ctrl|x_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[0] .lut_mask = "2000";
defparam \uut_vga_ctrl|x_cnt[0] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[0] .output_mode = "reg_and_comb";
defparam \uut_vga_ctrl|x_cnt[0] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[0] .sum_lutc_input = "qfbk";
defparam \uut_vga_ctrl|x_cnt[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y3_N1
cyclone_lcell \uut_vga_ctrl|Add0~31 (
// Equation(s):
// \uut_vga_ctrl|Add0~31_combout  = \uut_vga_ctrl|x_cnt [1] $ (\uut_vga_ctrl|Add0~46 )
// \uut_vga_ctrl|Add0~32  = CARRY(!\uut_vga_ctrl|Add0~46  # !\uut_vga_ctrl|x_cnt [1])
// \uut_vga_ctrl|Add0~32COUT1_59  = CARRY(!\uut_vga_ctrl|Add0~46COUT1_57  # !\uut_vga_ctrl|x_cnt [1])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|Add0~46 ),
	.cin1(\uut_vga_ctrl|Add0~46COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~31_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add0~32 ),
	.cout1(\uut_vga_ctrl|Add0~32COUT1_59 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~31 .cin0_used = "true";
defparam \uut_vga_ctrl|Add0~31 .cin1_used = "true";
defparam \uut_vga_ctrl|Add0~31 .lut_mask = "5a5f";
defparam \uut_vga_ctrl|Add0~31 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~31 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~31 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~31 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~31 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y3_N2
cyclone_lcell \uut_vga_ctrl|Add0~35 (
// Equation(s):
// \uut_vga_ctrl|Add0~35_combout  = \uut_vga_ctrl|x_cnt [2] $ (!\uut_vga_ctrl|Add0~32 )
// \uut_vga_ctrl|Add0~36  = CARRY(\uut_vga_ctrl|x_cnt [2] & (!\uut_vga_ctrl|Add0~32 ))
// \uut_vga_ctrl|Add0~36COUT1_61  = CARRY(\uut_vga_ctrl|x_cnt [2] & (!\uut_vga_ctrl|Add0~32COUT1_59 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|Add0~32 ),
	.cin1(\uut_vga_ctrl|Add0~32COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add0~36 ),
	.cout1(\uut_vga_ctrl|Add0~36COUT1_61 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~35 .cin0_used = "true";
defparam \uut_vga_ctrl|Add0~35 .cin1_used = "true";
defparam \uut_vga_ctrl|Add0~35 .lut_mask = "a50a";
defparam \uut_vga_ctrl|Add0~35 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~35 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~35 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~35 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~35 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N1
cyclone_lcell \uut_vga_ctrl|x_cnt[2] (
// Equation(s):
// \uut_vga_ctrl|Equal2~13  = \uut_vga_ctrl|x_cnt [1] & (D1_x_cnt[2] & \uut_vga_ctrl|x_cnt [0])
// \uut_vga_ctrl|x_cnt [2] = DFFEAS(\uut_vga_ctrl|Equal2~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|Add0~35_combout , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|x_cnt [1]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Add0~35_combout ),
	.datad(\uut_vga_ctrl|x_cnt [0]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~13 ),
	.regout(\uut_vga_ctrl|x_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[2] .lut_mask = "a000";
defparam \uut_vga_ctrl|x_cnt[2] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[2] .output_mode = "reg_and_comb";
defparam \uut_vga_ctrl|x_cnt[2] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[2] .sum_lutc_input = "qfbk";
defparam \uut_vga_ctrl|x_cnt[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y6_N1
cyclone_lcell \uut_vga_ctrl|x_cnt[1] (
// Equation(s):
// \uut_vga_ctrl|dis_tri_mod~1  = !\uut_vga_ctrl|x_cnt [2] & !\uut_vga_ctrl|x_cnt [0] & !D1_x_cnt[1] & !\uut_vga_ctrl|x_cnt [3]
// \uut_vga_ctrl|x_cnt [1] = DFFEAS(\uut_vga_ctrl|dis_tri_mod~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|Add0~31_combout , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(\uut_vga_ctrl|x_cnt [0]),
	.datac(\uut_vga_ctrl|Add0~31_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_mod~1 ),
	.regout(\uut_vga_ctrl|x_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[1] .lut_mask = "0001";
defparam \uut_vga_ctrl|x_cnt[1] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[1] .output_mode = "reg_and_comb";
defparam \uut_vga_ctrl|x_cnt[1] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[1] .sum_lutc_input = "qfbk";
defparam \uut_vga_ctrl|x_cnt[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y4_N4
cyclone_lcell \uut_vga_ctrl|Equal2~14 (
// Equation(s):
// \uut_vga_ctrl|Equal2~14_combout  = !\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|Equal2~13  & !\uut_vga_ctrl|x_cnt [7]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|Equal2~13 ),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~14 .lut_mask = "0404";
defparam \uut_vga_ctrl|Equal2~14 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~14 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~14 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~14 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~14 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N1
cyclone_lcell \uut_vga_ctrl|Equal2~15 (
// Equation(s):
// \uut_vga_ctrl|Equal2~15_combout  = \uut_vga_ctrl|x_cnt [3] & !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~15 .lut_mask = "2020";
defparam \uut_vga_ctrl|Equal2~15 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~15 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~15 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~15 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~15 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N0
cyclone_lcell \uut_vga_ctrl|Equal2~16 (
// Equation(s):
// \uut_vga_ctrl|Equal2~16_combout  = \uut_vga_ctrl|x_cnt [9] & \uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|Equal2~14_combout  & \uut_vga_ctrl|Equal2~15_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [9]),
	.datab(\uut_vga_ctrl|x_cnt [8]),
	.datac(\uut_vga_ctrl|Equal2~14_combout ),
	.datad(\uut_vga_ctrl|Equal2~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~16 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal2~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N1
cyclone_lcell \uut_vga_ctrl|x_cnt[8] (
// Equation(s):
// \uut_vga_ctrl|x_cnt [8] = DFFEAS(\uut_vga_ctrl|Add0~29_combout  & !\uut_vga_ctrl|Equal2~16_combout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Add0~29_combout ),
	.datad(\uut_vga_ctrl|Equal2~16_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|x_cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[8] .lut_mask = "00f0";
defparam \uut_vga_ctrl|x_cnt[8] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[8] .output_mode = "reg_only";
defparam \uut_vga_ctrl|x_cnt[8] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[8] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|x_cnt[8] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N7
cyclone_lcell \uut_vga_ctrl|Add2~1 (
// Equation(s):
// \uut_vga_ctrl|Add2~1_combout  = \uut_vga_ctrl|x_cnt [8] $ (\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add2~1 .lut_mask = "6aaa";
defparam \uut_vga_ctrl|Add2~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Add2~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add2~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add2~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Add2~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y8_N9
cyclone_lcell \uut_sampling|sft_r4[55] (
// Equation(s):
// \uut_vga_ctrl|Mux8~17  = \uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r4 [63] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (B1_sft_r4[55] & !\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r4 [55] = DFFEAS(\uut_vga_ctrl|Mux8~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r4 [63]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r4 [56]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~17 ),
	.regout(\uut_sampling|sft_r4 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[55] .lut_mask = "ccb8";
defparam \uut_sampling|sft_r4[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y8_N4
cyclone_lcell \uut_sampling|sft_r4[53] (
// Equation(s):
// \uut_sampling|sft_r4 [53] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [54]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[53] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[53] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[53] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y8_N7
cyclone_lcell \uut_sampling|sft_r4[52] (
// Equation(s):
// \uut_vga_ctrl|Mux8~24  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r4[52]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r4 [36])
// \uut_sampling|sft_r4 [52] = DFFEAS(\uut_vga_ctrl|Mux8~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [53]),
	.datad(\uut_sampling|sft_r4 [36]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~24 ),
	.regout(\uut_sampling|sft_r4 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[52] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r4[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y7_N1
cyclone_lcell \uut_sampling|sft_r4[20] (
// Equation(s):
// \uut_vga_ctrl|Mux8~20  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r4[20]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r4 [4])
// \uut_sampling|sft_r4 [20] = DFFEAS(\uut_vga_ctrl|Mux8~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [21]),
	.datad(\uut_sampling|sft_r4 [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~20 ),
	.regout(\uut_sampling|sft_r4 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[20] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r4[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y8_N3
cyclone_lcell \uut_sampling|sft_r4[30] (
// Equation(s):
// \uut_sampling|sft_r4 [30] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [31]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[30] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N4
cyclone_lcell \uut_sampling|sft_r4[29] (
// Equation(s):
// \uut_sampling|sft_r4 [29] = DFFEAS(\uut_sampling|sft_r4 [30], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[29] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[29] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y8_N7
cyclone_lcell \uut_sampling|sft_r4[14] (
// Equation(s):
// \uut_sampling|sft_r4 [14] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [15]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[14] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[14] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[14] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N8
cyclone_lcell \uut_sampling|sft_r4[28] (
// Equation(s):
// \uut_vga_ctrl|Mux8~27  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r4[28]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r4 [12])
// \uut_sampling|sft_r4 [28] = DFFEAS(\uut_vga_ctrl|Mux8~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [29]),
	.datad(\uut_sampling|sft_r4 [12]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~27 ),
	.regout(\uut_sampling|sft_r4 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[28] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r4[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N9
cyclone_lcell \uut_sampling|sft_r4[13] (
// Equation(s):
// \uut_vga_ctrl|Mux8~28  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux8~27  & \uut_sampling|sft_r4 [29] # !\uut_vga_ctrl|Mux8~27  & (B1_sft_r4[13])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux8~27 )
// \uut_sampling|sft_r4 [13] = DFFEAS(\uut_vga_ctrl|Mux8~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_r4 [29]),
	.datac(\uut_sampling|sft_r4 [14]),
	.datad(\uut_vga_ctrl|Mux8~27 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~28 ),
	.regout(\uut_sampling|sft_r4 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[13] .lut_mask = "dda0";
defparam \uut_sampling|sft_r4[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N5
cyclone_lcell \uut_sampling|sft_r4[12] (
// Equation(s):
// \uut_sampling|sft_r4 [12] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [13]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[12] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[12] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[12] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N0
cyclone_lcell \uut_sampling|sft_r4[27] (
// Equation(s):
// \uut_sampling|sft_r4 [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[27] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y7_N4
cyclone_lcell \uut_sampling|sft_r4[26] (
// Equation(s):
// \uut_sampling|sft_r4 [26] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [27]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[26] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y7_N7
cyclone_lcell \uut_sampling|sft_r4[19] (
// Equation(s):
// \uut_vga_ctrl|Mux8~38  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  # B1_sft_r4[19]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r4 [51])
// \uut_sampling|sft_r4 [19] = DFFEAS(\uut_vga_ctrl|Mux8~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r4 [20]),
	.datad(\uut_sampling|sft_r4 [51]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~38 ),
	.regout(\uut_sampling|sft_r4 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[19] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r4[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[19] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[19] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y7_N1
cyclone_lcell \uut_sampling|sft_r4[58] (
// Equation(s):
// \uut_vga_ctrl|Mux8~33  = \uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & B1_sft_r4[58] # !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r4 [50]))
// \uut_sampling|sft_r4 [58] = DFFEAS(\uut_vga_ctrl|Mux8~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r4 [59]),
	.datad(\uut_sampling|sft_r4 [50]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~33 ),
	.regout(\uut_sampling|sft_r4 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[58] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r4[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y7_N2
cyclone_lcell \uut_sampling|sft_r4[18] (
// Equation(s):
// \uut_vga_ctrl|Mux8~34  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux8~33  & \uut_sampling|sft_r4 [26] # !\uut_vga_ctrl|Mux8~33  & (B1_sft_r4[18])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux8~33 )
// \uut_sampling|sft_r4 [18] = DFFEAS(\uut_vga_ctrl|Mux8~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r4 [26]),
	.datac(\uut_sampling|sft_r4 [19]),
	.datad(\uut_vga_ctrl|Mux8~33 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~34 ),
	.regout(\uut_sampling|sft_r4 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[18] .lut_mask = "dda0";
defparam \uut_sampling|sft_r4[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[18] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[18] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y8_N1
cyclone_lcell \uut_sampling|sft_r4[17] (
// Equation(s):
// \uut_sampling|sft_r4 [17] = DFFEAS(\uut_sampling|sft_r4 [18], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [18]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[17] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[17] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[17] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[17] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y8_N5
cyclone_lcell \uut_sampling|sft_r4[16] (
// Equation(s):
// \uut_sampling|sft_r4 [16] = DFFEAS(\uut_sampling|sft_r4 [17], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [17]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[16] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[16] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y8_N6
cyclone_lcell \uut_sampling|sft_r4[15] (
// Equation(s):
// \uut_sampling|sft_r4 [15] = DFFEAS(\uut_sampling|sft_r4 [16], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[15] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y7_N5
cyclone_lcell \uut_sampling|sft_r4[25] (
// Equation(s):
// \uut_sampling|sft_r4 [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[25] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y7_N6
cyclone_lcell \uut_sampling|sft_r4[24] (
// Equation(s):
// \uut_vga_ctrl|Mux8~7  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~3  & (B1_sft_r4[24]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r4 [8])
// \uut_sampling|sft_r4 [24] = DFFEAS(\uut_vga_ctrl|Mux8~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r4 [8]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [25]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~7 ),
	.regout(\uut_sampling|sft_r4 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[24] .lut_mask = "fc22";
defparam \uut_sampling|sft_r4[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N7
cyclone_lcell \uut_sampling|sft_r4[11] (
// Equation(s):
// \uut_sampling|sft_r4 [11] = DFFEAS(\uut_sampling|sft_r4 [12], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [12]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[11] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[11] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y7_N2
cyclone_lcell \uut_sampling|sft_r4[10] (
// Equation(s):
// \uut_sampling|sft_r4 [10] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [11]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[10] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[10] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[10] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y7_N4
cyclone_lcell \uut_sampling|sft_r4[9] (
// Equation(s):
// \uut_vga_ctrl|Mux8~8  = \uut_vga_ctrl|Mux8~7  & (\uut_sampling|sft_r4 [25] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux8~7  & \uut_vga_ctrl|x_cnt [3] & B1_sft_r4[9]
// \uut_sampling|sft_r4 [9] = DFFEAS(\uut_vga_ctrl|Mux8~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~7 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [10]),
	.datad(\uut_sampling|sft_r4 [25]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~8 ),
	.regout(\uut_sampling|sft_r4 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[9] .lut_mask = "ea62";
defparam \uut_sampling|sft_r4[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[9] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[9] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y7_N8
cyclone_lcell \uut_sampling|sft_r4[8] (
// Equation(s):
// \uut_sampling|sft_r4 [8] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [9]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[8] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y8_N2
cyclone_lcell \uut_sampling|sft_r4[48] (
// Equation(s):
// \uut_vga_ctrl|Mux8~4  = \uut_vga_ctrl|Add2~3  & (B1_sft_r4[48] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r4 [32] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r4 [48] = DFFEAS(\uut_vga_ctrl|Mux8~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r4 [32]),
	.datac(\uut_sampling|sft_r4 [49]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~4 ),
	.regout(\uut_sampling|sft_r4 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[48] .lut_mask = "aae4";
defparam \uut_sampling|sft_r4[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y8_N8
cyclone_lcell \uut_sampling|sft_r4[47] (
// Equation(s):
// \uut_vga_ctrl|Mux8~10  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  # B1_sft_r4[47]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r4 [39])
// \uut_sampling|sft_r4 [47] = DFFEAS(\uut_vga_ctrl|Mux8~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r4 [48]),
	.datad(\uut_sampling|sft_r4 [39]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~10 ),
	.regout(\uut_sampling|sft_r4 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[47] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r4[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y8_N9
cyclone_lcell \uut_sampling|sft_r4[7] (
// Equation(s):
// \uut_vga_ctrl|Mux8~11  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux8~10  & \uut_sampling|sft_r4 [15] # !\uut_vga_ctrl|Mux8~10  & (B1_sft_r4[7])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux8~10 )
// \uut_sampling|sft_r4 [7] = DFFEAS(\uut_vga_ctrl|Mux8~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r4 [15]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r4 [8]),
	.datad(\uut_vga_ctrl|Mux8~10 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~11 ),
	.regout(\uut_sampling|sft_r4 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[7] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r4[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[7] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[7] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y8_N0
cyclone_lcell \uut_sampling|sft_r4[6] (
// Equation(s):
// \uut_vga_ctrl|Mux8~14  = \uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r4[6] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r4 [38]))
// \uut_sampling|sft_r4 [6] = DFFEAS(\uut_vga_ctrl|Mux8~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r4 [7]),
	.datad(\uut_sampling|sft_r4 [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~14 ),
	.regout(\uut_sampling|sft_r4 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[6] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r4[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y7_N9
cyclone_lcell \uut_sampling|sft_r4[5] (
// Equation(s):
// \uut_vga_ctrl|Mux8~21  = \uut_vga_ctrl|Mux8~20  & (\uut_sampling|sft_r4 [21] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux8~20  & \uut_vga_ctrl|x_cnt [3] & B1_sft_r4[5]
// \uut_sampling|sft_r4 [5] = DFFEAS(\uut_vga_ctrl|Mux8~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~20 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [6]),
	.datad(\uut_sampling|sft_r4 [21]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~21 ),
	.regout(\uut_sampling|sft_r4 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[5] .lut_mask = "ea62";
defparam \uut_sampling|sft_r4[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y7_N7
cyclone_lcell \uut_sampling|sft_r4[4] (
// Equation(s):
// \uut_sampling|sft_r4 [4] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [5]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[4] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y11_N3
cyclone_lcell \uut_sampling|sft_r4[35] (
// Equation(s):
// \uut_sampling|sft_r4 [35] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [36]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[35] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[35] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[35] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y11_N9
cyclone_lcell \uut_sampling|sft_r4[3] (
// Equation(s):
// \uut_vga_ctrl|Mux8~31  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  # B1_sft_r4[3]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r4 [35])
// \uut_sampling|sft_r4 [3] = DFFEAS(\uut_vga_ctrl|Mux8~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r4 [4]),
	.datad(\uut_sampling|sft_r4 [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~31 ),
	.regout(\uut_sampling|sft_r4 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[3] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r4[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y11_N6
cyclone_lcell \uut_sampling|sft_r4[34] (
// Equation(s):
// \uut_sampling|sft_r4 [34] = DFFEAS(\uut_sampling|sft_r4 [35], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[34] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[34] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[34] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[34] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y7_N6
cyclone_lcell \uut_sampling|sft_r4[2] (
// Equation(s):
// \uut_vga_ctrl|Mux8~35  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  # B1_sft_r4[2]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r4 [34])
// \uut_sampling|sft_r4 [2] = DFFEAS(\uut_vga_ctrl|Mux8~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r4 [3]),
	.datad(\uut_sampling|sft_r4 [34]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~35 ),
	.regout(\uut_sampling|sft_r4 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[2] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r4[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[2] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[2] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y7_N3
cyclone_lcell \uut_sampling|sft_r4[43] (
// Equation(s):
// \uut_vga_ctrl|Mux8~32  = \uut_vga_ctrl|Mux8~31  & (\uut_sampling|sft_r4 [11] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux8~31  & (B1_sft_r4[43] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r4 [43] = DFFEAS(\uut_vga_ctrl|Mux8~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~31 ),
	.datab(\uut_sampling|sft_r4 [11]),
	.datac(\uut_sampling|sft_r4 [44]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~32 ),
	.regout(\uut_sampling|sft_r4 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[43] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r4[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y7_N0
cyclone_lcell \uut_sampling|sft_r4[42] (
// Equation(s):
// \uut_vga_ctrl|Mux8~36  = \uut_vga_ctrl|Mux8~35  & (\uut_sampling|sft_r4 [10] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux8~35  & (B1_sft_r4[42] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r4 [42] = DFFEAS(\uut_vga_ctrl|Mux8~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~35 ),
	.datab(\uut_sampling|sft_r4 [10]),
	.datac(\uut_sampling|sft_r4 [43]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~36 ),
	.regout(\uut_sampling|sft_r4 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[42] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r4[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N1
cyclone_lcell \uut_sampling|sft_r4[56] (
// Equation(s):
// \uut_vga_ctrl|Mux8~2  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r4[56]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r4 [40])
// \uut_sampling|sft_r4 [56] = DFFEAS(\uut_vga_ctrl|Mux8~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [57]),
	.datad(\uut_sampling|sft_r4 [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~2 ),
	.regout(\uut_sampling|sft_r4 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[56] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r4[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N2
cyclone_lcell \uut_sampling|sft_r4[41] (
// Equation(s):
// \uut_vga_ctrl|Mux8~3  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux8~2  & \uut_sampling|sft_r4 [57] # !\uut_vga_ctrl|Mux8~2  & (B1_sft_r4[41])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux8~2 )
// \uut_sampling|sft_r4 [41] = DFFEAS(\uut_vga_ctrl|Mux8~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r4 [57]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [42]),
	.datad(\uut_vga_ctrl|Mux8~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~3 ),
	.regout(\uut_sampling|sft_r4 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[41] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r4[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[41] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[41] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N3
cyclone_lcell \uut_sampling|sft_r4[40] (
// Equation(s):
// \uut_sampling|sft_r4 [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[40] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y8_N5
cyclone_lcell \uut_sampling|sft_r4[39] (
// Equation(s):
// \uut_sampling|sft_r4 [39] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [40]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[39] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y8_N6
cyclone_lcell \uut_sampling|sft_r4[38] (
// Equation(s):
// \uut_sampling|sft_r4 [38] = DFFEAS(\uut_sampling|sft_r4 [39], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [39]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[38] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[38] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X25_Y8_N8
cyclone_lcell \uut_sampling|sft_r4[37] (
// Equation(s):
// \uut_vga_ctrl|Mux8~25  = \uut_vga_ctrl|Mux8~24  & (\uut_sampling|sft_r4 [53] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux8~24  & (B1_sft_r4[37] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r4 [37] = DFFEAS(\uut_vga_ctrl|Mux8~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~24 ),
	.datab(\uut_sampling|sft_r4 [53]),
	.datac(\uut_sampling|sft_r4 [38]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~25 ),
	.regout(\uut_sampling|sft_r4 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[37] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r4[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[37] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[37] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y8_N0
cyclone_lcell \uut_sampling|sft_r4[36] (
// Equation(s):
// \uut_sampling|sft_r4 [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[36] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y8_N2
cyclone_lcell \uut_sampling|sft_r4[51] (
// Equation(s):
// \uut_sampling|sft_r4 [51] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [52]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[51] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[51] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[51] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y8_N7
cyclone_lcell \uut_sampling|sft_r4[50] (
// Equation(s):
// \uut_sampling|sft_r4 [50] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [51]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[50] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[50] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[50] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y8_N8
cyclone_lcell \uut_sampling|sft_r4[49] (
// Equation(s):
// \uut_sampling|sft_r4 [49] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [50]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[49] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y8_N4
cyclone_lcell \uut_sampling|sft_r4[33] (
// Equation(s):
// \uut_vga_ctrl|Mux8~5  = \uut_vga_ctrl|Mux8~4  & (\uut_sampling|sft_r4 [49] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux8~4  & (B1_sft_r4[33] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r4 [33] = DFFEAS(\uut_vga_ctrl|Mux8~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~4 ),
	.datab(\uut_sampling|sft_r4 [49]),
	.datac(\uut_sampling|sft_r4 [34]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~5 ),
	.regout(\uut_sampling|sft_r4 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[33] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r4[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[33] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[33] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y8_N3
cyclone_lcell \uut_sampling|sft_r4[32] (
// Equation(s):
// \uut_sampling|sft_r4 [32] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [33]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[32] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y8_N8
cyclone_lcell \uut_sampling|sft_r4[31] (
// Equation(s):
// \uut_sampling|sft_r4 [31] = DFFEAS(\uut_sampling|sft_r4 [32], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [32]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[31] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[31] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y8_N4
cyclone_lcell \uut_sampling|sft_r4[23] (
// Equation(s):
// \uut_vga_ctrl|Mux8~18  = \uut_vga_ctrl|Mux8~17  & (\uut_sampling|sft_r4 [31] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux8~17  & (B1_sft_r4[23] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r4 [23] = DFFEAS(\uut_vga_ctrl|Mux8~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~17 ),
	.datab(\uut_sampling|sft_r4 [31]),
	.datac(\uut_sampling|sft_r4 [24]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~18 ),
	.regout(\uut_sampling|sft_r4 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[23] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r4[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y8_N1
cyclone_lcell \uut_sampling|sft_r4[22] (
// Equation(s):
// \uut_vga_ctrl|Mux8~12  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_r4[22]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r4 [54])
// \uut_sampling|sft_r4 [22] = DFFEAS(\uut_vga_ctrl|Mux8~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r4 [54]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r4 [23]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~12 ),
	.regout(\uut_sampling|sft_r4 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[22] .lut_mask = "fc22";
defparam \uut_sampling|sft_r4[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y7_N3
cyclone_lcell \uut_sampling|sft_r4[21] (
// Equation(s):
// \uut_sampling|sft_r4 [21] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [22]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[21] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[21] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[21] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y8_N5
cyclone_lcell \uut_sampling|sft_r4[60] (
// Equation(s):
// \uut_sampling|sft_r4 [60] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [61]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[60] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[60] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[60] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y7_N9
cyclone_lcell \uut_sampling|sft_r4[59] (
// Equation(s):
// \uut_vga_ctrl|Mux8~39  = \uut_vga_ctrl|Mux8~38  & (\uut_sampling|sft_r4 [27] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux8~38  & (B1_sft_r4[59] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r4 [59] = DFFEAS(\uut_vga_ctrl|Mux8~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~38 ),
	.datab(\uut_sampling|sft_r4 [27]),
	.datac(\uut_sampling|sft_r4 [60]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~39 ),
	.regout(\uut_sampling|sft_r4 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[59] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r4[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[59] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[59] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y7_N6
cyclone_lcell \uut_sampling|sft_r4[57] (
// Equation(s):
// \uut_sampling|sft_r4 [57] = DFFEAS(\uut_sampling|sft_r4 [58], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[57] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[57] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y8_N6
cyclone_lcell \uut_sampling|sft_r4[54] (
// Equation(s):
// \uut_sampling|sft_r4 [54] = DFFEAS(\uut_sampling|sft_r4 [55], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [55]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[54] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[54] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y8_N7
cyclone_lcell \uut_sampling|sft_r4[62] (
// Equation(s):
// \uut_vga_ctrl|Mux8~13  = \uut_vga_ctrl|Mux8~12  & (\uut_sampling|sft_r4 [30] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux8~12  & \uut_vga_ctrl|Add2~2  & B1_sft_r4[62]
// \uut_sampling|sft_r4 [62] = DFFEAS(\uut_vga_ctrl|Mux8~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux8~12 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r4 [63]),
	.datad(\uut_sampling|sft_r4 [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~13 ),
	.regout(\uut_sampling|sft_r4 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[62] .lut_mask = "ea62";
defparam \uut_sampling|sft_r4[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[62] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[62] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y8_N9
cyclone_lcell \uut_sampling|sft_r4[61] (
// Equation(s):
// \uut_sampling|sft_r4 [61] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r4 [62]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[61] .lut_mask = "0000";
defparam \uut_sampling|sft_r4[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y8_N1
cyclone_lcell \uut_sampling|sft_r4[46] (
// Equation(s):
// \uut_vga_ctrl|Mux8~15  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux8~14  & (\uut_sampling|sft_r4 [14]) # !\uut_vga_ctrl|Mux8~14  & B1_sft_r4[46]) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux8~14 
// \uut_sampling|sft_r4 [46] = DFFEAS(\uut_vga_ctrl|Mux8~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux8~14 ),
	.datac(\uut_sampling|sft_r4 [47]),
	.datad(\uut_sampling|sft_r4 [14]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~15 ),
	.regout(\uut_sampling|sft_r4 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[46] .lut_mask = "ec64";
defparam \uut_sampling|sft_r4[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y3_N3
cyclone_lcell \uut_vga_ctrl|Add0~41 (
// Equation(s):
// \uut_vga_ctrl|Add0~41_combout  = \uut_vga_ctrl|x_cnt [3] $ (\uut_vga_ctrl|Add0~36 )
// \uut_vga_ctrl|Add0~42  = CARRY(!\uut_vga_ctrl|Add0~36  # !\uut_vga_ctrl|x_cnt [3])
// \uut_vga_ctrl|Add0~42COUT1_63  = CARRY(!\uut_vga_ctrl|Add0~36COUT1_61  # !\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|Add0~36 ),
	.cin1(\uut_vga_ctrl|Add0~36COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~41_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add0~42 ),
	.cout1(\uut_vga_ctrl|Add0~42COUT1_63 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~41 .cin0_used = "true";
defparam \uut_vga_ctrl|Add0~41 .cin1_used = "true";
defparam \uut_vga_ctrl|Add0~41 .lut_mask = "5a5f";
defparam \uut_vga_ctrl|Add0~41 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~41 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X25_Y8_N1
cyclone_lcell \uut_vga_ctrl|x_cnt[3] (
// Equation(s):
// \uut_vga_ctrl|Mux8~22  = \uut_vga_ctrl|Add2~3  & (D1_x_cnt[3] # \uut_sampling|sft_r4 [60]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r4 [44] & !D1_x_cnt[3]
// \uut_vga_ctrl|x_cnt [3] = DFFEAS(\uut_vga_ctrl|Mux8~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|Add0~41_combout , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r4 [44]),
	.datac(\uut_vga_ctrl|Add0~41_combout ),
	.datad(\uut_sampling|sft_r4 [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~22 ),
	.regout(\uut_vga_ctrl|x_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[3] .lut_mask = "aea4";
defparam \uut_vga_ctrl|x_cnt[3] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[3] .output_mode = "reg_and_comb";
defparam \uut_vga_ctrl|x_cnt[3] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[3] .sum_lutc_input = "qfbk";
defparam \uut_vga_ctrl|x_cnt[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y8_N6
cyclone_lcell \uut_sampling|sft_r4[45] (
// Equation(s):
// \uut_vga_ctrl|Mux8~23  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux8~22  & \uut_sampling|sft_r4 [61] # !\uut_vga_ctrl|Mux8~22  & (B1_sft_r4[45])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux8~22 )
// \uut_sampling|sft_r4 [45] = DFFEAS(\uut_vga_ctrl|Mux8~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r4 [61]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r4 [46]),
	.datad(\uut_vga_ctrl|Mux8~22 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~23 ),
	.regout(\uut_sampling|sft_r4 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[45] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r4[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[45] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[45] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y8_N3
cyclone_lcell \uut_sampling|sft_r4[44] (
// Equation(s):
// \uut_sampling|sft_r4 [44] = DFFEAS(\uut_sampling|sft_r4 [45], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r4 [45]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r4 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[44] .lut_mask = "ff00";
defparam \uut_sampling|sft_r4[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_r4[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r4[44] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y3_N4
cyclone_lcell \uut_vga_ctrl|Add0~39 (
// Equation(s):
// \uut_vga_ctrl|Add0~39_combout  = \uut_vga_ctrl|x_cnt [4] $ !\uut_vga_ctrl|Add0~42 
// \uut_vga_ctrl|Add0~40  = CARRY(\uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|Add0~42COUT1_63 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|Add0~42 ),
	.cin1(\uut_vga_ctrl|Add0~42COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add0~39_combout ),
	.regout(),
	.cout(\uut_vga_ctrl|Add0~40 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add0~39 .cin0_used = "true";
defparam \uut_vga_ctrl|Add0~39 .cin1_used = "true";
defparam \uut_vga_ctrl|Add0~39 .lut_mask = "c30c";
defparam \uut_vga_ctrl|Add0~39 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add0~39 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add0~39 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add0~39 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add0~39 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N3
cyclone_lcell \uut_vga_ctrl|x_cnt[5] (
// Equation(s):
// \uut_vga_ctrl|x_cnt [5] = DFFEAS(\uut_vga_ctrl|Add0~37_combout  & (!\uut_vga_ctrl|Equal2~16_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|Add0~37_combout ),
	.datac(vcc),
	.datad(\uut_vga_ctrl|Equal2~16_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|x_cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[5] .lut_mask = "00cc";
defparam \uut_vga_ctrl|x_cnt[5] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[5] .output_mode = "reg_only";
defparam \uut_vga_ctrl|x_cnt[5] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[5] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|x_cnt[5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N0
cyclone_lcell \uut_vga_ctrl|x_cnt[6] (
// Equation(s):
// \uut_vga_ctrl|Add2~2  = D1_x_cnt[6] $ \uut_vga_ctrl|x_cnt [5]
// \uut_vga_ctrl|x_cnt [6] = DFFEAS(\uut_vga_ctrl|Add2~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|Add0~43_combout , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Add0~43_combout ),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add2~2 ),
	.regout(\uut_vga_ctrl|x_cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[6] .lut_mask = "0ff0";
defparam \uut_vga_ctrl|x_cnt[6] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[6] .output_mode = "reg_and_comb";
defparam \uut_vga_ctrl|x_cnt[6] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[6] .sum_lutc_input = "qfbk";
defparam \uut_vga_ctrl|x_cnt[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y11_N3
cyclone_lcell \uut_sampling|sft_ra[52] (
// Equation(s):
// \uut_sampling|sft_ra [52] = DFFEAS(\uut_sampling|sft_ra [53], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [53]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[52] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[52] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[52] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[52] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[52] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y11_N6
cyclone_lcell \uut_sampling|sft_ra[20] (
// Equation(s):
// \uut_vga_ctrl|Mux14~20  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_ra[20] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_ra [52] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [20] = DFFEAS(\uut_vga_ctrl|Mux14~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_ra [52]),
	.datac(\uut_sampling|sft_ra [21]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~20 ),
	.regout(\uut_sampling|sft_ra [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[20] .lut_mask = "aae4";
defparam \uut_sampling|sft_ra[20] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y11_N9
cyclone_lcell \uut_sampling|sft_ra[19] (
// Equation(s):
// \uut_sampling|sft_ra [19] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [20]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[19] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[19] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N6
cyclone_lcell \uut_sampling|sft_ra[18] (
// Equation(s):
// \uut_sampling|sft_ra [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[18] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[18] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N1
cyclone_lcell \uut_sampling|sft_ra[17] (
// Equation(s):
// \uut_vga_ctrl|Mux14~31  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_ra[17]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_ra [49])
// \uut_sampling|sft_ra [17] = DFFEAS(\uut_vga_ctrl|Mux14~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [18]),
	.datad(\uut_sampling|sft_ra [49]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~31 ),
	.regout(\uut_sampling|sft_ra [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[17] .lut_mask = "b9a8";
defparam \uut_sampling|sft_ra[17] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N8
cyclone_lcell \uut_sampling|sft_ra[51] (
// Equation(s):
// \uut_vga_ctrl|Mux14~32  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~31  & \uut_sampling|sft_ra [19] # !\uut_vga_ctrl|Mux14~31  & (B1_sft_ra[51])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~31 )
// \uut_sampling|sft_ra [51] = DFFEAS(\uut_vga_ctrl|Mux14~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_ra [19]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [52]),
	.datad(\uut_vga_ctrl|Mux14~31 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~32 ),
	.regout(\uut_sampling|sft_ra [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[51] .lut_mask = "bbc0";
defparam \uut_sampling|sft_ra[51] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N9
cyclone_lcell \uut_sampling|sft_ra[50] (
// Equation(s):
// \uut_sampling|sft_ra [50] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [51]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[50] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[50] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[50] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[50] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N3
cyclone_lcell \uut_sampling|sft_ra[49] (
// Equation(s):
// \uut_sampling|sft_ra [49] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [50]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[49] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[49] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y10_N1
cyclone_lcell \uut_sampling|sft_ra[48] (
// Equation(s):
// \uut_vga_ctrl|Mux14~4  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & (B1_sft_ra[48]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_ra [32])
// \uut_sampling|sft_ra [48] = DFFEAS(\uut_vga_ctrl|Mux14~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_ra [32]),
	.datac(\uut_sampling|sft_ra [49]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~4 ),
	.regout(\uut_sampling|sft_ra [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[48] .lut_mask = "fa44";
defparam \uut_sampling|sft_ra[48] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N7
cyclone_lcell \uut_sampling|sft_ra[16] (
// Equation(s):
// \uut_sampling|sft_ra [16] = DFFEAS(\uut_sampling|sft_ra [17], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [17]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[16] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[16] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[16] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y9_N1
cyclone_lcell \uut_sampling|sft_ra[15] (
// Equation(s):
// \uut_sampling|sft_ra [15] = DFFEAS(\uut_sampling|sft_ra [16], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[15] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[15] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y11_N9
cyclone_lcell \uut_sampling|sft_ra[29] (
// Equation(s):
// \uut_vga_ctrl|Mux14~17  = \uut_vga_ctrl|Add2~2  & (B1_sft_ra[29] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_ra [21] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [29] = DFFEAS(\uut_vga_ctrl|Mux14~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_ra [21]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_ra [30]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~17 ),
	.regout(\uut_sampling|sft_ra [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[29] .lut_mask = "cce2";
defparam \uut_sampling|sft_ra[29] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[29] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[29] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[29] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_123
cyclone_io \signal[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_ra [63]),
	.padio(signal[10]));
// synopsys translate_off
defparam \signal[10]~I .input_async_reset = "clear";
defparam \signal[10]~I .input_power_up = "low";
defparam \signal[10]~I .input_register_mode = "register";
defparam \signal[10]~I .input_sync_reset = "none";
defparam \signal[10]~I .oe_async_reset = "none";
defparam \signal[10]~I .oe_power_up = "low";
defparam \signal[10]~I .oe_register_mode = "none";
defparam \signal[10]~I .oe_sync_reset = "none";
defparam \signal[10]~I .operation_mode = "input";
defparam \signal[10]~I .output_async_reset = "none";
defparam \signal[10]~I .output_power_up = "low";
defparam \signal[10]~I .output_register_mode = "none";
defparam \signal[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X24_Y12_N5
cyclone_lcell \uut_sampling|sft_ra[28] (
// Equation(s):
// \uut_vga_ctrl|Mux14~27  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_ra[28]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_ra [60])
// \uut_sampling|sft_ra [28] = DFFEAS(\uut_vga_ctrl|Mux14~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [29]),
	.datad(\uut_sampling|sft_ra [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~27 ),
	.regout(\uut_sampling|sft_ra [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[28] .lut_mask = "b9a8";
defparam \uut_sampling|sft_ra[28] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y12_N0
cyclone_lcell \uut_sampling|sft_ra[62] (
// Equation(s):
// \uut_vga_ctrl|Mux14~28  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~27  & \uut_sampling|sft_ra [30] # !\uut_vga_ctrl|Mux14~27  & (B1_sft_ra[62])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~27 )
// \uut_sampling|sft_ra [62] = DFFEAS(\uut_vga_ctrl|Mux14~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_ra [30]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [63]),
	.datad(\uut_vga_ctrl|Mux14~27 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~28 ),
	.regout(\uut_sampling|sft_ra [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[62] .lut_mask = "bbc0";
defparam \uut_sampling|sft_ra[62] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[62] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[62] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y12_N1
cyclone_lcell \uut_sampling|sft_ra[61] (
// Equation(s):
// \uut_sampling|sft_ra [61] = DFFEAS(\uut_sampling|sft_ra [62], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [62]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[61] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[61] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[61] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y12_N4
cyclone_lcell \uut_sampling|sft_ra[60] (
// Equation(s):
// \uut_sampling|sft_ra [60] = DFFEAS(\uut_sampling|sft_ra [61], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [61]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[60] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[60] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[60] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[60] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[60] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y12_N6
cyclone_lcell \uut_sampling|sft_ra[27] (
// Equation(s):
// \uut_sampling|sft_ra [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[27] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[27] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y12_N7
cyclone_lcell \uut_sampling|sft_ra[26] (
// Equation(s):
// \uut_sampling|sft_ra [26] = DFFEAS(\uut_sampling|sft_ra [27], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[26] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[26] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[26] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y12_N2
cyclone_lcell \uut_sampling|sft_ra[25] (
// Equation(s):
// \uut_vga_ctrl|Mux14~38  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_ra[25]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_ra [57])
// \uut_sampling|sft_ra [25] = DFFEAS(\uut_vga_ctrl|Mux14~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [26]),
	.datad(\uut_sampling|sft_ra [57]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~38 ),
	.regout(\uut_sampling|sft_ra [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[25] .lut_mask = "b9a8";
defparam \uut_sampling|sft_ra[25] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[25] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[25] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y12_N8
cyclone_lcell \uut_sampling|sft_ra[59] (
// Equation(s):
// \uut_vga_ctrl|Mux14~39  = \uut_vga_ctrl|Mux14~38  & (\uut_sampling|sft_ra [27] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~38  & \uut_vga_ctrl|x_cnt [4] & B1_sft_ra[59]
// \uut_sampling|sft_ra [59] = DFFEAS(\uut_vga_ctrl|Mux14~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~38 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [60]),
	.datad(\uut_sampling|sft_ra [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~39 ),
	.regout(\uut_sampling|sft_ra [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[59] .lut_mask = "ea62";
defparam \uut_sampling|sft_ra[59] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[59] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[59] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y12_N9
cyclone_lcell \uut_sampling|sft_ra[58] (
// Equation(s):
// \uut_sampling|sft_ra [58] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [59]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[58] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[58] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[58] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[58] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y12_N3
cyclone_lcell \uut_sampling|sft_ra[57] (
// Equation(s):
// \uut_sampling|sft_ra [57] = DFFEAS(\uut_sampling|sft_ra [58], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[57] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[57] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[57] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y10_N3
cyclone_lcell \uut_sampling|sft_ra[24] (
// Equation(s):
// \uut_vga_ctrl|Mux14~7  = \uut_vga_ctrl|Add2~3  & (B1_sft_ra[24] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_ra [8] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [24] = DFFEAS(\uut_vga_ctrl|Mux14~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_ra [8]),
	.datac(\uut_sampling|sft_ra [25]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~7 ),
	.regout(\uut_sampling|sft_ra [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[24] .lut_mask = "aae4";
defparam \uut_sampling|sft_ra[24] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y9_N0
cyclone_lcell \uut_sampling|sft_ra[14] (
// Equation(s):
// \uut_sampling|sft_ra [14] = DFFEAS(\uut_sampling|sft_ra [15], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [15]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[14] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[14] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[14] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[14] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[14] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y9_N8
cyclone_lcell \uut_sampling|sft_ra[13] (
// Equation(s):
// \uut_vga_ctrl|Mux14~10  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_ra[13]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_ra [5])
// \uut_sampling|sft_ra [13] = DFFEAS(\uut_vga_ctrl|Mux14~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [14]),
	.datad(\uut_sampling|sft_ra [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~10 ),
	.regout(\uut_sampling|sft_ra [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[13] .lut_mask = "b9a8";
defparam \uut_sampling|sft_ra[13] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y9_N9
cyclone_lcell \uut_sampling|sft_ra[12] (
// Equation(s):
// \uut_vga_ctrl|Mux14~22  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_ra[12]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_ra [44])
// \uut_sampling|sft_ra [12] = DFFEAS(\uut_vga_ctrl|Mux14~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [13]),
	.datad(\uut_sampling|sft_ra [44]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~22 ),
	.regout(\uut_sampling|sft_ra [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[12] .lut_mask = "b9a8";
defparam \uut_sampling|sft_ra[12] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y9_N6
cyclone_lcell \uut_sampling|sft_ra[47] (
// Equation(s):
// \uut_sampling|sft_ra [47] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [48]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[47] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[47] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[47] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[47] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y9_N6
cyclone_lcell \uut_sampling|sft_ra[46] (
// Equation(s):
// \uut_vga_ctrl|Mux14~23  = \uut_vga_ctrl|Mux14~22  & (\uut_sampling|sft_ra [14] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~22  & \uut_vga_ctrl|x_cnt [4] & B1_sft_ra[46]
// \uut_sampling|sft_ra [46] = DFFEAS(\uut_vga_ctrl|Mux14~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~22 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [47]),
	.datad(\uut_sampling|sft_ra [14]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~23 ),
	.regout(\uut_sampling|sft_ra [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[46] .lut_mask = "ea62";
defparam \uut_sampling|sft_ra[46] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y9_N3
cyclone_lcell \uut_sampling|sft_ra[36] (
// Equation(s):
// \uut_sampling|sft_ra [36] = DFFEAS(\uut_sampling|sft_ra [37], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[36] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[36] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[36] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X25_Y9_N7
cyclone_lcell \uut_sampling|sft_ra[4] (
// Equation(s):
// \uut_vga_ctrl|Mux14~24  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_ra[4]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_ra [36])
// \uut_sampling|sft_ra [4] = DFFEAS(\uut_vga_ctrl|Mux14~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [5]),
	.datad(\uut_sampling|sft_ra [36]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~24 ),
	.regout(\uut_sampling|sft_ra [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[4] .lut_mask = "b9a8";
defparam \uut_sampling|sft_ra[4] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[4] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[4] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y9_N1
cyclone_lcell \uut_sampling|sft_ra[45] (
// Equation(s):
// \uut_vga_ctrl|Mux14~14  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_ra[45]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_ra [37])
// \uut_sampling|sft_ra [45] = DFFEAS(\uut_vga_ctrl|Mux14~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [46]),
	.datad(\uut_sampling|sft_ra [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~14 ),
	.regout(\uut_sampling|sft_ra [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[45] .lut_mask = "b9a8";
defparam \uut_sampling|sft_ra[45] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[45] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[45] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y10_N7
cyclone_lcell \uut_sampling|sft_ra[56] (
// Equation(s):
// \uut_vga_ctrl|Mux14~0  = \uut_vga_ctrl|Add2~3  & (B1_sft_ra[56] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_ra [40] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [56] = DFFEAS(\uut_vga_ctrl|Mux14~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_ra [40]),
	.datac(\uut_sampling|sft_ra [57]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~0 ),
	.regout(\uut_sampling|sft_ra [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[56] .lut_mask = "aae4";
defparam \uut_sampling|sft_ra[56] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y9_N2
cyclone_lcell \uut_sampling|sft_ra[9] (
// Equation(s):
// \uut_vga_ctrl|Mux14~33  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_ra[9]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_ra [41])
// \uut_sampling|sft_ra [9] = DFFEAS(\uut_vga_ctrl|Mux14~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [10]),
	.datad(\uut_sampling|sft_ra [41]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~33 ),
	.regout(\uut_sampling|sft_ra [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[9] .lut_mask = "b9a8";
defparam \uut_sampling|sft_ra[9] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[9] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[9] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y9_N7
cyclone_lcell \uut_sampling|sft_ra[43] (
// Equation(s):
// \uut_vga_ctrl|Mux14~34  = \uut_vga_ctrl|Mux14~33  & (\uut_sampling|sft_ra [11] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~33  & \uut_vga_ctrl|x_cnt [4] & B1_sft_ra[43]
// \uut_sampling|sft_ra [43] = DFFEAS(\uut_vga_ctrl|Mux14~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~33 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [44]),
	.datad(\uut_sampling|sft_ra [11]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~34 ),
	.regout(\uut_sampling|sft_ra [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[43] .lut_mask = "ea62";
defparam \uut_sampling|sft_ra[43] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y10_N2
cyclone_lcell \uut_sampling|sft_ra[42] (
// Equation(s):
// \uut_vga_ctrl|Mux14~1  = \uut_vga_ctrl|Mux14~0  & (\uut_sampling|sft_ra [58] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~0  & (B1_sft_ra[42] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [42] = DFFEAS(\uut_vga_ctrl|Mux14~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~0 ),
	.datab(\uut_sampling|sft_ra [58]),
	.datac(\uut_sampling|sft_ra [43]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~1 ),
	.regout(\uut_sampling|sft_ra [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[42] .lut_mask = "d8aa";
defparam \uut_sampling|sft_ra[42] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y9_N2
cyclone_lcell \uut_sampling|sft_ra[41] (
// Equation(s):
// \uut_sampling|sft_ra [41] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [42]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[41] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[41] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[41] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[41] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y9_N8
cyclone_lcell \uut_sampling|sft_ra[40] (
// Equation(s):
// \uut_sampling|sft_ra [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[40] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[40] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y9_N2
cyclone_lcell \uut_sampling|sft_ra[39] (
// Equation(s):
// \uut_vga_ctrl|Mux14~15  = \uut_vga_ctrl|Mux14~14  & (\uut_sampling|sft_ra [47] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~14  & \uut_vga_ctrl|x_cnt [4] & B1_sft_ra[39]
// \uut_sampling|sft_ra [39] = DFFEAS(\uut_vga_ctrl|Mux14~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~14 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [40]),
	.datad(\uut_sampling|sft_ra [47]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~15 ),
	.regout(\uut_sampling|sft_ra [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[39] .lut_mask = "ea62";
defparam \uut_sampling|sft_ra[39] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[39] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[39] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y9_N9
cyclone_lcell \uut_sampling|sft_ra[38] (
// Equation(s):
// \uut_vga_ctrl|Mux14~25  = \uut_vga_ctrl|Mux14~24  & (\uut_sampling|sft_ra [6] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~24  & (B1_sft_ra[38] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [38] = DFFEAS(\uut_vga_ctrl|Mux14~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~24 ),
	.datab(\uut_sampling|sft_ra [6]),
	.datac(\uut_sampling|sft_ra [39]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~25 ),
	.regout(\uut_sampling|sft_ra [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[38] .lut_mask = "d8aa";
defparam \uut_sampling|sft_ra[38] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[38] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[38] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y9_N4
cyclone_lcell \uut_sampling|sft_ra[37] (
// Equation(s):
// \uut_sampling|sft_ra [37] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [38]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[37] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[37] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y9_N5
cyclone_lcell \uut_sampling|sft_ra[44] (
// Equation(s):
// \uut_sampling|sft_ra [44] = DFFEAS(\uut_sampling|sft_ra [45], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [45]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[44] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[44] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[44] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y9_N3
cyclone_lcell \uut_sampling|sft_ra[11] (
// Equation(s):
// \uut_sampling|sft_ra [11] = DFFEAS(\uut_sampling|sft_ra [12], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [12]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[11] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[11] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[11] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y10_N0
cyclone_lcell \uut_sampling|sft_ra[10] (
// Equation(s):
// \uut_vga_ctrl|Mux14~8  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~7  & (\uut_sampling|sft_ra [26]) # !\uut_vga_ctrl|Mux14~7  & B1_sft_ra[10]) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux14~7 
// \uut_sampling|sft_ra [10] = DFFEAS(\uut_vga_ctrl|Mux14~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Mux14~7 ),
	.datac(\uut_sampling|sft_ra [11]),
	.datad(\uut_sampling|sft_ra [26]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~8 ),
	.regout(\uut_sampling|sft_ra [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[10] .lut_mask = "ec64";
defparam \uut_sampling|sft_ra[10] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y9_N6
cyclone_lcell \uut_sampling|sft_ra[8] (
// Equation(s):
// \uut_sampling|sft_ra [8] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [9]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[8] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[8] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y9_N4
cyclone_lcell \uut_sampling|sft_ra[7] (
// Equation(s):
// \uut_vga_ctrl|Mux14~11  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~10  & \uut_sampling|sft_ra [15] # !\uut_vga_ctrl|Mux14~10  & (B1_sft_ra[7])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~10 )
// \uut_sampling|sft_ra [7] = DFFEAS(\uut_vga_ctrl|Mux14~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_ra [15]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [8]),
	.datad(\uut_vga_ctrl|Mux14~10 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~11 ),
	.regout(\uut_sampling|sft_ra [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[7] .lut_mask = "bbc0";
defparam \uut_sampling|sft_ra[7] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[7] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[7] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y9_N0
cyclone_lcell \uut_sampling|sft_ra[6] (
// Equation(s):
// \uut_sampling|sft_ra [6] = DFFEAS(\uut_sampling|sft_ra [7], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [7]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[6] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[6] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[6] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[6] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[6] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X25_Y9_N8
cyclone_lcell \uut_sampling|sft_ra[5] (
// Equation(s):
// \uut_sampling|sft_ra [5] = DFFEAS(\uut_sampling|sft_ra [6], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [6]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[5] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[5] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[5] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[5] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X25_Y9_N5
cyclone_lcell \uut_sampling|sft_ra[3] (
// Equation(s):
// \uut_sampling|sft_ra [3] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [4]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[3] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[3] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[3] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[3] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N2
cyclone_lcell \uut_sampling|sft_ra[1] (
// Equation(s):
// \uut_vga_ctrl|Mux14~35  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_ra[1] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_ra [33] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [1] = DFFEAS(\uut_vga_ctrl|Mux14~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_ra [33]),
	.datac(\uut_sampling|sft_ra [2]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~35 ),
	.regout(\uut_sampling|sft_ra [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[1] .lut_mask = "aae4";
defparam \uut_sampling|sft_ra[1] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N0
cyclone_lcell \uut_sampling|sft_ra[0] (
// Equation(s):
// \uut_vga_ctrl|Mux14~2  = \uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_ra [16] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & (B1_sft_ra[0] & !\uut_vga_ctrl|x_cnt [4])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_ra [16]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_ra [1]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~2 ),
	.regout(\uut_sampling|sft_ra [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[0] .lut_mask = "ccb8";
defparam \uut_sampling|sft_ra[0] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_ra[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N4
cyclone_lcell \uut_sampling|sft_ra[2] (
// Equation(s):
// \uut_vga_ctrl|Mux14~3  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~2  & \uut_sampling|sft_ra [18] # !\uut_vga_ctrl|Mux14~2  & (B1_sft_ra[2])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~2 )
// \uut_sampling|sft_ra [2] = DFFEAS(\uut_vga_ctrl|Mux14~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_ra [18]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [3]),
	.datad(\uut_vga_ctrl|Mux14~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~3 ),
	.regout(\uut_sampling|sft_ra [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[2] .lut_mask = "bbc0";
defparam \uut_sampling|sft_ra[2] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[2] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[2] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y10_N5
cyclone_lcell \uut_sampling|sft_ra[35] (
// Equation(s):
// \uut_vga_ctrl|Mux14~36  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~35  & \uut_sampling|sft_ra [3] # !\uut_vga_ctrl|Mux14~35  & (B1_sft_ra[35])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~35 )
// \uut_sampling|sft_ra [35] = DFFEAS(\uut_vga_ctrl|Mux14~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_ra [3]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_ra [36]),
	.datad(\uut_vga_ctrl|Mux14~35 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~36 ),
	.regout(\uut_sampling|sft_ra [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[35] .lut_mask = "bbc0";
defparam \uut_sampling|sft_ra[35] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y10_N6
cyclone_lcell \uut_sampling|sft_ra[34] (
// Equation(s):
// \uut_vga_ctrl|Mux14~5  = \uut_vga_ctrl|Mux14~4  & (\uut_sampling|sft_ra [50] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~4  & (B1_sft_ra[34] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [34] = DFFEAS(\uut_vga_ctrl|Mux14~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~4 ),
	.datab(\uut_sampling|sft_ra [50]),
	.datac(\uut_sampling|sft_ra [35]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~5 ),
	.regout(\uut_sampling|sft_ra [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[34] .lut_mask = "d8aa";
defparam \uut_sampling|sft_ra[34] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[34] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[34] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y10_N9
cyclone_lcell \uut_sampling|sft_ra[33] (
// Equation(s):
// \uut_sampling|sft_ra [33] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [34]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[33] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[33] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y10_N4
cyclone_lcell \uut_sampling|sft_ra[32] (
// Equation(s):
// \uut_sampling|sft_ra [32] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [33]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[32] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[32] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y11_N5
cyclone_lcell \uut_sampling|sft_ra[31] (
// Equation(s):
// \uut_sampling|sft_ra [31] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [32]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[31] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[31] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y11_N6
cyclone_lcell \uut_sampling|sft_ra[30] (
// Equation(s):
// \uut_sampling|sft_ra [30] = DFFEAS(\uut_sampling|sft_ra [31], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [31]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[30] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[30] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[30] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y11_N2
cyclone_lcell \uut_sampling|sft_ra[23] (
// Equation(s):
// \uut_vga_ctrl|Mux14~18  = \uut_vga_ctrl|Mux14~17  & (\uut_sampling|sft_ra [31] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~17  & (B1_sft_ra[23] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [23] = DFFEAS(\uut_vga_ctrl|Mux14~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~17 ),
	.datab(\uut_sampling|sft_ra [31]),
	.datac(\uut_sampling|sft_ra [24]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~18 ),
	.regout(\uut_sampling|sft_ra [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[23] .lut_mask = "d8aa";
defparam \uut_sampling|sft_ra[23] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y11_N4
cyclone_lcell \uut_sampling|sft_ra[22] (
// Equation(s):
// \uut_sampling|sft_ra [22] = DFFEAS(\uut_sampling|sft_ra [23], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_ra [23]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[22] .lut_mask = "ff00";
defparam \uut_sampling|sft_ra[22] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[22] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[22] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[22] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y11_N8
cyclone_lcell \uut_sampling|sft_ra[21] (
// Equation(s):
// \uut_sampling|sft_ra [21] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [22]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[21] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[21] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[21] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[21] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y11_N1
cyclone_lcell \uut_vga_ctrl|x_cnt[4] (
// Equation(s):
// \uut_vga_ctrl|Mux14~12  = \uut_vga_ctrl|Add2~2  & (D1_x_cnt[4] # \uut_sampling|sft_ra [61]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_ra [53] & !D1_x_cnt[4]
// \uut_vga_ctrl|x_cnt [4] = DFFEAS(\uut_vga_ctrl|Mux14~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|Add0~39_combout , , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_ra [53]),
	.datac(\uut_vga_ctrl|Add0~39_combout ),
	.datad(\uut_sampling|sft_ra [61]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~12 ),
	.regout(\uut_vga_ctrl|x_cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|x_cnt[4] .lut_mask = "aea4";
defparam \uut_vga_ctrl|x_cnt[4] .operation_mode = "normal";
defparam \uut_vga_ctrl|x_cnt[4] .output_mode = "reg_and_comb";
defparam \uut_vga_ctrl|x_cnt[4] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|x_cnt[4] .sum_lutc_input = "qfbk";
defparam \uut_vga_ctrl|x_cnt[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y11_N2
cyclone_lcell \uut_sampling|sft_ra[55] (
// Equation(s):
// \uut_vga_ctrl|Mux14~13  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~12  & \uut_sampling|sft_ra [63] # !\uut_vga_ctrl|Mux14~12  & (B1_sft_ra[55])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux14~12 )
// \uut_sampling|sft_ra [55] = DFFEAS(\uut_vga_ctrl|Mux14~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_ra [63]),
	.datac(\uut_sampling|sft_ra [56]),
	.datad(\uut_vga_ctrl|Mux14~12 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~13 ),
	.regout(\uut_sampling|sft_ra [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[55] .lut_mask = "dda0";
defparam \uut_sampling|sft_ra[55] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y11_N7
cyclone_lcell \uut_sampling|sft_ra[54] (
// Equation(s):
// \uut_vga_ctrl|Mux14~21  = \uut_vga_ctrl|Mux14~20  & (\uut_sampling|sft_ra [22] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux14~20  & (B1_sft_ra[54] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_ra [54] = DFFEAS(\uut_vga_ctrl|Mux14~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux14~20 ),
	.datab(\uut_sampling|sft_ra [22]),
	.datac(\uut_sampling|sft_ra [55]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~21 ),
	.regout(\uut_sampling|sft_ra [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[54] .lut_mask = "d8aa";
defparam \uut_sampling|sft_ra[54] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[54] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_ra[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[54] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_ra[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y11_N5
cyclone_lcell \uut_sampling|sft_ra[53] (
// Equation(s):
// \uut_sampling|sft_ra [53] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_ra [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_ra [54]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_ra [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_ra[53] .lut_mask = "0000";
defparam \uut_sampling|sft_ra[53] .operation_mode = "normal";
defparam \uut_sampling|sft_ra[53] .output_mode = "reg_only";
defparam \uut_sampling|sft_ra[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_ra[53] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_ra[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y4_N2
cyclone_lcell \uut_vga_ctrl|Equal2~5 (
// Equation(s):
// \uut_vga_ctrl|Equal2~5_combout  = !\uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~5 .lut_mask = "0011";
defparam \uut_vga_ctrl|Equal2~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N2
cyclone_lcell \uut_vga_ctrl|Equal2~6 (
// Equation(s):
// \uut_vga_ctrl|Equal2~6_combout  = !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~6 .lut_mask = "0404";
defparam \uut_vga_ctrl|Equal2~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N4
cyclone_lcell \uut_vga_ctrl|hsync_r~2 (
// Equation(s):
// \uut_vga_ctrl|hsync_r~2_combout  = \uut_vga_ctrl|x_cnt [0] & (!\uut_vga_ctrl|hsync_r~regout ) # !\uut_vga_ctrl|x_cnt [0] & \uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|Equal2~6_combout  # !\uut_vga_ctrl|hsync_r~regout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|Equal2~6_combout ),
	.datac(\uut_vga_ctrl|x_cnt [0]),
	.datad(\uut_vga_ctrl|hsync_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|hsync_r~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|hsync_r~2 .lut_mask = "08fa";
defparam \uut_vga_ctrl|hsync_r~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|hsync_r~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|hsync_r~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|hsync_r~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|hsync_r~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N3
cyclone_lcell \uut_vga_ctrl|dis_ch~0 (
// Equation(s):
// \uut_vga_ctrl|dis_ch~0_combout  = !\uut_vga_ctrl|x_cnt [8] & (!\uut_vga_ctrl|x_cnt [9])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_ch~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_ch~0 .lut_mask = "0055";
defparam \uut_vga_ctrl|dis_ch~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_ch~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_ch~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_ch~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_ch~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N3
cyclone_lcell \uut_vga_ctrl|Equal2~4 (
// Equation(s):
// \uut_vga_ctrl|Equal2~4_combout  = !\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|dis_ch~0_combout  & !\uut_vga_ctrl|x_cnt [2] & !\uut_vga_ctrl|x_cnt [1]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [7]),
	.datab(\uut_vga_ctrl|dis_ch~0_combout ),
	.datac(\uut_vga_ctrl|x_cnt [2]),
	.datad(\uut_vga_ctrl|x_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~4 .lut_mask = "0004";
defparam \uut_vga_ctrl|Equal2~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N1
cyclone_lcell \uut_vga_ctrl|hsync_r (
// Equation(s):
// \uut_vga_ctrl|hsync_r~regout  = DFFEAS(\uut_vga_ctrl|Equal2~4_combout  & !\uut_vga_ctrl|hsync_r~2_combout  & (\uut_vga_ctrl|Equal2~5_combout  # \uut_vga_ctrl|hsync_r~regout ) # !\uut_vga_ctrl|Equal2~4_combout  & (\uut_vga_ctrl|hsync_r~regout ), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Equal2~5_combout ),
	.datab(\uut_vga_ctrl|hsync_r~regout ),
	.datac(\uut_vga_ctrl|hsync_r~2_combout ),
	.datad(\uut_vga_ctrl|Equal2~4_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|hsync_r~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|hsync_r .lut_mask = "0ecc";
defparam \uut_vga_ctrl|hsync_r .operation_mode = "normal";
defparam \uut_vga_ctrl|hsync_r .output_mode = "reg_only";
defparam \uut_vga_ctrl|hsync_r .register_cascade_mode = "off";
defparam \uut_vga_ctrl|hsync_r .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|hsync_r .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y3_N0
cyclone_lcell \uut_vga_ctrl|y_cnt[0] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [0] = DFFEAS(\uut_vga_ctrl|Equal2~16_combout  $ \uut_vga_ctrl|y_cnt [0], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[0]~35  = CARRY(\uut_vga_ctrl|Equal2~16_combout  & \uut_vga_ctrl|y_cnt [0])
// \uut_vga_ctrl|y_cnt[0]~35COUT1_50  = CARRY(\uut_vga_ctrl|Equal2~16_combout  & \uut_vga_ctrl|y_cnt [0])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Equal2~16_combout ),
	.datab(\uut_vga_ctrl|y_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [0]),
	.cout(),
	.cout0(\uut_vga_ctrl|y_cnt[0]~35 ),
	.cout1(\uut_vga_ctrl|y_cnt[0]~35COUT1_50 ));
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[0] .lut_mask = "6688";
defparam \uut_vga_ctrl|y_cnt[0] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[0] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[0] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[0] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|y_cnt[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y3_N1
cyclone_lcell \uut_vga_ctrl|y_cnt[1] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [1] = DFFEAS(\uut_vga_ctrl|y_cnt [1] $ (\uut_vga_ctrl|y_cnt[0]~35 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[1]~21  = CARRY(!\uut_vga_ctrl|y_cnt[0]~35  # !\uut_vga_ctrl|y_cnt [1])
// \uut_vga_ctrl|y_cnt[1]~21COUT1_52  = CARRY(!\uut_vga_ctrl|y_cnt[0]~35COUT1_50  # !\uut_vga_ctrl|y_cnt [1])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|y_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|y_cnt[0]~35 ),
	.cin1(\uut_vga_ctrl|y_cnt[0]~35COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [1]),
	.cout(),
	.cout0(\uut_vga_ctrl|y_cnt[1]~21 ),
	.cout1(\uut_vga_ctrl|y_cnt[1]~21COUT1_52 ));
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[1] .cin0_used = "true";
defparam \uut_vga_ctrl|y_cnt[1] .cin1_used = "true";
defparam \uut_vga_ctrl|y_cnt[1] .lut_mask = "5a5f";
defparam \uut_vga_ctrl|y_cnt[1] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[1] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[1] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[1] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y3_N2
cyclone_lcell \uut_vga_ctrl|y_cnt[2] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [2] = DFFEAS(\uut_vga_ctrl|y_cnt [2] $ (!\uut_vga_ctrl|y_cnt[1]~21 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[2]~29  = CARRY(\uut_vga_ctrl|y_cnt [2] & (!\uut_vga_ctrl|y_cnt[1]~21 ))
// \uut_vga_ctrl|y_cnt[2]~29COUT1_54  = CARRY(\uut_vga_ctrl|y_cnt [2] & (!\uut_vga_ctrl|y_cnt[1]~21COUT1_52 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|y_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|y_cnt[1]~21 ),
	.cin1(\uut_vga_ctrl|y_cnt[1]~21COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [2]),
	.cout(),
	.cout0(\uut_vga_ctrl|y_cnt[2]~29 ),
	.cout1(\uut_vga_ctrl|y_cnt[2]~29COUT1_54 ));
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[2] .cin0_used = "true";
defparam \uut_vga_ctrl|y_cnt[2] .cin1_used = "true";
defparam \uut_vga_ctrl|y_cnt[2] .lut_mask = "a50a";
defparam \uut_vga_ctrl|y_cnt[2] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[2] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[2] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[2] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y3_N3
cyclone_lcell \uut_vga_ctrl|y_cnt[3] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [3] = DFFEAS(\uut_vga_ctrl|y_cnt [3] $ \uut_vga_ctrl|y_cnt[2]~29 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[3]~31  = CARRY(!\uut_vga_ctrl|y_cnt[2]~29  # !\uut_vga_ctrl|y_cnt [3])
// \uut_vga_ctrl|y_cnt[3]~31COUT1_56  = CARRY(!\uut_vga_ctrl|y_cnt[2]~29COUT1_54  # !\uut_vga_ctrl|y_cnt [3])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|y_cnt[2]~29 ),
	.cin1(\uut_vga_ctrl|y_cnt[2]~29COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [3]),
	.cout(),
	.cout0(\uut_vga_ctrl|y_cnt[3]~31 ),
	.cout1(\uut_vga_ctrl|y_cnt[3]~31COUT1_56 ));
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[3] .cin0_used = "true";
defparam \uut_vga_ctrl|y_cnt[3] .cin1_used = "true";
defparam \uut_vga_ctrl|y_cnt[3] .lut_mask = "3c3f";
defparam \uut_vga_ctrl|y_cnt[3] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[3] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[3] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[3] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y3_N4
cyclone_lcell \uut_vga_ctrl|y_cnt[4] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [4] = DFFEAS(\uut_vga_ctrl|y_cnt [4] $ !\uut_vga_ctrl|y_cnt[3]~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[4]~33  = CARRY(\uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|y_cnt[3]~31COUT1_56 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|y_cnt[3]~31 ),
	.cin1(\uut_vga_ctrl|y_cnt[3]~31COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [4]),
	.cout(\uut_vga_ctrl|y_cnt[4]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[4] .cin0_used = "true";
defparam \uut_vga_ctrl|y_cnt[4] .cin1_used = "true";
defparam \uut_vga_ctrl|y_cnt[4] .lut_mask = "c30c";
defparam \uut_vga_ctrl|y_cnt[4] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[4] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[4] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[4] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y3_N5
cyclone_lcell \uut_vga_ctrl|y_cnt[5] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [5] = DFFEAS(\uut_vga_ctrl|y_cnt [5] $ \uut_vga_ctrl|y_cnt[4]~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[5]~39  = CARRY(!\uut_vga_ctrl|y_cnt[4]~33  # !\uut_vga_ctrl|y_cnt [5])
// \uut_vga_ctrl|y_cnt[5]~39COUT1_58  = CARRY(!\uut_vga_ctrl|y_cnt[4]~33  # !\uut_vga_ctrl|y_cnt [5])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|y_cnt[4]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [5]),
	.cout(),
	.cout0(\uut_vga_ctrl|y_cnt[5]~39 ),
	.cout1(\uut_vga_ctrl|y_cnt[5]~39COUT1_58 ));
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[5] .cin_used = "true";
defparam \uut_vga_ctrl|y_cnt[5] .lut_mask = "3c3f";
defparam \uut_vga_ctrl|y_cnt[5] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[5] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[5] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[5] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y3_N6
cyclone_lcell \uut_vga_ctrl|y_cnt[6] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [6] = DFFEAS(\uut_vga_ctrl|y_cnt [6] $ (!(!\uut_vga_ctrl|y_cnt[4]~33  & \uut_vga_ctrl|y_cnt[5]~39 ) # (\uut_vga_ctrl|y_cnt[4]~33  & \uut_vga_ctrl|y_cnt[5]~39COUT1_58 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[6]~37  = CARRY(\uut_vga_ctrl|y_cnt [6] & (!\uut_vga_ctrl|y_cnt[5]~39 ))
// \uut_vga_ctrl|y_cnt[6]~37COUT1_60  = CARRY(\uut_vga_ctrl|y_cnt [6] & (!\uut_vga_ctrl|y_cnt[5]~39COUT1_58 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|y_cnt[4]~33 ),
	.cin0(\uut_vga_ctrl|y_cnt[5]~39 ),
	.cin1(\uut_vga_ctrl|y_cnt[5]~39COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [6]),
	.cout(),
	.cout0(\uut_vga_ctrl|y_cnt[6]~37 ),
	.cout1(\uut_vga_ctrl|y_cnt[6]~37COUT1_60 ));
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[6] .cin0_used = "true";
defparam \uut_vga_ctrl|y_cnt[6] .cin1_used = "true";
defparam \uut_vga_ctrl|y_cnt[6] .cin_used = "true";
defparam \uut_vga_ctrl|y_cnt[6] .lut_mask = "a50a";
defparam \uut_vga_ctrl|y_cnt[6] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[6] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[6] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[6] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y3_N7
cyclone_lcell \uut_vga_ctrl|y_cnt[7] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [7] = DFFEAS(\uut_vga_ctrl|y_cnt [7] $ ((!\uut_vga_ctrl|y_cnt[4]~33  & \uut_vga_ctrl|y_cnt[6]~37 ) # (\uut_vga_ctrl|y_cnt[4]~33  & \uut_vga_ctrl|y_cnt[6]~37COUT1_60 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[7]~25  = CARRY(!\uut_vga_ctrl|y_cnt[6]~37  # !\uut_vga_ctrl|y_cnt [7])
// \uut_vga_ctrl|y_cnt[7]~25COUT1_62  = CARRY(!\uut_vga_ctrl|y_cnt[6]~37COUT1_60  # !\uut_vga_ctrl|y_cnt [7])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|y_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|y_cnt[4]~33 ),
	.cin0(\uut_vga_ctrl|y_cnt[6]~37 ),
	.cin1(\uut_vga_ctrl|y_cnt[6]~37COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [7]),
	.cout(),
	.cout0(\uut_vga_ctrl|y_cnt[7]~25 ),
	.cout1(\uut_vga_ctrl|y_cnt[7]~25COUT1_62 ));
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[7] .cin0_used = "true";
defparam \uut_vga_ctrl|y_cnt[7] .cin1_used = "true";
defparam \uut_vga_ctrl|y_cnt[7] .cin_used = "true";
defparam \uut_vga_ctrl|y_cnt[7] .lut_mask = "5a5f";
defparam \uut_vga_ctrl|y_cnt[7] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[7] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[7] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[7] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y3_N8
cyclone_lcell \uut_vga_ctrl|y_cnt[8] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [8] = DFFEAS(\uut_vga_ctrl|y_cnt [8] $ !(!\uut_vga_ctrl|y_cnt[4]~33  & \uut_vga_ctrl|y_cnt[7]~25 ) # (\uut_vga_ctrl|y_cnt[4]~33  & \uut_vga_ctrl|y_cnt[7]~25COUT1_62 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )
// \uut_vga_ctrl|y_cnt[8]~27  = CARRY(\uut_vga_ctrl|y_cnt [8] & !\uut_vga_ctrl|y_cnt[7]~25 )
// \uut_vga_ctrl|y_cnt[8]~27COUT1_64  = CARRY(\uut_vga_ctrl|y_cnt [8] & !\uut_vga_ctrl|y_cnt[7]~25COUT1_62 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|y_cnt[4]~33 ),
	.cin0(\uut_vga_ctrl|y_cnt[7]~25 ),
	.cin1(\uut_vga_ctrl|y_cnt[7]~25COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [8]),
	.cout(),
	.cout0(\uut_vga_ctrl|y_cnt[8]~27 ),
	.cout1(\uut_vga_ctrl|y_cnt[8]~27COUT1_64 ));
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[8] .cin0_used = "true";
defparam \uut_vga_ctrl|y_cnt[8] .cin1_used = "true";
defparam \uut_vga_ctrl|y_cnt[8] .cin_used = "true";
defparam \uut_vga_ctrl|y_cnt[8] .lut_mask = "c30c";
defparam \uut_vga_ctrl|y_cnt[8] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|y_cnt[8] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[8] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[8] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y4_N7
cyclone_lcell \uut_vga_ctrl|dis_topic~7 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~7_combout  = !\uut_vga_ctrl|y_cnt [8] & (!\uut_vga_ctrl|y_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|y_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~7 .lut_mask = "0055";
defparam \uut_vga_ctrl|dis_topic~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y3_N9
cyclone_lcell \uut_vga_ctrl|y_cnt[9] (
// Equation(s):
// \uut_vga_ctrl|y_cnt [9] = DFFEAS(\uut_vga_ctrl|y_cnt [9] $ ((!\uut_vga_ctrl|y_cnt[4]~33  & \uut_vga_ctrl|y_cnt[8]~27 ) # (\uut_vga_ctrl|y_cnt[4]~33  & \uut_vga_ctrl|y_cnt[8]~27COUT1_64 )), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal4~7_combout , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|y_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal4~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|y_cnt[4]~33 ),
	.cin0(\uut_vga_ctrl|y_cnt[8]~27 ),
	.cin1(\uut_vga_ctrl|y_cnt[8]~27COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|y_cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|y_cnt[9] .cin0_used = "true";
defparam \uut_vga_ctrl|y_cnt[9] .cin1_used = "true";
defparam \uut_vga_ctrl|y_cnt[9] .cin_used = "true";
defparam \uut_vga_ctrl|y_cnt[9] .lut_mask = "5a5a";
defparam \uut_vga_ctrl|y_cnt[9] .operation_mode = "normal";
defparam \uut_vga_ctrl|y_cnt[9] .output_mode = "reg_only";
defparam \uut_vga_ctrl|y_cnt[9] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|y_cnt[9] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|y_cnt[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y2_N8
cyclone_lcell \uut_vga_ctrl|Equal4~5 (
// Equation(s):
// \uut_vga_ctrl|Equal4~5_combout  = !\uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|y_cnt [9] & !\uut_vga_ctrl|y_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(\uut_vga_ctrl|y_cnt [6]),
	.datac(\uut_vga_ctrl|y_cnt [9]),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal4~5 .lut_mask = "0010";
defparam \uut_vga_ctrl|Equal4~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal4~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal4~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal4~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal4~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N9
cyclone_lcell \uut_vga_ctrl|Equal4~6 (
// Equation(s):
// \uut_vga_ctrl|Equal4~6_combout  = !\uut_vga_ctrl|y_cnt [1] & !\uut_vga_ctrl|y_cnt [0] & \uut_vga_ctrl|dis_topic~7_combout  & \uut_vga_ctrl|Equal4~5_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [1]),
	.datab(\uut_vga_ctrl|y_cnt [0]),
	.datac(\uut_vga_ctrl|dis_topic~7_combout ),
	.datad(\uut_vga_ctrl|Equal4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal4~6 .lut_mask = "1000";
defparam \uut_vga_ctrl|Equal4~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal4~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal4~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal4~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal4~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N4
cyclone_lcell \uut_vga_ctrl|Equal4~7 (
// Equation(s):
// \uut_vga_ctrl|Equal4~7_combout  = \uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|Equal4~6_combout  & \uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [2]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Equal4~6_combout ),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal4~7 .lut_mask = "a000";
defparam \uut_vga_ctrl|Equal4~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal4~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal4~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal4~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal4~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N7
cyclone_lcell \uut_vga_ctrl|LessThan52~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan52~0_combout  = !\uut_vga_ctrl|y_cnt [2] & !\uut_vga_ctrl|y_cnt [4] & (!\uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [2]),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan52~0 .lut_mask = "0011";
defparam \uut_vga_ctrl|LessThan52~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan52~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan52~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan52~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan52~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N2
cyclone_lcell \uut_vga_ctrl|dis_topic~0 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~0_combout  = !\uut_vga_ctrl|y_cnt [9] & !\uut_vga_ctrl|y_cnt [7] & !\uut_vga_ctrl|y_cnt [8]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|y_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~0 .lut_mask = "0003";
defparam \uut_vga_ctrl|dis_topic~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N2
cyclone_lcell \uut_vga_ctrl|Equal4~0 (
// Equation(s):
// \uut_vga_ctrl|Equal4~0_combout  = \uut_vga_ctrl|LessThan52~0_combout  & !\uut_vga_ctrl|y_cnt [6] & !\uut_vga_ctrl|y_cnt [0] & \uut_vga_ctrl|dis_topic~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan52~0_combout ),
	.datab(\uut_vga_ctrl|y_cnt [6]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|dis_topic~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal4~0 .lut_mask = "0200";
defparam \uut_vga_ctrl|Equal4~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal4~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal4~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal4~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N6
cyclone_lcell \uut_vga_ctrl|vsync_r (
// Equation(s):
// \uut_vga_ctrl|vsync_r~regout  = DFFEAS(\uut_vga_ctrl|Equal4~0_combout  & (\uut_vga_ctrl|y_cnt [5] & (\uut_vga_ctrl|vsync_r~regout ) # !\uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|y_cnt [1]) # !\uut_vga_ctrl|Equal4~0_combout  & (\uut_vga_ctrl|vsync_r~regout 
// ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Equal4~0_combout ),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|vsync_r~regout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|vsync_r~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vsync_r .lut_mask = "df02";
defparam \uut_vga_ctrl|vsync_r .operation_mode = "normal";
defparam \uut_vga_ctrl|vsync_r .output_mode = "reg_only";
defparam \uut_vga_ctrl|vsync_r .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vsync_r .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vsync_r .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N1
cyclone_lcell \uut_vga_ctrl|coordinate~0 (
// Equation(s):
// \uut_vga_ctrl|coordinate~0_combout  = !\uut_vga_ctrl|x_cnt [0] & (!\uut_vga_ctrl|x_cnt [1])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|coordinate~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|coordinate~0 .lut_mask = "0055";
defparam \uut_vga_ctrl|coordinate~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|coordinate~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|coordinate~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|coordinate~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|coordinate~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N9
cyclone_lcell \uut_vga_ctrl|dis_ch~2 (
// Equation(s):
// \uut_vga_ctrl|dis_ch~2_combout  = !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|coordinate~0_combout  # !\uut_vga_ctrl|x_cnt [2]) # !\uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|coordinate~0_combout ),
	.datab(\uut_vga_ctrl|x_cnt [2]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_ch~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_ch~2 .lut_mask = "0fbf";
defparam \uut_vga_ctrl|dis_ch~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_ch~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_ch~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_ch~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_ch~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N8
cyclone_lcell \uut_vga_ctrl|Equal2~7 (
// Equation(s):
// \uut_vga_ctrl|Equal2~7_combout  = \uut_vga_ctrl|x_cnt [2] & (\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~7 .lut_mask = "a0a0";
defparam \uut_vga_ctrl|Equal2~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N2
cyclone_lcell \uut_vga_ctrl|dis_ch~1 (
// Equation(s):
// \uut_vga_ctrl|dis_ch~1_combout  = !\uut_vga_ctrl|coordinate~0_combout  & \uut_vga_ctrl|Equal2~7_combout  & \uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|coordinate~0_combout ),
	.datab(\uut_vga_ctrl|Equal2~7_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_ch~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_ch~1 .lut_mask = "4000";
defparam \uut_vga_ctrl|dis_ch~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_ch~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_ch~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_ch~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_ch~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N3
cyclone_lcell \uut_vga_ctrl|dis_ch~3 (
// Equation(s):
// \uut_vga_ctrl|dis_ch~3_combout  = \uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|dis_ch~2_combout  & !\uut_vga_ctrl|x_cnt [5] # !\uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|dis_ch~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_ch~2_combout ),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|dis_ch~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_ch~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_ch~3 .lut_mask = "3b08";
defparam \uut_vga_ctrl|dis_ch~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_ch~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_ch~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_ch~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_ch~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N1
cyclone_lcell \uut_vga_ctrl|comb~74 (
// Equation(s):
// \uut_vga_ctrl|comb~74_combout  = \uut_vga_ctrl|y_cnt [8] & !\uut_vga_ctrl|y_cnt [6]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|y_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~74 .lut_mask = "00f0";
defparam \uut_vga_ctrl|comb~74 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~74 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~74 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~74 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~74 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N1
cyclone_lcell \uut_vga_ctrl|LessThan43~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan43~0_combout  = !\uut_vga_ctrl|y_cnt [5] & (!\uut_vga_ctrl|y_cnt [4] # !\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan43~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan43~0 .lut_mask = "1555";
defparam \uut_vga_ctrl|LessThan43~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan43~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan43~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan43~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan43~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N5
cyclone_lcell \uut_vga_ctrl|LessThan47~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan47~0_combout  = !\uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|y_cnt [4] & (!\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|y_cnt [4]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan47~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan47~0 .lut_mask = "0103";
defparam \uut_vga_ctrl|LessThan47~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan47~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan47~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan47~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan47~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N3
cyclone_lcell \uut_vga_ctrl|comb~76 (
// Equation(s):
// \uut_vga_ctrl|comb~76_combout  = !\uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|y_cnt [8] & \uut_vga_ctrl|y_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [7]),
	.datab(\uut_vga_ctrl|y_cnt [8]),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~76 .lut_mask = "4040";
defparam \uut_vga_ctrl|comb~76 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~76 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~76 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~76 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~76 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N4
cyclone_lcell \uut_vga_ctrl|comb~78 (
// Equation(s):
// \uut_vga_ctrl|comb~78_combout  = \uut_vga_ctrl|LessThan47~0_combout  # \uut_vga_ctrl|y_cnt [9] # !\uut_vga_ctrl|comb~76_combout  # !\uut_vga_ctrl|LessThan43~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan43~0_combout ),
	.datab(\uut_vga_ctrl|LessThan47~0_combout ),
	.datac(\uut_vga_ctrl|y_cnt [9]),
	.datad(\uut_vga_ctrl|comb~76_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~78 .lut_mask = "fdff";
defparam \uut_vga_ctrl|comb~78 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~78 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~78 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~78 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~78 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N1
cyclone_lcell \uut_vga_ctrl|LessThan49~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan49~0_combout  = \uut_vga_ctrl|y_cnt [5] & (\uut_vga_ctrl|y_cnt [3] # \uut_vga_ctrl|y_cnt [4] # \uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|y_cnt [4]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan49~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan49~0 .lut_mask = "ccc8";
defparam \uut_vga_ctrl|LessThan49~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan49~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan49~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan49~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan49~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N1
cyclone_lcell \uut_vga_ctrl|LessThan45~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan45~0_combout  = !\uut_vga_ctrl|y_cnt [3] & !\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|y_cnt [5] # !\uut_vga_ctrl|y_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan45~0 .lut_mask = "57ff";
defparam \uut_vga_ctrl|LessThan45~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan45~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan45~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan45~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan45~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N6
cyclone_lcell \uut_vga_ctrl|comb~77 (
// Equation(s):
// \uut_vga_ctrl|comb~77_combout  = \uut_vga_ctrl|y_cnt [9] # !\uut_vga_ctrl|comb~76_combout  # !\uut_vga_ctrl|LessThan45~0_combout  # !\uut_vga_ctrl|LessThan49~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan49~0_combout ),
	.datab(\uut_vga_ctrl|LessThan45~0_combout ),
	.datac(\uut_vga_ctrl|y_cnt [9]),
	.datad(\uut_vga_ctrl|comb~76_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~77 .lut_mask = "f7ff";
defparam \uut_vga_ctrl|comb~77 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~77 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~77 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~77 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~77 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N0
cyclone_lcell \uut_vga_ctrl|char_addr~221 (
// Equation(s):
// \uut_vga_ctrl|char_addr~221_combout  = \uut_vga_ctrl|comb~78_combout  & \uut_vga_ctrl|comb~77_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|comb~78_combout ),
	.datad(\uut_vga_ctrl|comb~77_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~221_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~221 .lut_mask = "f000";
defparam \uut_vga_ctrl|char_addr~221 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~221 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~221 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~221 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~221 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N5
cyclone_lcell \uut_vga_ctrl|LessThan53~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan53~0_combout  = !\uut_vga_ctrl|y_cnt [5] & (!\uut_vga_ctrl|y_cnt [3] & !\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|y_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan53~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan53~0 .lut_mask = "0057";
defparam \uut_vga_ctrl|LessThan53~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan53~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan53~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan53~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan53~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N3
cyclone_lcell \uut_vga_ctrl|comb~75 (
// Equation(s):
// \uut_vga_ctrl|comb~75_combout  = !\uut_vga_ctrl|LessThan53~0_combout  & !\uut_vga_ctrl|y_cnt [9] & \uut_vga_ctrl|y_cnt [7] & !\uut_vga_ctrl|LessThan49~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan53~0_combout ),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|LessThan49~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~75 .lut_mask = "0010";
defparam \uut_vga_ctrl|comb~75 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~75 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~75 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~75 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~75 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N3
cyclone_lcell \uut_vga_ctrl|LessThan52~1 (
// Equation(s):
// \uut_vga_ctrl|LessThan52~1_combout  = \uut_vga_ctrl|y_cnt [4] # \uut_vga_ctrl|y_cnt [3] # \uut_vga_ctrl|y_cnt [2] # \uut_vga_ctrl|y_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan52~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan52~1 .lut_mask = "fffe";
defparam \uut_vga_ctrl|LessThan52~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan52~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan52~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan52~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan52~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N1
cyclone_lcell \uut_vga_ctrl|comb~79 (
// Equation(s):
// \uut_vga_ctrl|comb~79_combout  = \uut_vga_ctrl|y_cnt [7] # \uut_vga_ctrl|y_cnt [9] # !\uut_vga_ctrl|y_cnt [8]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [7]),
	.datab(\uut_vga_ctrl|y_cnt [8]),
	.datac(\uut_vga_ctrl|y_cnt [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~79 .lut_mask = "fbfb";
defparam \uut_vga_ctrl|comb~79 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~79 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~79 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~79 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~79 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N2
cyclone_lcell \uut_vga_ctrl|comb~80 (
// Equation(s):
// \uut_vga_ctrl|comb~80_combout  = \uut_vga_ctrl|comb~79_combout  # \uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|LessThan52~1_combout  # !\uut_vga_ctrl|y_cnt [6] & (\uut_vga_ctrl|LessThan45~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan52~1_combout ),
	.datab(\uut_vga_ctrl|LessThan45~0_combout ),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|comb~79_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~80 .lut_mask = "ffac";
defparam \uut_vga_ctrl|comb~80 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~80 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~80 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~80 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~80 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N9
cyclone_lcell \uut_vga_ctrl|LessThan50~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan50~0_combout  = \uut_vga_ctrl|y_cnt [5] & (\uut_vga_ctrl|y_cnt [4] # \uut_vga_ctrl|y_cnt [3] & \uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan50~0 .lut_mask = "aa80";
defparam \uut_vga_ctrl|LessThan50~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan50~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan50~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan50~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan50~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N7
cyclone_lcell \uut_vga_ctrl|comb~81 (
// Equation(s):
// \uut_vga_ctrl|comb~81_combout  = !\uut_vga_ctrl|LessThan50~0_combout  & !\uut_vga_ctrl|y_cnt [9] & !\uut_vga_ctrl|y_cnt [7] & !\uut_vga_ctrl|LessThan43~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan50~0_combout ),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|LessThan43~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~81 .lut_mask = "0001";
defparam \uut_vga_ctrl|comb~81 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~81 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~81 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~81 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~81 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N8
cyclone_lcell \uut_vga_ctrl|char_addr~222 (
// Equation(s):
// \uut_vga_ctrl|char_addr~222_combout  = \uut_vga_ctrl|comb~80_combout  & (\uut_vga_ctrl|y_cnt [6] # !\uut_vga_ctrl|comb~81_combout  # !\uut_vga_ctrl|y_cnt [8])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|comb~80_combout ),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|comb~81_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~222_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~222 .lut_mask = "8ccc";
defparam \uut_vga_ctrl|char_addr~222 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~222 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~222 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~222 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~222 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N9
cyclone_lcell \uut_vga_ctrl|comb~82 (
// Equation(s):
// \uut_vga_ctrl|comb~82_combout  = \uut_vga_ctrl|comb~74_combout  & \uut_vga_ctrl|comb~75_combout  # !\uut_vga_ctrl|char_addr~222_combout  # !\uut_vga_ctrl|char_addr~221_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~74_combout ),
	.datab(\uut_vga_ctrl|char_addr~221_combout ),
	.datac(\uut_vga_ctrl|comb~75_combout ),
	.datad(\uut_vga_ctrl|char_addr~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~82 .lut_mask = "b3ff";
defparam \uut_vga_ctrl|comb~82 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~82 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~82 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~82 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~82 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N8
cyclone_lcell \uut_vga_ctrl|LessThan51~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan51~0_combout  = \uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|y_cnt [3] & \uut_vga_ctrl|y_cnt [2] & \uut_vga_ctrl|y_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan51~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan51~0 .lut_mask = "8000";
defparam \uut_vga_ctrl|LessThan51~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan51~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan51~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan51~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan51~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N2
cyclone_lcell \uut_vga_ctrl|comb~96 (
// Equation(s):
// \uut_vga_ctrl|comb~96_combout  = \uut_vga_ctrl|y_cnt [6] & (\uut_vga_ctrl|y_cnt [7] # !\uut_vga_ctrl|LessThan51~0_combout ) # !\uut_vga_ctrl|y_cnt [6] & (!\uut_vga_ctrl|LessThan47~0_combout  # !\uut_vga_ctrl|y_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|LessThan51~0_combout ),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|LessThan47~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~96 .lut_mask = "a7f7";
defparam \uut_vga_ctrl|comb~96 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~96 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~96 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~96 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~96 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N6
cyclone_lcell \uut_vga_ctrl|comb~91 (
// Equation(s):
// \uut_vga_ctrl|comb~91_combout  = \uut_vga_ctrl|y_cnt [8] & \uut_vga_ctrl|LessThan52~1_combout  & !\uut_vga_ctrl|y_cnt [9] & \uut_vga_ctrl|LessThan53~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|LessThan52~1_combout ),
	.datac(\uut_vga_ctrl|y_cnt [9]),
	.datad(\uut_vga_ctrl|LessThan53~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~91 .lut_mask = "0800";
defparam \uut_vga_ctrl|comb~91 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~91 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~91 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~91 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~91 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N4
cyclone_lcell \uut_vga_ctrl|comb~95 (
// Equation(s):
// \uut_vga_ctrl|comb~95_combout  = \uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|y_cnt [6]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|y_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~95_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~95 .lut_mask = "f000";
defparam \uut_vga_ctrl|comb~95 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~95 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~95 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~95 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~95 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N6
cyclone_lcell \uut_vga_ctrl|comb~93 (
// Equation(s):
// \uut_vga_ctrl|comb~93_combout  = \uut_vga_ctrl|LessThan50~0_combout  & \uut_vga_ctrl|y_cnt [7] & !\uut_vga_ctrl|LessThan51~0_combout  & !\uut_vga_ctrl|y_cnt [9]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan50~0_combout ),
	.datab(\uut_vga_ctrl|y_cnt [7]),
	.datac(\uut_vga_ctrl|LessThan51~0_combout ),
	.datad(\uut_vga_ctrl|y_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~93 .lut_mask = "0008";
defparam \uut_vga_ctrl|comb~93 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~93 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~93 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~93 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~93 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N6
cyclone_lcell \uut_vga_ctrl|char_addr[0]~226 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~226_combout  = \uut_vga_ctrl|comb~91_combout  & !\uut_vga_ctrl|comb~95_combout  & (!\uut_vga_ctrl|comb~74_combout  # !\uut_vga_ctrl|comb~93_combout ) # !\uut_vga_ctrl|comb~91_combout  & (!\uut_vga_ctrl|comb~74_combout  # 
// !\uut_vga_ctrl|comb~93_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~91_combout ),
	.datab(\uut_vga_ctrl|comb~95_combout ),
	.datac(\uut_vga_ctrl|comb~93_combout ),
	.datad(\uut_vga_ctrl|comb~74_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~226_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~226 .lut_mask = "0777";
defparam \uut_vga_ctrl|char_addr[0]~226 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~226 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~226 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~226 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~226 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N5
cyclone_lcell \uut_vga_ctrl|char_addr~274 (
// Equation(s):
// \uut_vga_ctrl|char_addr~274_combout  = \uut_vga_ctrl|char_addr[0]~226_combout  & (\uut_vga_ctrl|comb~96_combout  # \uut_vga_ctrl|y_cnt [9] # !\uut_vga_ctrl|y_cnt [8])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|comb~96_combout ),
	.datac(\uut_vga_ctrl|y_cnt [9]),
	.datad(\uut_vga_ctrl|char_addr[0]~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~274_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~274 .lut_mask = "fd00";
defparam \uut_vga_ctrl|char_addr~274 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~274 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~274 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~274 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~274 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N8
cyclone_lcell \uut_vga_ctrl|comb~88 (
// Equation(s):
// \uut_vga_ctrl|comb~88_combout  = \uut_vga_ctrl|y_cnt [9] # \uut_vga_ctrl|y_cnt [8] # !\uut_vga_ctrl|y_cnt [7]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [7]),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~88 .lut_mask = "fdfd";
defparam \uut_vga_ctrl|comb~88 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~88 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~88 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~88 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~88 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N9
cyclone_lcell \uut_vga_ctrl|comb~89 (
// Equation(s):
// \uut_vga_ctrl|comb~89_combout  = \uut_vga_ctrl|comb~88_combout  # \uut_vga_ctrl|y_cnt [6] & !\uut_vga_ctrl|LessThan47~0_combout  # !\uut_vga_ctrl|y_cnt [6] & (!\uut_vga_ctrl|LessThan51~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|LessThan47~0_combout ),
	.datac(\uut_vga_ctrl|LessThan51~0_combout ),
	.datad(\uut_vga_ctrl|comb~88_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~89 .lut_mask = "ff27";
defparam \uut_vga_ctrl|comb~89 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~89 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~89 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~89 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~89 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N7
cyclone_lcell \uut_vga_ctrl|comb~92 (
// Equation(s):
// \uut_vga_ctrl|comb~92_combout  = \uut_vga_ctrl|y_cnt [6] # \uut_vga_ctrl|y_cnt [7] # !\uut_vga_ctrl|comb~91_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|comb~91_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~92 .lut_mask = "faff";
defparam \uut_vga_ctrl|comb~92 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~92 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~92 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~92 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~92 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N4
cyclone_lcell \uut_vga_ctrl|comb~90 (
// Equation(s):
// \uut_vga_ctrl|comb~90_combout  = \uut_vga_ctrl|y_cnt [8] # !\uut_vga_ctrl|comb~75_combout  # !\uut_vga_ctrl|y_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|comb~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~90 .lut_mask = "f5ff";
defparam \uut_vga_ctrl|comb~90 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~90 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~90 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~90 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~90 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N6
cyclone_lcell \uut_vga_ctrl|comb~94 (
// Equation(s):
// \uut_vga_ctrl|comb~94_combout  = \uut_vga_ctrl|y_cnt [8] # !\uut_vga_ctrl|comb~93_combout  # !\uut_vga_ctrl|y_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|comb~93_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~94 .lut_mask = "f5ff";
defparam \uut_vga_ctrl|comb~94 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~94 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~94 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~94 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~94 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N7
cyclone_lcell \uut_vga_ctrl|char_addr~225 (
// Equation(s):
// \uut_vga_ctrl|char_addr~225_combout  = \uut_vga_ctrl|comb~89_combout  & \uut_vga_ctrl|comb~92_combout  & \uut_vga_ctrl|comb~90_combout  & \uut_vga_ctrl|comb~94_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~89_combout ),
	.datab(\uut_vga_ctrl|comb~92_combout ),
	.datac(\uut_vga_ctrl|comb~90_combout ),
	.datad(\uut_vga_ctrl|comb~94_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~225_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~225 .lut_mask = "8000";
defparam \uut_vga_ctrl|char_addr~225 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~225 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~225 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~225 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~225 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N9
cyclone_lcell \uut_vga_ctrl|comb~85 (
// Equation(s):
// \uut_vga_ctrl|comb~85_combout  = !\uut_vga_ctrl|y_cnt [8] & (\uut_vga_ctrl|y_cnt [7] & !\uut_vga_ctrl|y_cnt [6])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|y_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~85 .lut_mask = "0050";
defparam \uut_vga_ctrl|comb~85 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~85 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~85 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~85 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~85 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N2
cyclone_lcell \uut_vga_ctrl|comb~86 (
// Equation(s):
// \uut_vga_ctrl|comb~86_combout  = \uut_vga_ctrl|y_cnt [9] # !\uut_vga_ctrl|comb~85_combout  # !\uut_vga_ctrl|LessThan49~0_combout  # !\uut_vga_ctrl|LessThan45~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan45~0_combout ),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|LessThan49~0_combout ),
	.datad(\uut_vga_ctrl|comb~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~86 .lut_mask = "dfff";
defparam \uut_vga_ctrl|comb~86 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~86 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~86 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~86 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~86 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N7
cyclone_lcell \uut_vga_ctrl|comb~87 (
// Equation(s):
// \uut_vga_ctrl|comb~87_combout  = \uut_vga_ctrl|LessThan47~0_combout  # \uut_vga_ctrl|y_cnt [9] # !\uut_vga_ctrl|LessThan43~0_combout  # !\uut_vga_ctrl|comb~85_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~85_combout ),
	.datab(\uut_vga_ctrl|LessThan47~0_combout ),
	.datac(\uut_vga_ctrl|y_cnt [9]),
	.datad(\uut_vga_ctrl|LessThan43~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~87 .lut_mask = "fdff";
defparam \uut_vga_ctrl|comb~87 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~87 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~87 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~87 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~87 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N9
cyclone_lcell \uut_vga_ctrl|comb~83 (
// Equation(s):
// \uut_vga_ctrl|comb~83_combout  = \uut_vga_ctrl|y_cnt [6] & (\uut_vga_ctrl|y_cnt [7] # \uut_vga_ctrl|LessThan45~0_combout ) # !\uut_vga_ctrl|y_cnt [6] & (\uut_vga_ctrl|LessThan52~1_combout  # !\uut_vga_ctrl|y_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|LessThan52~1_combout ),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|LessThan45~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~83 .lut_mask = "efe5";
defparam \uut_vga_ctrl|comb~83 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~83 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~83 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~83 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~83 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N8
cyclone_lcell \uut_vga_ctrl|comb~84 (
// Equation(s):
// \uut_vga_ctrl|comb~84_combout  = \uut_vga_ctrl|y_cnt [8] # \uut_vga_ctrl|y_cnt [9] # \uut_vga_ctrl|comb~83_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|comb~83_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~84 .lut_mask = "fefe";
defparam \uut_vga_ctrl|comb~84 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~84 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~84 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~84 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~84 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N0
cyclone_lcell \uut_vga_ctrl|char_addr~223 (
// Equation(s):
// \uut_vga_ctrl|char_addr~223_combout  = \uut_vga_ctrl|comb~84_combout  & (\uut_vga_ctrl|y_cnt [8] # !\uut_vga_ctrl|comb~81_combout  # !\uut_vga_ctrl|y_cnt [6])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|comb~84_combout ),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|comb~81_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~223_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~223 .lut_mask = "c4cc";
defparam \uut_vga_ctrl|char_addr~223 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~223 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~223 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~223 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~223 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N2
cyclone_lcell \uut_vga_ctrl|char_addr~224 (
// Equation(s):
// \uut_vga_ctrl|char_addr~224_combout  = \uut_vga_ctrl|comb~86_combout  & (\uut_vga_ctrl|comb~87_combout  & \uut_vga_ctrl|char_addr~223_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~86_combout ),
	.datab(vcc),
	.datac(\uut_vga_ctrl|comb~87_combout ),
	.datad(\uut_vga_ctrl|char_addr~223_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~224_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~224 .lut_mask = "a000";
defparam \uut_vga_ctrl|char_addr~224 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~224 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~224 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~224 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~224 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N3
cyclone_lcell \uut_vga_ctrl|comb~62 (
// Equation(s):
// \uut_vga_ctrl|comb~62_combout  = \uut_vga_ctrl|comb~82_combout  # !\uut_vga_ctrl|char_addr~224_combout  # !\uut_vga_ctrl|char_addr~225_combout  # !\uut_vga_ctrl|char_addr~274_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~82_combout ),
	.datab(\uut_vga_ctrl|char_addr~274_combout ),
	.datac(\uut_vga_ctrl|char_addr~225_combout ),
	.datad(\uut_vga_ctrl|char_addr~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~62 .lut_mask = "bfff";
defparam \uut_vga_ctrl|comb~62 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~62 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~62 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~62 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~62 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y3_N4
cyclone_lcell \uut_vga_ctrl|dis_ch~4 (
// Equation(s):
// \uut_vga_ctrl|dis_ch~4_combout  = \uut_vga_ctrl|dis_ch~3_combout  & \uut_vga_ctrl|comb~62_combout  & \uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|dis_ch~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_ch~3_combout ),
	.datab(\uut_vga_ctrl|comb~62_combout ),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|dis_ch~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_ch~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_ch~4 .lut_mask = "8000";
defparam \uut_vga_ctrl|dis_ch~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_ch~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_ch~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_ch~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_ch~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N7
cyclone_lcell \uut_vga_ctrl|dis_sap_mod~0 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_mod~0_combout  = \uut_vga_ctrl|dis_topic~1_combout  & \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4] # !\uut_vga_ctrl|dis_tri_mod~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_topic~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|dis_tri_mod~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_mod~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_mod~0 .lut_mask = "8088";
defparam \uut_vga_ctrl|dis_sap_mod~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_mod~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_mod~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_mod~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_mod~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N9
cyclone_lcell \uut_vga_ctrl|dis_rim~6 (
// Equation(s):
// \uut_vga_ctrl|dis_rim~6_combout  = \uut_vga_ctrl|x_cnt [8] & (!\uut_vga_ctrl|x_cnt [9])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_rim~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_rim~6 .lut_mask = "00aa";
defparam \uut_vga_ctrl|dis_rim~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_rim~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_rim~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_rim~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_rim~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N2
cyclone_lcell \uut_vga_ctrl|Equal2~9 (
// Equation(s):
// \uut_vga_ctrl|Equal2~9_combout  = !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|x_cnt [9] & (!\uut_vga_ctrl|x_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(\uut_vga_ctrl|x_cnt [9]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~9 .lut_mask = "0044";
defparam \uut_vga_ctrl|Equal2~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N1
cyclone_lcell \uut_vga_ctrl|dis_sap_mod~1 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_mod~1_combout  = !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|dis_tri_mod~1  # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|x_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|dis_tri_mod~1 ),
	.datac(\uut_vga_ctrl|x_cnt [6]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_mod~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_mod~1 .lut_mask = "4f5f";
defparam \uut_vga_ctrl|dis_sap_mod~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_mod~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_mod~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_mod~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_mod~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N8
cyclone_lcell \uut_vga_ctrl|dis_sap_mod~2 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_mod~2_combout  = \uut_vga_ctrl|dis_sap_mod~0_combout  & (\uut_vga_ctrl|dis_rim~6_combout  # \uut_vga_ctrl|Equal2~9_combout  & \uut_vga_ctrl|dis_sap_mod~1_combout ) # !\uut_vga_ctrl|dis_sap_mod~0_combout  & 
// (\uut_vga_ctrl|Equal2~9_combout  & \uut_vga_ctrl|dis_sap_mod~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_sap_mod~0_combout ),
	.datab(\uut_vga_ctrl|dis_rim~6_combout ),
	.datac(\uut_vga_ctrl|Equal2~9_combout ),
	.datad(\uut_vga_ctrl|dis_sap_mod~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_mod~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_mod~2 .lut_mask = "f888";
defparam \uut_vga_ctrl|dis_sap_mod~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_mod~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_mod~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_mod~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_mod~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N1
cyclone_lcell \uut_vga_ctrl|always9~42 (
// Equation(s):
// \uut_vga_ctrl|always9~42_combout  = !\uut_vga_ctrl|y_cnt [2] & !\uut_vga_ctrl|y_cnt [1] & !\uut_vga_ctrl|y_cnt [0]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [2]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~42 .lut_mask = "0003";
defparam \uut_vga_ctrl|always9~42 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~42 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~42 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~42 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~42 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N8
cyclone_lcell \uut_vga_ctrl|LessThan60~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan60~0_combout  = \uut_vga_ctrl|y_cnt [5] & (\uut_vga_ctrl|y_cnt [4] # !\uut_vga_ctrl|always9~42_combout  & \uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~42_combout ),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|y_cnt [4]),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan60~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan60~0 .lut_mask = "c4c0";
defparam \uut_vga_ctrl|LessThan60~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan60~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan60~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan60~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan60~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N2
cyclone_lcell \uut_vga_ctrl|always9~43 (
// Equation(s):
// \uut_vga_ctrl|always9~43_combout  = \uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [4]),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~43 .lut_mask = "f000";
defparam \uut_vga_ctrl|always9~43 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~43 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~43 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~43 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~43 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N5
cyclone_lcell \uut_vga_ctrl|comb~97 (
// Equation(s):
// \uut_vga_ctrl|comb~97_combout  = \uut_vga_ctrl|comb~95_combout  & \uut_vga_ctrl|LessThan60~0_combout  & (\uut_vga_ctrl|always9~42_combout  # !\uut_vga_ctrl|always9~43_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~95_combout ),
	.datab(\uut_vga_ctrl|LessThan60~0_combout ),
	.datac(\uut_vga_ctrl|always9~43_combout ),
	.datad(\uut_vga_ctrl|always9~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~97 .lut_mask = "8808";
defparam \uut_vga_ctrl|comb~97 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~97 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~97 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~97 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~97 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N4
cyclone_lcell \uut_vga_ctrl|comb~105 (
// Equation(s):
// \uut_vga_ctrl|comb~105_combout  = \uut_vga_ctrl|y_cnt [9] # !\uut_vga_ctrl|comb~97_combout  # !\uut_vga_ctrl|y_cnt [8]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|comb~97_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~105_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~105 .lut_mask = "cfff";
defparam \uut_vga_ctrl|comb~105 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~105 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~105 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~105 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~105 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N1
cyclone_lcell \uut_vga_ctrl|dis_tri_mod~0 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_mod~0_combout  = !\uut_vga_ctrl|x_cnt [7] & (!\uut_vga_ctrl|x_cnt [6])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_mod~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_mod~0 .lut_mask = "0033";
defparam \uut_vga_ctrl|dis_tri_mod~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_mod~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_mod~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_mod~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_mod~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N6
cyclone_lcell \uut_vga_ctrl|Equal2~8 (
// Equation(s):
// \uut_vga_ctrl|Equal2~8_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~8 .lut_mask = "a0a0";
defparam \uut_vga_ctrl|Equal2~8 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~8 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~8 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~8 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N4
cyclone_lcell \uut_vga_ctrl|dis_tri_mod~2 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_mod~2_combout  = \uut_vga_ctrl|dis_tri_mod~0_combout  & \uut_vga_ctrl|x_cnt [8] & (\uut_vga_ctrl|dis_tri_mod~1  # !\uut_vga_ctrl|Equal2~8_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_mod~0_combout ),
	.datab(\uut_vga_ctrl|Equal2~8_combout ),
	.datac(\uut_vga_ctrl|x_cnt [8]),
	.datad(\uut_vga_ctrl|dis_tri_mod~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_mod~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_mod~2 .lut_mask = "a020";
defparam \uut_vga_ctrl|dis_tri_mod~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_mod~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_mod~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_mod~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_mod~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y6_N2
cyclone_lcell \uut_vga_ctrl|coordinate~1 (
// Equation(s):
// \uut_vga_ctrl|coordinate~1_combout  = !\uut_vga_ctrl|x_cnt [1] & (!\uut_vga_ctrl|x_cnt [0] & !\uut_vga_ctrl|x_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [1]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [0]),
	.datad(\uut_vga_ctrl|x_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|coordinate~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|coordinate~1 .lut_mask = "0005";
defparam \uut_vga_ctrl|coordinate~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|coordinate~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|coordinate~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|coordinate~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|coordinate~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y6_N8
cyclone_lcell \uut_vga_ctrl|LessThan58~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan58~0_combout  = \uut_vga_ctrl|x_cnt [5] # \uut_vga_ctrl|x_cnt [4] # !\uut_vga_ctrl|coordinate~1_combout  & \uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|coordinate~1_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan58~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan58~0 .lut_mask = "efee";
defparam \uut_vga_ctrl|LessThan58~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan58~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan58~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan58~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan58~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y6_N9
cyclone_lcell \uut_vga_ctrl|dis_tri_mod~3 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_mod~3_combout  = \uut_vga_ctrl|dis_tri_mod~2_combout  # \uut_vga_ctrl|dis_topic~1_combout  & !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|LessThan58~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_mod~2_combout ),
	.datab(\uut_vga_ctrl|dis_topic~1_combout ),
	.datac(\uut_vga_ctrl|x_cnt [8]),
	.datad(\uut_vga_ctrl|LessThan58~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_mod~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_mod~3 .lut_mask = "aeaa";
defparam \uut_vga_ctrl|dis_tri_mod~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_mod~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_mod~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_mod~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_mod~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y6_N4
cyclone_lcell \uut_vga_ctrl|vga_rgb~64 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~64_combout  = \uut_vga_ctrl|comb~105_combout  # !\uut_vga_ctrl|dis_sap_mod~2_combout  & (\uut_vga_ctrl|x_cnt [9] # !\uut_vga_ctrl|dis_tri_mod~3_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_sap_mod~2_combout ),
	.datab(\uut_vga_ctrl|comb~105_combout ),
	.datac(\uut_vga_ctrl|dis_tri_mod~3_combout ),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~64 .lut_mask = "ddcd";
defparam \uut_vga_ctrl|vga_rgb~64 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~64 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~64 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~64 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~64 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y4_N9
cyclone_lcell \uut_vga_ctrl|dis_topic~5 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~5_combout  = \uut_vga_ctrl|y_cnt [6] & !\uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|y_cnt [3] # !\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|y_cnt [5] & (\uut_vga_ctrl|y_cnt [4] # \uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|y_cnt [5]),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~5 .lut_mask = "5042";
defparam \uut_vga_ctrl|dis_topic~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N7
cyclone_lcell \uut_vga_ctrl|dis_topic~2 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~2_combout  = \uut_vga_ctrl|Equal2~8_combout  & \uut_vga_ctrl|x_cnt [7] & !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|x_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~8_combout ),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(\uut_vga_ctrl|x_cnt [8]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~2 .lut_mask = "0800";
defparam \uut_vga_ctrl|dis_topic~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N0
cyclone_lcell \uut_vga_ctrl|LessThan64~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan64~0_combout  = \uut_vga_ctrl|x_cnt [3] # \uut_vga_ctrl|x_cnt [1] & \uut_vga_ctrl|x_cnt [2]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [1]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [2]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan64~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan64~0 .lut_mask = "ffa0";
defparam \uut_vga_ctrl|LessThan64~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan64~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan64~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan64~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan64~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N5
cyclone_lcell \uut_vga_ctrl|dis_topic~3 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~3_combout  = !\uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|LessThan64~0_combout  # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|dis_topic~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|dis_topic~1_combout ),
	.datad(\uut_vga_ctrl|LessThan64~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~3 .lut_mask = "1f3f";
defparam \uut_vga_ctrl|dis_topic~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N1
cyclone_lcell \uut_vga_ctrl|dis_topic~4 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~4_combout  = \uut_vga_ctrl|dis_topic~2_combout  & (\uut_vga_ctrl|LessThan64~0_combout  # \uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|dis_topic~3_combout ) # !\uut_vga_ctrl|dis_topic~2_combout  & (\uut_vga_ctrl|x_cnt [8] & 
// \uut_vga_ctrl|dis_topic~3_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_topic~2_combout ),
	.datab(\uut_vga_ctrl|LessThan64~0_combout ),
	.datac(\uut_vga_ctrl|x_cnt [8]),
	.datad(\uut_vga_ctrl|dis_topic~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~4 .lut_mask = "f888";
defparam \uut_vga_ctrl|dis_topic~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N2
cyclone_lcell \uut_vga_ctrl|dis_topic~6 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~6_combout  = !\uut_vga_ctrl|x_cnt [9] & \uut_vga_ctrl|dis_topic~5_combout  & \uut_vga_ctrl|dis_topic~0_combout  & \uut_vga_ctrl|dis_topic~4_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [9]),
	.datab(\uut_vga_ctrl|dis_topic~5_combout ),
	.datac(\uut_vga_ctrl|dis_topic~0_combout ),
	.datad(\uut_vga_ctrl|dis_topic~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~6 .lut_mask = "4000";
defparam \uut_vga_ctrl|dis_topic~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N5
cyclone_lcell \uut_vga_ctrl|comb~98 (
// Equation(s):
// \uut_vga_ctrl|comb~98_combout  = \uut_vga_ctrl|y_cnt [6] & (\uut_vga_ctrl|y_cnt [4] # \uut_vga_ctrl|y_cnt [3] # \uut_vga_ctrl|y_cnt [5]) # !\uut_vga_ctrl|y_cnt [6] & (!\uut_vga_ctrl|y_cnt [5] # !\uut_vga_ctrl|y_cnt [3] # !\uut_vga_ctrl|y_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~98 .lut_mask = "bffd";
defparam \uut_vga_ctrl|comb~98 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~98 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~98 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~98 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~98 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N4
cyclone_lcell \uut_vga_ctrl|comb~99 (
// Equation(s):
// \uut_vga_ctrl|comb~99_combout  = \uut_vga_ctrl|y_cnt [8] # \uut_vga_ctrl|y_cnt [9] # \uut_vga_ctrl|y_cnt [7] # \uut_vga_ctrl|comb~98_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|comb~98_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~99_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~99 .lut_mask = "fffe";
defparam \uut_vga_ctrl|comb~99 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~99 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~99 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~99 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~99 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y2_N9
cyclone_lcell \uut_vga_ctrl|LessThan56~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan56~0_combout  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|x_cnt [2] & \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|x_cnt [1]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [2]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan56~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan56~0 .lut_mask = "8000";
defparam \uut_vga_ctrl|LessThan56~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan56~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan56~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan56~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan56~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y6_N3
cyclone_lcell \uut_vga_ctrl|dis_sap_prd~2 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_prd~2_combout  = \uut_vga_ctrl|x_cnt [7] $ (\uut_vga_ctrl|x_cnt [6] # \uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|LessThan56~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|LessThan56~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_prd~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_prd~2 .lut_mask = "3666";
defparam \uut_vga_ctrl|dis_sap_prd~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_prd~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_prd~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_prd~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_prd~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y6_N6
cyclone_lcell \uut_vga_ctrl|dis_sap_prd~4 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_prd~4_combout  = !\uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|dis_sap_prd~2_combout  & !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|x_cnt [9]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~99_combout ),
	.datab(\uut_vga_ctrl|dis_sap_prd~2_combout ),
	.datac(\uut_vga_ctrl|x_cnt [8]),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_prd~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_prd~4 .lut_mask = "0400";
defparam \uut_vga_ctrl|dis_sap_prd~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_prd~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_prd~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_prd~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_prd~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y6_N7
cyclone_lcell \uut_vga_ctrl|vga_rgb~70 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~70_combout  = !\uut_vga_ctrl|dis_ch~4_combout  & \uut_vga_ctrl|vga_rgb~64_combout  & !\uut_vga_ctrl|dis_topic~6_combout  & !\uut_vga_ctrl|dis_sap_prd~4_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_ch~4_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~64_combout ),
	.datac(\uut_vga_ctrl|dis_topic~6_combout ),
	.datad(\uut_vga_ctrl|dis_sap_prd~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~70 .lut_mask = "0004";
defparam \uut_vga_ctrl|vga_rgb~70 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~70 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~70 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~70 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~70 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_119
cyclone_io \signal[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r6 [63]),
	.padio(signal[6]));
// synopsys translate_off
defparam \signal[6]~I .input_async_reset = "clear";
defparam \signal[6]~I .input_power_up = "low";
defparam \signal[6]~I .input_register_mode = "register";
defparam \signal[6]~I .input_sync_reset = "none";
defparam \signal[6]~I .oe_async_reset = "none";
defparam \signal[6]~I .oe_power_up = "low";
defparam \signal[6]~I .oe_register_mode = "none";
defparam \signal[6]~I .oe_sync_reset = "none";
defparam \signal[6]~I .operation_mode = "input";
defparam \signal[6]~I .output_async_reset = "none";
defparam \signal[6]~I .output_power_up = "low";
defparam \signal[6]~I .output_register_mode = "none";
defparam \signal[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X22_Y8_N2
cyclone_lcell \uut_sampling|sft_r6[62] (
// Equation(s):
// \uut_sampling|sft_r6 [62] = DFFEAS(\uut_sampling|sft_r6 [63], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r6 [63]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[62] .lut_mask = "ff00";
defparam \uut_sampling|sft_r6[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[62] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y8_N3
cyclone_lcell \uut_sampling|sft_r6[30] (
// Equation(s):
// \uut_vga_ctrl|Mux10~17  = \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r6[30] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r6 [62]))
// \uut_sampling|sft_r6 [30] = DFFEAS(\uut_vga_ctrl|Mux10~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r6 [31]),
	.datad(\uut_sampling|sft_r6 [62]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~17 ),
	.regout(\uut_sampling|sft_r6 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[30] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r6[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[30] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[30] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y9_N0
cyclone_lcell \uut_sampling|sft_r6[61] (
// Equation(s):
// \uut_sampling|sft_r6 [61] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [62]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[61] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y9_N6
cyclone_lcell \uut_sampling|sft_r6[60] (
// Equation(s):
// \uut_vga_ctrl|Mux10~20  = \uut_vga_ctrl|Add2~2  & (B1_sft_r6[60] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r6 [52] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [60] = DFFEAS(\uut_vga_ctrl|Mux10~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_r6 [52]),
	.datac(\uut_sampling|sft_r6 [61]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~20 ),
	.regout(\uut_sampling|sft_r6 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[60] .lut_mask = "aae4";
defparam \uut_sampling|sft_r6[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y9_N5
cyclone_lcell \uut_sampling|sft_r6[58] (
// Equation(s):
// \uut_vga_ctrl|Mux10~31  = \uut_vga_ctrl|Add2~2  & (B1_sft_r6[58] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r6 [50] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [58] = DFFEAS(\uut_vga_ctrl|Mux10~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_r6 [50]),
	.datac(\uut_sampling|sft_r6 [59]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~31 ),
	.regout(\uut_sampling|sft_r6 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[58] .lut_mask = "aae4";
defparam \uut_sampling|sft_r6[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y10_N8
cyclone_lcell \uut_sampling|sft_r6[57] (
// Equation(s):
// \uut_sampling|sft_r6 [57] = DFFEAS(\uut_sampling|sft_r6 [58], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r6 [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[57] .lut_mask = "ff00";
defparam \uut_sampling|sft_r6[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[57] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y10_N5
cyclone_lcell \uut_sampling|sft_r6[56] (
// Equation(s):
// \uut_vga_ctrl|Mux10~0  = \uut_vga_ctrl|Add2~3  & (B1_sft_r6[56] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r6 [40] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [56] = DFFEAS(\uut_vga_ctrl|Mux10~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r6 [40]),
	.datac(\uut_sampling|sft_r6 [57]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~0 ),
	.regout(\uut_sampling|sft_r6 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[56] .lut_mask = "aae4";
defparam \uut_sampling|sft_r6[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y9_N9
cyclone_lcell \uut_sampling|sft_r6[17] (
// Equation(s):
// \uut_sampling|sft_r6 [17] = DFFEAS(\uut_sampling|sft_r6 [18], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r6 [18]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[17] .lut_mask = "ff00";
defparam \uut_sampling|sft_r6[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[17] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[17] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[17] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y9_N4
cyclone_lcell \uut_sampling|sft_r6[16] (
// Equation(s):
// \uut_sampling|sft_r6 [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[16] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N6
cyclone_lcell \uut_sampling|sft_r6[15] (
// Equation(s):
// \uut_sampling|sft_r6 [15] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [16]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[15] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N8
cyclone_lcell \uut_sampling|sft_r6[14] (
// Equation(s):
// \uut_vga_ctrl|Mux10~12  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r6[14] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r6 [46] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [14] = DFFEAS(\uut_vga_ctrl|Mux10~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r6 [46]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r6 [15]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~12 ),
	.regout(\uut_sampling|sft_r6 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[14] .lut_mask = "cce2";
defparam \uut_sampling|sft_r6[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y9_N5
cyclone_lcell \uut_sampling|sft_r6[48] (
// Equation(s):
// \uut_vga_ctrl|Mux10~4  = \uut_vga_ctrl|Add2~3  & (B1_sft_r6[48] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r6 [32] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [48] = DFFEAS(\uut_vga_ctrl|Mux10~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r6 [32]),
	.datac(\uut_sampling|sft_r6 [49]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~4 ),
	.regout(\uut_sampling|sft_r6 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[48] .lut_mask = "aae4";
defparam \uut_sampling|sft_r6[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N1
cyclone_lcell \uut_sampling|sft_r6[47] (
// Equation(s):
// \uut_vga_ctrl|Mux10~13  = \uut_vga_ctrl|Mux10~12  & (\uut_sampling|sft_r6 [15] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~12  & (B1_sft_r6[47] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [47] = DFFEAS(\uut_vga_ctrl|Mux10~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux10~12 ),
	.datab(\uut_sampling|sft_r6 [15]),
	.datac(\uut_sampling|sft_r6 [48]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~13 ),
	.regout(\uut_sampling|sft_r6 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[47] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r6[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y10_N7
cyclone_lcell \uut_sampling|sft_r6[46] (
// Equation(s):
// \uut_sampling|sft_r6 [46] = DFFEAS(\uut_sampling|sft_r6 [47], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r6 [47]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[46] .lut_mask = "ff00";
defparam \uut_sampling|sft_r6[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[46] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[46] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[46] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y10_N5
cyclone_lcell \uut_sampling|sft_r6[45] (
// Equation(s):
// \uut_sampling|sft_r6 [45] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [46]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[45] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y10_N4
cyclone_lcell \uut_sampling|sft_r6[7] (
// Equation(s):
// \uut_sampling|sft_r6 [7] = DFFEAS(\uut_sampling|sft_r6 [8], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r6 [8]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[7] .lut_mask = "ff00";
defparam \uut_sampling|sft_r6[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[7] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[7] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[7] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y10_N4
cyclone_lcell \uut_sampling|sft_r6[6] (
// Equation(s):
// \uut_vga_ctrl|Mux10~14  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r6[6] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r6 [38] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [6] = DFFEAS(\uut_vga_ctrl|Mux10~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r6 [38]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r6 [7]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~14 ),
	.regout(\uut_sampling|sft_r6 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[6] .lut_mask = "cce2";
defparam \uut_sampling|sft_r6[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N5
cyclone_lcell \uut_sampling|sft_r6[39] (
// Equation(s):
// \uut_vga_ctrl|Mux10~15  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~14  & \uut_sampling|sft_r6 [7] # !\uut_vga_ctrl|Mux10~14  & (B1_sft_r6[39])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~14 )
// \uut_sampling|sft_r6 [39] = DFFEAS(\uut_vga_ctrl|Mux10~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_r6 [7]),
	.datac(\uut_sampling|sft_r6 [40]),
	.datad(\uut_vga_ctrl|Mux10~14 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~15 ),
	.regout(\uut_sampling|sft_r6 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[39] .lut_mask = "dda0";
defparam \uut_sampling|sft_r6[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[39] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[39] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N2
cyclone_lcell \uut_sampling|sft_r6[38] (
// Equation(s):
// \uut_sampling|sft_r6 [38] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [39]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[38] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y10_N3
cyclone_lcell \uut_sampling|sft_r6[44] (
// Equation(s):
// \uut_vga_ctrl|Mux10~24  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & (B1_sft_r6[44]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r6 [36])
// \uut_sampling|sft_r6 [44] = DFFEAS(\uut_vga_ctrl|Mux10~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_r6 [36]),
	.datac(\uut_sampling|sft_r6 [45]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~24 ),
	.regout(\uut_sampling|sft_r6 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[44] .lut_mask = "fa44";
defparam \uut_sampling|sft_r6[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[44] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[44] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y10_N4
cyclone_lcell \uut_sampling|sft_r6[37] (
// Equation(s):
// \uut_vga_ctrl|Mux10~25  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~24  & \uut_sampling|sft_r6 [45] # !\uut_vga_ctrl|Mux10~24  & (B1_sft_r6[37])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~24 )
// \uut_sampling|sft_r6 [37] = DFFEAS(\uut_vga_ctrl|Mux10~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_r6 [45]),
	.datac(\uut_sampling|sft_r6 [38]),
	.datad(\uut_vga_ctrl|Mux10~24 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~25 ),
	.regout(\uut_sampling|sft_r6 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[37] .lut_mask = "dda0";
defparam \uut_sampling|sft_r6[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[37] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[37] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y10_N8
cyclone_lcell \uut_sampling|sft_r6[36] (
// Equation(s):
// \uut_sampling|sft_r6 [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[36] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y10_N2
cyclone_lcell \uut_sampling|sft_r6[43] (
// Equation(s):
// \uut_sampling|sft_r6 [43] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [44]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[43] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[43] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[43] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y10_N6
cyclone_lcell \uut_sampling|sft_r6[42] (
// Equation(s):
// \uut_vga_ctrl|Mux10~35  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & (B1_sft_r6[42]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r6 [34])
// \uut_sampling|sft_r6 [42] = DFFEAS(\uut_vga_ctrl|Mux10~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_r6 [34]),
	.datac(\uut_sampling|sft_r6 [43]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~35 ),
	.regout(\uut_sampling|sft_r6 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[42] .lut_mask = "fa44";
defparam \uut_sampling|sft_r6[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y10_N9
cyclone_lcell \uut_sampling|sft_r6[35] (
// Equation(s):
// \uut_vga_ctrl|Mux10~36  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~35  & \uut_sampling|sft_r6 [43] # !\uut_vga_ctrl|Mux10~35  & (B1_sft_r6[35])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~35 )
// \uut_sampling|sft_r6 [35] = DFFEAS(\uut_vga_ctrl|Mux10~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_r6 [43]),
	.datac(\uut_sampling|sft_r6 [36]),
	.datad(\uut_vga_ctrl|Mux10~35 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~36 ),
	.regout(\uut_sampling|sft_r6 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[35] .lut_mask = "dda0";
defparam \uut_sampling|sft_r6[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y10_N0
cyclone_lcell \uut_sampling|sft_r6[34] (
// Equation(s):
// \uut_sampling|sft_r6 [34] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [35]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[34] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[34] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[34] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y10_N4
cyclone_lcell \uut_sampling|sft_r6[41] (
// Equation(s):
// \uut_vga_ctrl|Mux10~1  = \uut_vga_ctrl|Mux10~0  & (\uut_sampling|sft_r6 [57] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~0  & (B1_sft_r6[41] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [41] = DFFEAS(\uut_vga_ctrl|Mux10~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux10~0 ),
	.datab(\uut_sampling|sft_r6 [57]),
	.datac(\uut_sampling|sft_r6 [42]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~1 ),
	.regout(\uut_sampling|sft_r6 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[41] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r6[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[41] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[41] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y10_N3
cyclone_lcell \uut_sampling|sft_r6[40] (
// Equation(s):
// \uut_sampling|sft_r6 [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[40] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y9_N6
cyclone_lcell \uut_sampling|sft_r6[55] (
// Equation(s):
// \uut_vga_ctrl|Mux10~11  = \uut_vga_ctrl|Mux10~10  & (\uut_sampling|sft_r6 [23] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~10  & \uut_vga_ctrl|x_cnt [3] & B1_sft_r6[55]
// \uut_sampling|sft_r6 [55] = DFFEAS(\uut_vga_ctrl|Mux10~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux10~10 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r6 [56]),
	.datad(\uut_sampling|sft_r6 [23]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~11 ),
	.regout(\uut_sampling|sft_r6 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[55] .lut_mask = "ea62";
defparam \uut_sampling|sft_r6[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y9_N3
cyclone_lcell \uut_sampling|sft_r6[54] (
// Equation(s):
// \uut_sampling|sft_r6 [54] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [55]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[54] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y9_N4
cyclone_lcell \uut_sampling|sft_r6[53] (
// Equation(s):
// \uut_vga_ctrl|Mux10~21  = \uut_vga_ctrl|Mux10~20  & (\uut_sampling|sft_r6 [61] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~20  & (B1_sft_r6[53] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [53] = DFFEAS(\uut_vga_ctrl|Mux10~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux10~20 ),
	.datab(\uut_sampling|sft_r6 [61]),
	.datac(\uut_sampling|sft_r6 [54]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~21 ),
	.regout(\uut_sampling|sft_r6 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[53] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r6[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y9_N8
cyclone_lcell \uut_sampling|sft_r6[52] (
// Equation(s):
// \uut_sampling|sft_r6 [52] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [53]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[52] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[52] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[52] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y9_N2
cyclone_lcell \uut_sampling|sft_r6[59] (
// Equation(s):
// \uut_sampling|sft_r6 [59] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [60]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[59] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[59] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[59] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y9_N9
cyclone_lcell \uut_sampling|sft_r6[51] (
// Equation(s):
// \uut_vga_ctrl|Mux10~32  = \uut_vga_ctrl|Mux10~31  & (\uut_sampling|sft_r6 [59] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~31  & (B1_sft_r6[51] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [51] = DFFEAS(\uut_vga_ctrl|Mux10~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r6 [59]),
	.datab(\uut_vga_ctrl|Mux10~31 ),
	.datac(\uut_sampling|sft_r6 [52]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~32 ),
	.regout(\uut_sampling|sft_r6 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[51] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r6[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y9_N3
cyclone_lcell \uut_sampling|sft_r6[50] (
// Equation(s):
// \uut_sampling|sft_r6 [50] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [51]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[50] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[50] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[50] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y9_N3
cyclone_lcell \uut_sampling|sft_r6[49] (
// Equation(s):
// \uut_sampling|sft_r6 [49] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [50]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[49] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y9_N6
cyclone_lcell \uut_sampling|sft_r6[33] (
// Equation(s):
// \uut_vga_ctrl|Mux10~5  = \uut_vga_ctrl|Mux10~4  & (\uut_sampling|sft_r6 [49] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~4  & (B1_sft_r6[33] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [33] = DFFEAS(\uut_vga_ctrl|Mux10~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r6 [49]),
	.datab(\uut_vga_ctrl|Mux10~4 ),
	.datac(\uut_sampling|sft_r6 [34]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~5 ),
	.regout(\uut_sampling|sft_r6 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[33] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r6[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[33] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[33] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y9_N0
cyclone_lcell \uut_sampling|sft_r6[32] (
// Equation(s):
// \uut_sampling|sft_r6 [32] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [33]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[32] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y8_N4
cyclone_lcell \uut_sampling|sft_r6[31] (
// Equation(s):
// \uut_vga_ctrl|Mux10~18  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~17  & B1_sft_r6[31] # !\uut_vga_ctrl|Mux10~17  & (\uut_sampling|sft_r6 [63])) # !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux10~17 
// \uut_sampling|sft_r6 [31] = DFFEAS(\uut_vga_ctrl|Mux10~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Mux10~17 ),
	.datac(\uut_sampling|sft_r6 [32]),
	.datad(\uut_sampling|sft_r6 [63]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~18 ),
	.regout(\uut_sampling|sft_r6 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[31] .lut_mask = "e6c4";
defparam \uut_sampling|sft_r6[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[31] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[31] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y9_N3
cyclone_lcell \uut_sampling|sft_r6[29] (
// Equation(s):
// \uut_sampling|sft_r6 [29] = DFFEAS(\uut_sampling|sft_r6 [30], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r6 [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[29] .lut_mask = "ff00";
defparam \uut_sampling|sft_r6[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[29] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y9_N1
cyclone_lcell \uut_sampling|sft_r6[28] (
// Equation(s):
// \uut_vga_ctrl|Mux10~27  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & (B1_sft_r6[28]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r6 [20])
// \uut_sampling|sft_r6 [28] = DFFEAS(\uut_vga_ctrl|Mux10~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r6 [20]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r6 [29]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~27 ),
	.regout(\uut_sampling|sft_r6 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[28] .lut_mask = "fc22";
defparam \uut_sampling|sft_r6[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y9_N2
cyclone_lcell \uut_sampling|sft_r6[22] (
// Equation(s):
// \uut_vga_ctrl|Mux10~10  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r6[22]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r6 [54])
// \uut_sampling|sft_r6 [22] = DFFEAS(\uut_vga_ctrl|Mux10~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r6 [23]),
	.datad(\uut_sampling|sft_r6 [54]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~10 ),
	.regout(\uut_sampling|sft_r6 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[22] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r6[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y9_N2
cyclone_lcell \uut_sampling|sft_r6[21] (
// Equation(s):
// \uut_vga_ctrl|Mux10~28  = \uut_vga_ctrl|Mux10~27  & (\uut_sampling|sft_r6 [29] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~27  & \uut_vga_ctrl|x_cnt [3] & B1_sft_r6[21]
// \uut_sampling|sft_r6 [21] = DFFEAS(\uut_vga_ctrl|Mux10~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux10~27 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r6 [22]),
	.datad(\uut_sampling|sft_r6 [29]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~28 ),
	.regout(\uut_sampling|sft_r6 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[21] .lut_mask = "ea62";
defparam \uut_sampling|sft_r6[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[21] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[21] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y9_N6
cyclone_lcell \uut_sampling|sft_r6[20] (
// Equation(s):
// \uut_sampling|sft_r6 [20] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [21]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[20] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[20] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[20] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y9_N5
cyclone_lcell \uut_sampling|sft_r6[27] (
// Equation(s):
// \uut_sampling|sft_r6 [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[27] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y9_N7
cyclone_lcell \uut_sampling|sft_r6[26] (
// Equation(s):
// \uut_vga_ctrl|Mux10~38  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & (B1_sft_r6[26]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r6 [18])
// \uut_sampling|sft_r6 [26] = DFFEAS(\uut_vga_ctrl|Mux10~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r6 [18]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r6 [27]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~38 ),
	.regout(\uut_sampling|sft_r6 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[26] .lut_mask = "fc22";
defparam \uut_sampling|sft_r6[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[26] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[26] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y9_N8
cyclone_lcell \uut_sampling|sft_r6[19] (
// Equation(s):
// \uut_vga_ctrl|Mux10~39  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~38  & \uut_sampling|sft_r6 [27] # !\uut_vga_ctrl|Mux10~38  & (B1_sft_r6[19])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~38 )
// \uut_sampling|sft_r6 [19] = DFFEAS(\uut_vga_ctrl|Mux10~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_r6 [27]),
	.datac(\uut_sampling|sft_r6 [20]),
	.datad(\uut_vga_ctrl|Mux10~38 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~39 ),
	.regout(\uut_sampling|sft_r6 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[19] .lut_mask = "dda0";
defparam \uut_sampling|sft_r6[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[19] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[19] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y9_N0
cyclone_lcell \uut_sampling|sft_r6[18] (
// Equation(s):
// \uut_sampling|sft_r6 [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[18] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y10_N6
cyclone_lcell \uut_sampling|sft_r6[25] (
// Equation(s):
// \uut_sampling|sft_r6 [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[25] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y10_N1
cyclone_lcell \uut_sampling|sft_r6[24] (
// Equation(s):
// \uut_vga_ctrl|Mux10~7  = \uut_vga_ctrl|Add2~3  & (B1_sft_r6[24] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r6 [8] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [24] = DFFEAS(\uut_vga_ctrl|Mux10~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r6 [8]),
	.datac(\uut_sampling|sft_r6 [25]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~7 ),
	.regout(\uut_sampling|sft_r6 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[24] .lut_mask = "aae4";
defparam \uut_sampling|sft_r6[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N0
cyclone_lcell \uut_sampling|sft_r6[13] (
// Equation(s):
// \uut_sampling|sft_r6 [13] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [14]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[13] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[13] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[13] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N9
cyclone_lcell \uut_sampling|sft_r6[12] (
// Equation(s):
// \uut_vga_ctrl|Mux10~22  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r6[12]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r6 [4])
// \uut_sampling|sft_r6 [12] = DFFEAS(\uut_vga_ctrl|Mux10~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r6 [13]),
	.datad(\uut_sampling|sft_r6 [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~22 ),
	.regout(\uut_sampling|sft_r6 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[12] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r6[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N3
cyclone_lcell \uut_sampling|sft_r6[5] (
// Equation(s):
// \uut_vga_ctrl|Mux10~23  = \uut_vga_ctrl|Mux10~22  & (\uut_sampling|sft_r6 [13] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~22  & (B1_sft_r6[5] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [5] = DFFEAS(\uut_vga_ctrl|Mux10~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux10~22 ),
	.datab(\uut_sampling|sft_r6 [13]),
	.datac(\uut_sampling|sft_r6 [6]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~23 ),
	.regout(\uut_sampling|sft_r6 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[5] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r6[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y1_N2
cyclone_lcell \uut_sampling|sft_r6[4] (
// Equation(s):
// \uut_sampling|sft_r6 [4] = DFFEAS(\uut_sampling|sft_r6 [5], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r6 [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[4] .lut_mask = "ff00";
defparam \uut_sampling|sft_r6[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y10_N2
cyclone_lcell \uut_sampling|sft_r6[11] (
// Equation(s):
// \uut_sampling|sft_r6 [11] = DFFEAS(\uut_sampling|sft_r6 [12], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r6 [12]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[11] .lut_mask = "ff00";
defparam \uut_sampling|sft_r6[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[11] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y9_N8
cyclone_lcell \uut_sampling|sft_r6[10] (
// Equation(s):
// \uut_vga_ctrl|Mux10~33  = \uut_vga_ctrl|Add2~2  & (B1_sft_r6[10] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r6 [2] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r6 [10] = DFFEAS(\uut_vga_ctrl|Mux10~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r6 [2]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r6 [11]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~33 ),
	.regout(\uut_sampling|sft_r6 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[10] .lut_mask = "cce2";
defparam \uut_sampling|sft_r6[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y9_N4
cyclone_lcell \uut_sampling|sft_r6[3] (
// Equation(s):
// \uut_vga_ctrl|Mux10~34  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~33  & (\uut_sampling|sft_r6 [11]) # !\uut_vga_ctrl|Mux10~33  & B1_sft_r6[3]) # !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux10~33 
// \uut_sampling|sft_r6 [3] = DFFEAS(\uut_vga_ctrl|Mux10~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Mux10~33 ),
	.datac(\uut_sampling|sft_r6 [4]),
	.datad(\uut_sampling|sft_r6 [11]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~34 ),
	.regout(\uut_sampling|sft_r6 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[3] .lut_mask = "ec64";
defparam \uut_sampling|sft_r6[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y9_N1
cyclone_lcell \uut_sampling|sft_r6[2] (
// Equation(s):
// \uut_sampling|sft_r6 [2] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [3]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[2] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y10_N7
cyclone_lcell \uut_sampling|sft_r6[9] (
// Equation(s):
// \uut_vga_ctrl|Mux10~8  = \uut_vga_ctrl|Mux10~7  & (\uut_sampling|sft_r6 [25] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux10~7  & \uut_vga_ctrl|x_cnt [3] & B1_sft_r6[9]
// \uut_sampling|sft_r6 [9] = DFFEAS(\uut_vga_ctrl|Mux10~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux10~7 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r6 [10]),
	.datad(\uut_sampling|sft_r6 [25]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~8 ),
	.regout(\uut_sampling|sft_r6 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[9] .lut_mask = "ea62";
defparam \uut_sampling|sft_r6[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[9] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[9] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y10_N3
cyclone_lcell \uut_sampling|sft_r6[8] (
// Equation(s):
// \uut_sampling|sft_r6 [8] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [9]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[8] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y9_N9
cyclone_lcell \uut_sampling|sft_r6[23] (
// Equation(s):
// \uut_sampling|sft_r6 [23] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r6 [24]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r6 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[23] .lut_mask = "0000";
defparam \uut_sampling|sft_r6[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[23] .output_mode = "reg_only";
defparam \uut_sampling|sft_r6[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[23] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r6[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y10_N7
cyclone_lcell \uut_vga_ctrl|Mux10~16 (
// Equation(s):
// \uut_vga_ctrl|Mux10~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux10~13 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux10~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux10~15 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux10~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~16 .lut_mask = "f4a4";
defparam \uut_vga_ctrl|Mux10~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y9_N4
cyclone_lcell \uut_vga_ctrl|Mux10~19 (
// Equation(s):
// \uut_vga_ctrl|Mux10~19_combout  = \uut_vga_ctrl|Mux10~16_combout  & (\uut_vga_ctrl|Mux10~18  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux10~16_combout  & \uut_vga_ctrl|Mux10~11  & (\uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux10~11 ),
	.datab(\uut_vga_ctrl|Mux10~16_combout ),
	.datac(\uut_vga_ctrl|Mux10~18 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~19 .lut_mask = "e2cc";
defparam \uut_vga_ctrl|Mux10~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y9_N7
cyclone_lcell \uut_vga_ctrl|Mux10~26 (
// Equation(s):
// \uut_vga_ctrl|Mux10~26_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux10~23 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux10~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux10~25 ),
	.datac(\uut_vga_ctrl|Mux10~23 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~26 .lut_mask = "fa44";
defparam \uut_vga_ctrl|Mux10~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y9_N8
cyclone_lcell \uut_vga_ctrl|Mux10~29 (
// Equation(s):
// \uut_vga_ctrl|Mux10~29_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux10~26_combout  & \uut_vga_ctrl|Mux10~28  # !\uut_vga_ctrl|Mux10~26_combout  & (\uut_vga_ctrl|Mux10~21 )) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux10~26_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux10~28 ),
	.datac(\uut_vga_ctrl|Mux10~21 ),
	.datad(\uut_vga_ctrl|Mux10~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~29 .lut_mask = "dda0";
defparam \uut_vga_ctrl|Mux10~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y9_N5
cyclone_lcell \uut_vga_ctrl|Mux10~30 (
// Equation(s):
// \uut_vga_ctrl|Mux10~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux10~19_combout  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux10~29_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|Mux10~19_combout ),
	.datac(\uut_vga_ctrl|Mux10~29_combout ),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~30 .lut_mask = "ee50";
defparam \uut_vga_ctrl|Mux10~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y8_N7
cyclone_lcell \uut_vga_ctrl|Mux10~37 (
// Equation(s):
// \uut_vga_ctrl|Mux10~37_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux10~34  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux10~36 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux10~34 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux10~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~37 .lut_mask = "e3e0";
defparam \uut_vga_ctrl|Mux10~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y8_N8
cyclone_lcell \uut_vga_ctrl|Mux10~40 (
// Equation(s):
// \uut_vga_ctrl|Mux10~40_combout  = \uut_vga_ctrl|Mux10~37_combout  & (\uut_vga_ctrl|Mux10~39  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux10~37_combout  & (\uut_vga_ctrl|Mux10~32  & \uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux10~37_combout ),
	.datab(\uut_vga_ctrl|Mux10~39 ),
	.datac(\uut_vga_ctrl|Mux10~32 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~40 .lut_mask = "d8aa";
defparam \uut_vga_ctrl|Mux10~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y9_N7
cyclone_lcell \uut_sampling|sft_r6[1] (
// Equation(s):
// \uut_vga_ctrl|Mux10~3  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux10~2  & (\uut_sampling|sft_r6 [17]) # !\uut_vga_ctrl|Mux10~2  & B1_sft_r6[1]) # !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux10~2 
// \uut_sampling|sft_r6 [1] = DFFEAS(\uut_vga_ctrl|Mux10~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r6 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Mux10~2 ),
	.datac(\uut_sampling|sft_r6 [2]),
	.datad(\uut_sampling|sft_r6 [17]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~3 ),
	.regout(\uut_sampling|sft_r6 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[1] .lut_mask = "ec64";
defparam \uut_sampling|sft_r6[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r6[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y9_N9
cyclone_lcell \uut_sampling|sft_r6[0] (
// Equation(s):
// \uut_vga_ctrl|Mux10~2  = \uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r6 [16] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & (B1_sft_r6[0] & !\uut_vga_ctrl|x_cnt [3])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r6 [16]),
	.datac(\uut_sampling|sft_r6 [1]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~2 ),
	.regout(\uut_sampling|sft_r6 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r6[0] .lut_mask = "aad8";
defparam \uut_sampling|sft_r6[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r6[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r6[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r6[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r6[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y9_N2
cyclone_lcell \uut_vga_ctrl|Mux10~6 (
// Equation(s):
// \uut_vga_ctrl|Mux10~6_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  # \uut_vga_ctrl|Mux10~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux10~5  & !\uut_vga_ctrl|Add2~2 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux10~5 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux10~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~6 .lut_mask = "cec2";
defparam \uut_vga_ctrl|Mux10~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y9_N0
cyclone_lcell \uut_vga_ctrl|Mux10~9 (
// Equation(s):
// \uut_vga_ctrl|Mux10~9_combout  = \uut_vga_ctrl|Mux10~6_combout  & (\uut_vga_ctrl|Mux10~8  # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux10~6_combout  & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux10~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux10~8 ),
	.datab(\uut_vga_ctrl|Mux10~6_combout ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~9 .lut_mask = "bc8c";
defparam \uut_vga_ctrl|Mux10~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y9_N1
cyclone_lcell \uut_vga_ctrl|Mux10~41 (
// Equation(s):
// \uut_vga_ctrl|Mux10~41_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux10~30_combout  & \uut_vga_ctrl|Mux10~40_combout  # !\uut_vga_ctrl|Mux10~30_combout  & (\uut_vga_ctrl|Mux10~9_combout )) # !\uut_vga_ctrl|x_cnt [5] & 
// \uut_vga_ctrl|Mux10~30_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|Mux10~30_combout ),
	.datac(\uut_vga_ctrl|Mux10~40_combout ),
	.datad(\uut_vga_ctrl|Mux10~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux10~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux10~41 .lut_mask = "e6c4";
defparam \uut_vga_ctrl|Mux10~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux10~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux10~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux10~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux10~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N8
cyclone_lcell \uut_vga_ctrl|Add2~0 (
// Equation(s):
// \uut_vga_ctrl|Add2~0_combout  = \uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add2~0 .lut_mask = "cc00";
defparam \uut_vga_ctrl|Add2~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Add2~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add2~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add2~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Add2~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N9
cyclone_lcell \uut_vga_ctrl|coordinate~2 (
// Equation(s):
// \uut_vga_ctrl|coordinate~2_combout  = !\uut_vga_ctrl|y_cnt [9] & (\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|Add2~0_combout  # !\uut_vga_ctrl|dis_ch~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [7]),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|Add2~0_combout ),
	.datad(\uut_vga_ctrl|dis_ch~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|coordinate~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|coordinate~2 .lut_mask = "2033";
defparam \uut_vga_ctrl|coordinate~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|coordinate~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|coordinate~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|coordinate~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|coordinate~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N2
cyclone_lcell \uut_vga_ctrl|coordinate~3 (
// Equation(s):
// \uut_vga_ctrl|coordinate~3_combout  = \uut_vga_ctrl|coordinate~2_combout  & (!\uut_vga_ctrl|dis_sap_mod~0_combout  & !\uut_vga_ctrl|x_cnt [8] # !\uut_vga_ctrl|x_cnt [9])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_sap_mod~0_combout ),
	.datab(\uut_vga_ctrl|x_cnt [9]),
	.datac(\uut_vga_ctrl|coordinate~2_combout ),
	.datad(\uut_vga_ctrl|x_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|coordinate~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|coordinate~3 .lut_mask = "3070";
defparam \uut_vga_ctrl|coordinate~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|coordinate~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|coordinate~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|coordinate~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|coordinate~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N6
cyclone_lcell \uut_vga_ctrl|always9~50 (
// Equation(s):
// \uut_vga_ctrl|always9~50_combout  = !\uut_vga_ctrl|y_cnt [8] & \uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|coordinate~3_combout  & \uut_vga_ctrl|always9~42_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|y_cnt [7]),
	.datac(\uut_vga_ctrl|coordinate~3_combout ),
	.datad(\uut_vga_ctrl|always9~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~50 .lut_mask = "4000";
defparam \uut_vga_ctrl|always9~50 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~50 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~50 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~50 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~50 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y8_N5
cyclone_lcell \uut_vga_ctrl|always9~52 (
// Equation(s):
// \uut_vga_ctrl|always9~52_combout  = \uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always9~50_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|always9~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~52 .lut_mask = "c000";
defparam \uut_vga_ctrl|always9~52 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~52 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~52 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~52 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~52 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_97
cyclone_io \signal[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_rf [63]),
	.padio(signal[15]));
// synopsys translate_off
defparam \signal[15]~I .input_async_reset = "clear";
defparam \signal[15]~I .input_power_up = "low";
defparam \signal[15]~I .input_register_mode = "register";
defparam \signal[15]~I .input_sync_reset = "none";
defparam \signal[15]~I .oe_async_reset = "none";
defparam \signal[15]~I .oe_power_up = "low";
defparam \signal[15]~I .oe_register_mode = "none";
defparam \signal[15]~I .oe_sync_reset = "none";
defparam \signal[15]~I .operation_mode = "input";
defparam \signal[15]~I .output_async_reset = "none";
defparam \signal[15]~I .output_power_up = "low";
defparam \signal[15]~I .output_register_mode = "none";
defparam \signal[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X11_Y13_N7
cyclone_lcell \uut_sampling|sft_rf[62] (
// Equation(s):
// \uut_sampling|sft_rf [62] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [63]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[62] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[62] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y13_N0
cyclone_lcell \uut_sampling|sft_rf[25] (
// Equation(s):
// \uut_sampling|sft_rf [25] = DFFEAS(\uut_sampling|sft_rf [26], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [26]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[25] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[25] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[25] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y13_N2
cyclone_lcell \uut_sampling|sft_rf[24] (
// Equation(s):
// \uut_sampling|sft_rf [24] = DFFEAS(\uut_sampling|sft_rf [25], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [25]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[24] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[24] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[24] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[24] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[24] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y13_N7
cyclone_lcell \uut_sampling|sft_rf[23] (
// Equation(s):
// \uut_vga_ctrl|Mux19~17  = \uut_vga_ctrl|Add2~3  & (B1_sft_rf[23] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rf [7] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_rf [23] = DFFEAS(\uut_vga_ctrl|Mux19~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [7]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [24]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~17 ),
	.regout(\uut_sampling|sft_rf [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[23] .lut_mask = "cce2";
defparam \uut_sampling|sft_rf[23] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y13_N2
cyclone_lcell \uut_sampling|sft_rf[22] (
// Equation(s):
// \uut_vga_ctrl|Mux19~12  = \uut_vga_ctrl|Add2~3  & (B1_sft_rf[22] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rf [6] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_rf [22] = DFFEAS(\uut_vga_ctrl|Mux19~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [6]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [23]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~12 ),
	.regout(\uut_sampling|sft_rf [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[22] .lut_mask = "cce2";
defparam \uut_sampling|sft_rf[22] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y13_N6
cyclone_lcell \uut_sampling|sft_rf[17] (
// Equation(s):
// \uut_vga_ctrl|Mux19~7  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_rf[17] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rf [49] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_rf [17] = DFFEAS(\uut_vga_ctrl|Mux19~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_rf [49]),
	.datac(\uut_sampling|sft_rf [18]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~7 ),
	.regout(\uut_sampling|sft_rf [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[17] .lut_mask = "aae4";
defparam \uut_sampling|sft_rf[17] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y11_N8
cyclone_lcell \uut_sampling|sft_rf[16] (
// Equation(s):
// \uut_vga_ctrl|Mux19~2  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rf[16]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rf [48])
// \uut_sampling|sft_rf [16] = DFFEAS(\uut_vga_ctrl|Mux19~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_rf [48]),
	.datac(\uut_sampling|sft_rf [17]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~2 ),
	.regout(\uut_sampling|sft_rf [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[16] .lut_mask = "fa44";
defparam \uut_sampling|sft_rf[16] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[16] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[16] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y13_N3
cyclone_lcell \uut_sampling|sft_rf[15] (
// Equation(s):
// \uut_vga_ctrl|Mux19~18  = \uut_vga_ctrl|Mux19~17  & (\uut_sampling|sft_rf [31] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux19~17  & (B1_sft_rf[15] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_rf [15] = DFFEAS(\uut_vga_ctrl|Mux19~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux19~17 ),
	.datab(\uut_sampling|sft_rf [31]),
	.datac(\uut_sampling|sft_rf [16]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~18 ),
	.regout(\uut_sampling|sft_rf [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[15] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rf[15] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[15] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[15] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y13_N8
cyclone_lcell \uut_sampling|sft_rf[14] (
// Equation(s):
// \uut_vga_ctrl|Mux19~13  = \uut_vga_ctrl|Mux19~12  & (\uut_sampling|sft_rf [30] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux19~12  & (B1_sft_rf[14] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_rf [14] = DFFEAS(\uut_vga_ctrl|Mux19~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux19~12 ),
	.datab(\uut_sampling|sft_rf [30]),
	.datac(\uut_sampling|sft_rf [15]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~13 ),
	.regout(\uut_sampling|sft_rf [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[14] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rf[14] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y12_N5
cyclone_lcell \uut_sampling|sft_rf[13] (
// Equation(s):
// \uut_vga_ctrl|Mux19~27  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rf[13]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rf [45])
// \uut_sampling|sft_rf [13] = DFFEAS(\uut_vga_ctrl|Mux19~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rf [45]),
	.datac(\uut_sampling|sft_rf [14]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~27 ),
	.regout(\uut_sampling|sft_rf [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[13] .lut_mask = "fa44";
defparam \uut_sampling|sft_rf[13] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y12_N7
cyclone_lcell \uut_sampling|sft_rf[61] (
// Equation(s):
// \uut_vga_ctrl|Mux19~28  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux19~27  & \uut_sampling|sft_rf [29] # !\uut_vga_ctrl|Mux19~27  & (B1_sft_rf[61])) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux19~27 )
// \uut_sampling|sft_rf [61] = DFFEAS(\uut_vga_ctrl|Mux19~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rf [29]),
	.datac(\uut_sampling|sft_rf [62]),
	.datad(\uut_vga_ctrl|Mux19~27 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~28 ),
	.regout(\uut_sampling|sft_rf [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[61] .lut_mask = "dda0";
defparam \uut_sampling|sft_rf[61] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[61] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[61] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y12_N9
cyclone_lcell \uut_sampling|sft_rf[60] (
// Equation(s):
// \uut_vga_ctrl|Mux19~22  = \uut_vga_ctrl|Add2~3  & (B1_sft_rf[60] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rf [44] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_rf [60] = DFFEAS(\uut_vga_ctrl|Mux19~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rf [44]),
	.datac(\uut_sampling|sft_rf [61]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~22 ),
	.regout(\uut_sampling|sft_rf [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[60] .lut_mask = "aae4";
defparam \uut_sampling|sft_rf[60] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y12_N8
cyclone_lcell \uut_sampling|sft_rf[12] (
// Equation(s):
// \uut_vga_ctrl|Mux19~23  = \uut_vga_ctrl|Mux19~22  & (\uut_sampling|sft_rf [28] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux19~22  & (B1_sft_rf[12] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_rf [12] = DFFEAS(\uut_vga_ctrl|Mux19~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [28]),
	.datab(\uut_vga_ctrl|Mux19~22 ),
	.datac(\uut_sampling|sft_rf [13]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~23 ),
	.regout(\uut_sampling|sft_rf [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[12] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rf[12] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y12_N2
cyclone_lcell \uut_sampling|sft_rf[11] (
// Equation(s):
// \uut_vga_ctrl|Mux19~38  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rf[11]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rf [43])
// \uut_sampling|sft_rf [11] = DFFEAS(\uut_vga_ctrl|Mux19~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [43]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [12]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~38 ),
	.regout(\uut_sampling|sft_rf [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[11] .lut_mask = "fc22";
defparam \uut_sampling|sft_rf[11] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[11] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[11] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y12_N0
cyclone_lcell \uut_sampling|sft_rf[10] (
// Equation(s):
// \uut_vga_ctrl|Mux19~33  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rf[10]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rf [42])
// \uut_sampling|sft_rf [10] = DFFEAS(\uut_vga_ctrl|Mux19~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [42]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [11]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~33 ),
	.regout(\uut_sampling|sft_rf [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[10] .lut_mask = "fc22";
defparam \uut_sampling|sft_rf[10] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y11_N8
cyclone_lcell \uut_sampling|sft_rf[9] (
// Equation(s):
// \uut_sampling|sft_rf [9] = DFFEAS(\uut_sampling|sft_rf [10], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [10]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[9] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[9] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[9] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[9] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[9] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y11_N5
cyclone_lcell \uut_sampling|sft_rf[8] (
// Equation(s):
// \uut_sampling|sft_rf [8] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [9]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[8] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[8] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y13_N9
cyclone_lcell \uut_sampling|sft_rf[7] (
// Equation(s):
// \uut_sampling|sft_rf [7] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [8]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[7] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[7] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[7] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[7] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y13_N8
cyclone_lcell \uut_sampling|sft_rf[6] (
// Equation(s):
// \uut_sampling|sft_rf [6] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [7]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[6] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[6] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[6] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[6] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y13_N5
cyclone_lcell \uut_sampling|sft_rf[21] (
// Equation(s):
// \uut_sampling|sft_rf [21] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [22]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[21] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[21] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[21] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[21] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y13_N8
cyclone_lcell \uut_sampling|sft_rf[20] (
// Equation(s):
// \uut_sampling|sft_rf [20] = DFFEAS(\uut_sampling|sft_rf [21], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [21]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[20] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[20] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[20] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[20] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[20] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y13_N4
cyclone_lcell \uut_sampling|sft_rf[19] (
// Equation(s):
// \uut_sampling|sft_rf [19] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [20]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[19] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[19] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y13_N6
cyclone_lcell \uut_sampling|sft_rf[18] (
// Equation(s):
// \uut_sampling|sft_rf [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[18] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[18] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y12_N9
cyclone_lcell \uut_sampling|sft_rf[59] (
// Equation(s):
// \uut_vga_ctrl|Mux19~39  = \uut_vga_ctrl|Mux19~38  & (\uut_sampling|sft_rf [27] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux19~38  & \uut_vga_ctrl|Add2~3  & B1_sft_rf[59]
// \uut_sampling|sft_rf [59] = DFFEAS(\uut_vga_ctrl|Mux19~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux19~38 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [60]),
	.datad(\uut_sampling|sft_rf [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~39 ),
	.regout(\uut_sampling|sft_rf [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[59] .lut_mask = "ea62";
defparam \uut_sampling|sft_rf[59] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[59] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[59] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y12_N1
cyclone_lcell \uut_sampling|sft_rf[58] (
// Equation(s):
// \uut_vga_ctrl|Mux19~34  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux19~33  & \uut_sampling|sft_rf [26] # !\uut_vga_ctrl|Mux19~33  & (B1_sft_rf[58])) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux19~33 )
// \uut_sampling|sft_rf [58] = DFFEAS(\uut_vga_ctrl|Mux19~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [26]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [59]),
	.datad(\uut_vga_ctrl|Mux19~33 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~34 ),
	.regout(\uut_sampling|sft_rf [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[58] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rf[58] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y13_N4
cyclone_lcell \uut_sampling|sft_rf[57] (
// Equation(s):
// \uut_vga_ctrl|Mux19~8  = \uut_vga_ctrl|Mux19~7  & (\uut_sampling|sft_rf [25] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux19~7  & (B1_sft_rf[57] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_rf [57] = DFFEAS(\uut_vga_ctrl|Mux19~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [58], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux19~7 ),
	.datab(\uut_sampling|sft_rf [25]),
	.datac(\uut_sampling|sft_rf [58]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~8 ),
	.regout(\uut_sampling|sft_rf [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[57] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rf[57] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[57] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[57] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[57] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y11_N2
cyclone_lcell \uut_sampling|sft_rf[56] (
// Equation(s):
// \uut_vga_ctrl|Mux19~3  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux19~2  & (\uut_sampling|sft_rf [24]) # !\uut_vga_ctrl|Mux19~2  & B1_sft_rf[56]) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux19~2 
// \uut_sampling|sft_rf [56] = DFFEAS(\uut_vga_ctrl|Mux19~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux19~2 ),
	.datac(\uut_sampling|sft_rf [57]),
	.datad(\uut_sampling|sft_rf [24]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~3 ),
	.regout(\uut_sampling|sft_rf [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[56] .lut_mask = "ec64";
defparam \uut_sampling|sft_rf[56] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y13_N0
cyclone_lcell \uut_sampling|sft_rf[55] (
// Equation(s):
// \uut_vga_ctrl|Mux19~10  = \uut_vga_ctrl|Add2~3  & (B1_sft_rf[55] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rf [39] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_rf [55] = DFFEAS(\uut_vga_ctrl|Mux19~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [39]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [56]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~10 ),
	.regout(\uut_sampling|sft_rf [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[55] .lut_mask = "cce2";
defparam \uut_sampling|sft_rf[55] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y13_N5
cyclone_lcell \uut_sampling|sft_rf[54] (
// Equation(s):
// \uut_vga_ctrl|Mux19~14  = \uut_vga_ctrl|Add2~3  & (B1_sft_rf[54] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rf [38] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_rf [54] = DFFEAS(\uut_vga_ctrl|Mux19~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [38]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [55]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~14 ),
	.regout(\uut_sampling|sft_rf [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[54] .lut_mask = "cce2";
defparam \uut_sampling|sft_rf[54] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[54] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[54] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y12_N6
cyclone_lcell \uut_sampling|sft_rf[53] (
// Equation(s):
// \uut_vga_ctrl|Mux19~20  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  # B1_sft_rf[53]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_rf [37])
// \uut_sampling|sft_rf [53] = DFFEAS(\uut_vga_ctrl|Mux19~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_rf [54]),
	.datad(\uut_sampling|sft_rf [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~20 ),
	.regout(\uut_sampling|sft_rf [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[53] .lut_mask = "b9a8";
defparam \uut_sampling|sft_rf[53] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y12_N0
cyclone_lcell \uut_sampling|sft_rf[52] (
// Equation(s):
// \uut_vga_ctrl|Mux19~24  = \uut_vga_ctrl|Add2~3  & (B1_sft_rf[52] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rf [36] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_rf [52] = DFFEAS(\uut_vga_ctrl|Mux19~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rf [36]),
	.datac(\uut_sampling|sft_rf [53]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~24 ),
	.regout(\uut_sampling|sft_rf [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[52] .lut_mask = "aae4";
defparam \uut_sampling|sft_rf[52] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y12_N3
cyclone_lcell \uut_sampling|sft_rf[51] (
// Equation(s):
// \uut_vga_ctrl|Mux19~31  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  # B1_sft_rf[51]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_rf [35])
// \uut_sampling|sft_rf [51] = DFFEAS(\uut_vga_ctrl|Mux19~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_rf [52]),
	.datad(\uut_sampling|sft_rf [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~31 ),
	.regout(\uut_sampling|sft_rf [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[51] .lut_mask = "b9a8";
defparam \uut_sampling|sft_rf[51] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y12_N6
cyclone_lcell \uut_sampling|sft_rf[5] (
// Equation(s):
// \uut_vga_ctrl|Mux19~21  = \uut_vga_ctrl|Mux19~20  & (\uut_sampling|sft_rf [21] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux19~20  & (B1_sft_rf[5] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_rf [5] = DFFEAS(\uut_vga_ctrl|Mux19~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux19~20 ),
	.datab(\uut_sampling|sft_rf [21]),
	.datac(\uut_sampling|sft_rf [6]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~21 ),
	.regout(\uut_sampling|sft_rf [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[5] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rf[5] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y12_N1
cyclone_lcell \uut_sampling|sft_rf[4] (
// Equation(s):
// \uut_vga_ctrl|Mux19~25  = \uut_vga_ctrl|Mux19~24  & (\uut_sampling|sft_rf [20] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux19~24  & (B1_sft_rf[4] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_rf [4] = DFFEAS(\uut_vga_ctrl|Mux19~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [20]),
	.datab(\uut_vga_ctrl|Mux19~24 ),
	.datac(\uut_sampling|sft_rf [5]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~25 ),
	.regout(\uut_sampling|sft_rf [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[4] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rf[4] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[4] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[4] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y12_N3
cyclone_lcell \uut_sampling|sft_rf[3] (
// Equation(s):
// \uut_vga_ctrl|Mux19~32  = \uut_vga_ctrl|Mux19~31  & (\uut_sampling|sft_rf [19] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux19~31  & (B1_sft_rf[3] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_rf [3] = DFFEAS(\uut_vga_ctrl|Mux19~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [19]),
	.datab(\uut_vga_ctrl|Mux19~31 ),
	.datac(\uut_sampling|sft_rf [4]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~32 ),
	.regout(\uut_sampling|sft_rf [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[3] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rf[3] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y12_N5
cyclone_lcell \uut_sampling|sft_rf[2] (
// Equation(s):
// \uut_vga_ctrl|Mux19~35  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rf[2]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rf [34])
// \uut_sampling|sft_rf [2] = DFFEAS(\uut_vga_ctrl|Mux19~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [34]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [3]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~35 ),
	.regout(\uut_sampling|sft_rf [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[2] .lut_mask = "fc22";
defparam \uut_sampling|sft_rf[2] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[2] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[2] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y12_N8
cyclone_lcell \uut_sampling|sft_rf[50] (
// Equation(s):
// \uut_vga_ctrl|Mux19~36  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux19~35  & \uut_sampling|sft_rf [18] # !\uut_vga_ctrl|Mux19~35  & (B1_sft_rf[50])) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux19~35 )
// \uut_sampling|sft_rf [50] = DFFEAS(\uut_vga_ctrl|Mux19~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rf [18]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rf [51]),
	.datad(\uut_vga_ctrl|Mux19~35 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~36 ),
	.regout(\uut_sampling|sft_rf [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[50] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rf[50] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[50] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[50] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y13_N3
cyclone_lcell \uut_sampling|sft_rf[49] (
// Equation(s):
// \uut_sampling|sft_rf [49] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [50]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[49] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[49] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y13_N5
cyclone_lcell \uut_sampling|sft_rf[48] (
// Equation(s):
// \uut_sampling|sft_rf [48] = DFFEAS(\uut_sampling|sft_rf [49], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [49]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[48] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[48] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[48] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[48] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[48] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y13_N1
cyclone_lcell \uut_sampling|sft_rf[47] (
// Equation(s):
// \uut_vga_ctrl|Mux19~11  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux19~10  & \uut_sampling|sft_rf [63] # !\uut_vga_ctrl|Mux19~10  & (B1_sft_rf[47])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux19~10 )
// \uut_sampling|sft_rf [47] = DFFEAS(\uut_vga_ctrl|Mux19~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_rf [63]),
	.datac(\uut_sampling|sft_rf [48]),
	.datad(\uut_vga_ctrl|Mux19~10 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~11 ),
	.regout(\uut_sampling|sft_rf [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[47] .lut_mask = "dda0";
defparam \uut_sampling|sft_rf[47] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y13_N6
cyclone_lcell \uut_sampling|sft_rf[46] (
// Equation(s):
// \uut_vga_ctrl|Mux19~15  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux19~14  & \uut_sampling|sft_rf [62] # !\uut_vga_ctrl|Mux19~14  & (B1_sft_rf[46])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux19~14 )
// \uut_sampling|sft_rf [46] = DFFEAS(\uut_vga_ctrl|Mux19~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_rf [62]),
	.datac(\uut_sampling|sft_rf [47]),
	.datad(\uut_vga_ctrl|Mux19~14 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~15 ),
	.regout(\uut_sampling|sft_rf [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[46] .lut_mask = "dda0";
defparam \uut_sampling|sft_rf[46] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y13_N2
cyclone_lcell \uut_sampling|sft_rf[45] (
// Equation(s):
// \uut_sampling|sft_rf [45] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [46]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[45] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[45] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y12_N3
cyclone_lcell \uut_sampling|sft_rf[44] (
// Equation(s):
// \uut_sampling|sft_rf [44] = DFFEAS(\uut_sampling|sft_rf [45], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [45]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[44] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[44] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[44] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y11_N4
cyclone_lcell \uut_sampling|sft_rf[43] (
// Equation(s):
// \uut_sampling|sft_rf [43] = DFFEAS(\uut_sampling|sft_rf [44], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [44]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[43] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[43] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[43] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[43] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[43] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y11_N2
cyclone_lcell \uut_sampling|sft_rf[42] (
// Equation(s):
// \uut_sampling|sft_rf [42] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [43]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[42] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[42] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[42] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[42] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y11_N7
cyclone_lcell \uut_sampling|sft_rf[41] (
// Equation(s):
// \uut_vga_ctrl|Mux19~0  = \uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & B1_sft_rf[41] # !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_rf [33]))
// \uut_sampling|sft_rf [41] = DFFEAS(\uut_vga_ctrl|Mux19~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rf [42]),
	.datad(\uut_sampling|sft_rf [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~0 ),
	.regout(\uut_sampling|sft_rf [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[41] .lut_mask = "d9c8";
defparam \uut_sampling|sft_rf[41] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[41] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[41] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y11_N9
cyclone_lcell \uut_sampling|sft_rf[40] (
// Equation(s):
// \uut_vga_ctrl|Mux19~4  = \uut_vga_ctrl|Add2~2  & (B1_sft_rf[40] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rf [32] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_rf [40] = DFFEAS(\uut_vga_ctrl|Mux19~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_rf [32]),
	.datac(\uut_sampling|sft_rf [41]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~4 ),
	.regout(\uut_sampling|sft_rf [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[40] .lut_mask = "aae4";
defparam \uut_sampling|sft_rf[40] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[40] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[40] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y12_N2
cyclone_lcell \uut_sampling|sft_rf[39] (
// Equation(s):
// \uut_sampling|sft_rf [39] = DFFEAS(\uut_sampling|sft_rf [40], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[39] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[39] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[39] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y12_N4
cyclone_lcell \uut_sampling|sft_rf[38] (
// Equation(s):
// \uut_sampling|sft_rf [38] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [39]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[38] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[38] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y12_N5
cyclone_lcell \uut_sampling|sft_rf[37] (
// Equation(s):
// \uut_sampling|sft_rf [37] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [38]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[37] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[37] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y12_N9
cyclone_lcell \uut_sampling|sft_rf[36] (
// Equation(s):
// \uut_sampling|sft_rf [36] = DFFEAS(\uut_sampling|sft_rf [37], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[36] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[36] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[36] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y12_N7
cyclone_lcell \uut_sampling|sft_rf[35] (
// Equation(s):
// \uut_sampling|sft_rf [35] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [36]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[35] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[35] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[35] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[35] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y12_N8
cyclone_lcell \uut_sampling|sft_rf[34] (
// Equation(s):
// \uut_sampling|sft_rf [34] = DFFEAS(\uut_sampling|sft_rf [35], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[34] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[34] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[34] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[34] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[34] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y11_N0
cyclone_lcell \uut_sampling|sft_rf[33] (
// Equation(s):
// \uut_sampling|sft_rf [33] = DFFEAS(\uut_sampling|sft_rf [34], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [34]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[33] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[33] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[33] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y11_N5
cyclone_lcell \uut_sampling|sft_rf[32] (
// Equation(s):
// \uut_sampling|sft_rf [32] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [33]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[32] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[32] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y10_N2
cyclone_lcell \uut_sampling|sft_rf[31] (
// Equation(s):
// \uut_sampling|sft_rf [31] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [32]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[31] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[31] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y10_N9
cyclone_lcell \uut_sampling|sft_rf[30] (
// Equation(s):
// \uut_sampling|sft_rf [30] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [31]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[30] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[30] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y10_N6
cyclone_lcell \uut_sampling|sft_rf[29] (
// Equation(s):
// \uut_sampling|sft_rf [29] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rf [30]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[29] .lut_mask = "0000";
defparam \uut_sampling|sft_rf[29] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[29] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y10_N1
cyclone_lcell \uut_sampling|sft_rf[28] (
// Equation(s):
// \uut_sampling|sft_rf [28] = DFFEAS(\uut_sampling|sft_rf [29], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [29]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[28] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[28] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[28] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[28] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[28] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y10_N7
cyclone_lcell \uut_sampling|sft_rf[27] (
// Equation(s):
// \uut_sampling|sft_rf [27] = DFFEAS(\uut_sampling|sft_rf [28], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [28]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[27] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[27] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[27] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y12_N7
cyclone_lcell \uut_sampling|sft_rf[26] (
// Equation(s):
// \uut_sampling|sft_rf [26] = DFFEAS(\uut_sampling|sft_rf [27], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rf [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rf [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[26] .lut_mask = "ff00";
defparam \uut_sampling|sft_rf[26] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_rf[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rf[26] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y12_N6
cyclone_lcell \uut_vga_ctrl|Mux19~37 (
// Equation(s):
// \uut_vga_ctrl|Mux19~37_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux19~34  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux19~36 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~34 ),
	.datab(\uut_vga_ctrl|Mux19~36 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~37 .lut_mask = "fa0c";
defparam \uut_vga_ctrl|Mux19~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y12_N4
cyclone_lcell \uut_vga_ctrl|Mux19~40 (
// Equation(s):
// \uut_vga_ctrl|Mux19~40_combout  = \uut_vga_ctrl|Mux19~37_combout  & (\uut_vga_ctrl|Mux19~39  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux19~37_combout  & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux19~32 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~37_combout ),
	.datab(\uut_vga_ctrl|Mux19~39 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux19~32 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~40 .lut_mask = "da8a";
defparam \uut_vga_ctrl|Mux19~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y11_N1
cyclone_lcell \uut_sampling|sft_rf[1] (
// Equation(s):
// \uut_vga_ctrl|Mux19~1  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux19~0  & \uut_sampling|sft_rf [9] # !\uut_vga_ctrl|Mux19~0  & (B1_sft_rf[1])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux19~0 )
// \uut_sampling|sft_rf [1] = DFFEAS(\uut_vga_ctrl|Mux19~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rf [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_rf [9]),
	.datac(\uut_sampling|sft_rf [2]),
	.datad(\uut_vga_ctrl|Mux19~0 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~1 ),
	.regout(\uut_sampling|sft_rf [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[1] .lut_mask = "dda0";
defparam \uut_sampling|sft_rf[1] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rf[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y11_N4
cyclone_lcell \uut_sampling|sft_rf[0] (
// Equation(s):
// \uut_vga_ctrl|Mux19~5  = \uut_vga_ctrl|Mux19~4  & (\uut_sampling|sft_rf [8] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux19~4  & (B1_sft_rf[0] & \uut_vga_ctrl|Add2~1_combout )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux19~4 ),
	.datab(\uut_sampling|sft_rf [8]),
	.datac(\uut_sampling|sft_rf [1]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~5 ),
	.regout(\uut_sampling|sft_rf [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rf[0] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rf[0] .operation_mode = "normal";
defparam \uut_sampling|sft_rf[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_rf[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rf[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rf[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y11_N7
cyclone_lcell \uut_vga_ctrl|Mux19~6 (
// Equation(s):
// \uut_vga_ctrl|Mux19~6_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux19~3  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux19~5  & !\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~3 ),
	.datab(\uut_vga_ctrl|Mux19~5 ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~6 .lut_mask = "f0ac";
defparam \uut_vga_ctrl|Mux19~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y11_N3
cyclone_lcell \uut_vga_ctrl|Mux19~9 (
// Equation(s):
// \uut_vga_ctrl|Mux19~9_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux19~6_combout  & \uut_vga_ctrl|Mux19~8  # !\uut_vga_ctrl|Mux19~6_combout  & (\uut_vga_ctrl|Mux19~1 )) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux19~6_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~8 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_vga_ctrl|Mux19~6_combout ),
	.datad(\uut_vga_ctrl|Mux19~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~9 .lut_mask = "bcb0";
defparam \uut_vga_ctrl|Mux19~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y12_N2
cyclone_lcell \uut_vga_ctrl|Mux19~26 (
// Equation(s):
// \uut_vga_ctrl|Mux19~26_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux19~23  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux19~25 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Mux19~23 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux19~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~26 .lut_mask = "e5e0";
defparam \uut_vga_ctrl|Mux19~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y12_N4
cyclone_lcell \uut_vga_ctrl|Mux19~29 (
// Equation(s):
// \uut_vga_ctrl|Mux19~29_combout  = \uut_vga_ctrl|Mux19~26_combout  & (\uut_vga_ctrl|Mux19~28  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux19~26_combout  & \uut_vga_ctrl|Mux19~21  & (\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~21 ),
	.datab(\uut_vga_ctrl|Mux19~28 ),
	.datac(\uut_vga_ctrl|Mux19~26_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~29 .lut_mask = "caf0";
defparam \uut_vga_ctrl|Mux19~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y13_N9
cyclone_lcell \uut_vga_ctrl|Mux19~16 (
// Equation(s):
// \uut_vga_ctrl|Mux19~16_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux19~13 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux19~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~15 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_vga_ctrl|Mux19~13 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~16 .lut_mask = "fc22";
defparam \uut_vga_ctrl|Mux19~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y13_N4
cyclone_lcell \uut_vga_ctrl|Mux19~19 (
// Equation(s):
// \uut_vga_ctrl|Mux19~19_combout  = \uut_vga_ctrl|Mux19~16_combout  & (\uut_vga_ctrl|Mux19~18  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux19~16_combout  & \uut_vga_ctrl|Mux19~11  & \uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~11 ),
	.datab(\uut_vga_ctrl|Mux19~16_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux19~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~19 .lut_mask = "ec2c";
defparam \uut_vga_ctrl|Mux19~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y11_N6
cyclone_lcell \uut_vga_ctrl|Mux19~30 (
// Equation(s):
// \uut_vga_ctrl|Mux19~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux19~19_combout ) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux19~29_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|Mux19~29_combout ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux19~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~30 .lut_mask = "f4a4";
defparam \uut_vga_ctrl|Mux19~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y11_N1
cyclone_lcell \uut_vga_ctrl|Mux19~41 (
// Equation(s):
// \uut_vga_ctrl|Mux19~41_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux19~30_combout  & \uut_vga_ctrl|Mux19~40_combout  # !\uut_vga_ctrl|Mux19~30_combout  & (\uut_vga_ctrl|Mux19~9_combout )) # !\uut_vga_ctrl|x_cnt [5] & 
// (\uut_vga_ctrl|Mux19~30_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~40_combout ),
	.datab(\uut_vga_ctrl|Mux19~9_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|Mux19~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux19~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux19~41 .lut_mask = "afc0";
defparam \uut_vga_ctrl|Mux19~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux19~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux19~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux19~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux19~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y2_N7
cyclone_lcell \uut_vga_ctrl|always9~46 (
// Equation(s):
// \uut_vga_ctrl|always9~46_combout  = !\uut_vga_ctrl|y_cnt [4] & (\uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~46 .lut_mask = "5050";
defparam \uut_vga_ctrl|always9~46 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~46 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~46 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~46 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~46 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y4_N3
cyclone_lcell \uut_vga_ctrl|always9~48 (
// Equation(s):
// \uut_vga_ctrl|always9~48_combout  = !\uut_vga_ctrl|y_cnt [1] & !\uut_vga_ctrl|y_cnt [2] & !\uut_vga_ctrl|y_cnt [0] & \uut_vga_ctrl|coordinate~3_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [1]),
	.datab(\uut_vga_ctrl|y_cnt [2]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|coordinate~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~48 .lut_mask = "0100";
defparam \uut_vga_ctrl|always9~48 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~48 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~48 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~48 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~48 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y4_N5
cyclone_lcell \uut_vga_ctrl|always9~49 (
// Equation(s):
// \uut_vga_ctrl|always9~49_combout  = \uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|always9~48_combout  & !\uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|y_cnt [8]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [7]),
	.datab(\uut_vga_ctrl|always9~48_combout ),
	.datac(\uut_vga_ctrl|y_cnt [5]),
	.datad(\uut_vga_ctrl|y_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~49 .lut_mask = "0800";
defparam \uut_vga_ctrl|always9~49 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~49 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~49 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~49 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~49 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N4
cyclone_lcell \uut_vga_ctrl|always9~30 (
// Equation(s):
// \uut_vga_ctrl|always9~30_combout  = \uut_vga_ctrl|Mux19~41_combout  & \uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always9~46_combout  & \uut_vga_ctrl|always9~49_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux19~41_combout ),
	.datab(\uut_vga_ctrl|y_cnt [6]),
	.datac(\uut_vga_ctrl|always9~46_combout ),
	.datad(\uut_vga_ctrl|always9~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~30 .lut_mask = "8000";
defparam \uut_vga_ctrl|always9~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N6
cyclone_lcell \uut_vga_ctrl|vga_rgb~72 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~72_combout  = \uut_vga_ctrl|always9~30_combout  # !\uut_vga_ctrl|Mux10~41_combout  & \uut_vga_ctrl|always9~52_combout  & \uut_vga_ctrl|always9~43_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux10~41_combout ),
	.datab(\uut_vga_ctrl|always9~52_combout ),
	.datac(\uut_vga_ctrl|always9~30_combout ),
	.datad(\uut_vga_ctrl|always9~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~72 .lut_mask = "f4f0";
defparam \uut_vga_ctrl|vga_rgb~72 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~72 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~72 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~72 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~72 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N4
cyclone_lcell \uut_sampling|sft_r5[0] (
// Equation(s):
// \uut_vga_ctrl|Mux9~4  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r5[0] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r5 [32] & (!\uut_vga_ctrl|x_cnt [4])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r5 [32]),
	.datac(\uut_sampling|sft_r5 [1]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~4 ),
	.regout(\uut_sampling|sft_r5 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[0] .lut_mask = "aae4";
defparam \uut_sampling|sft_r5[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r5[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y1_N4
cyclone_lcell \uut_sampling|sft_r5[18] (
// Equation(s):
// \uut_sampling|sft_r5 [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[18] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[18] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_114
cyclone_io \signal[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r5 [63]),
	.padio(signal[5]));
// synopsys translate_off
defparam \signal[5]~I .input_async_reset = "clear";
defparam \signal[5]~I .input_power_up = "low";
defparam \signal[5]~I .input_register_mode = "register";
defparam \signal[5]~I .input_sync_reset = "none";
defparam \signal[5]~I .oe_async_reset = "none";
defparam \signal[5]~I .oe_power_up = "low";
defparam \signal[5]~I .oe_register_mode = "none";
defparam \signal[5]~I .oe_sync_reset = "none";
defparam \signal[5]~I .operation_mode = "input";
defparam \signal[5]~I .output_async_reset = "none";
defparam \signal[5]~I .output_power_up = "low";
defparam \signal[5]~I .output_register_mode = "none";
defparam \signal[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X11_Y1_N2
cyclone_lcell \uut_sampling|sft_r5[49] (
// Equation(s):
// \uut_vga_ctrl|Mux9~35  = \uut_vga_ctrl|Add2~3  & (B1_sft_r5[49] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r5 [33] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [49] = DFFEAS(\uut_vga_ctrl|Mux9~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [33]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r5 [50]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~35 ),
	.regout(\uut_sampling|sft_r5 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[49] .lut_mask = "cce2";
defparam \uut_sampling|sft_r5[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[49] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[49] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y3_N9
cyclone_lcell \uut_sampling|sft_r5[48] (
// Equation(s):
// \uut_sampling|sft_r5 [48] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [49]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[48] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[48] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[48] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N6
cyclone_lcell \uut_sampling|sft_r5[17] (
// Equation(s):
// \uut_vga_ctrl|Mux9~31  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & (B1_sft_r5[17]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r5 [1])
// \uut_sampling|sft_r5 [17] = DFFEAS(\uut_vga_ctrl|Mux9~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r5 [1]),
	.datac(\uut_sampling|sft_r5 [18]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~31 ),
	.regout(\uut_sampling|sft_r5 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[17] .lut_mask = "fa44";
defparam \uut_sampling|sft_r5[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N1
cyclone_lcell \uut_sampling|sft_r5[16] (
// Equation(s):
// \uut_vga_ctrl|Mux9~0  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r5[16] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r5 [48] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [16] = DFFEAS(\uut_vga_ctrl|Mux9~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r5 [48]),
	.datac(\uut_sampling|sft_r5 [17]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~0 ),
	.regout(\uut_sampling|sft_r5 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[16] .lut_mask = "aae4";
defparam \uut_sampling|sft_r5[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[16] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[16] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N2
cyclone_lcell \uut_sampling|sft_r5[15] (
// Equation(s):
// \uut_sampling|sft_r5 [15] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [16]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[15] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N1
cyclone_lcell \uut_sampling|sft_r5[29] (
// Equation(s):
// \uut_vga_ctrl|Mux9~17  = \uut_vga_ctrl|Add2~2  & (B1_sft_r5[29] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r5 [21] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [29] = DFFEAS(\uut_vga_ctrl|Mux9~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_r5 [21]),
	.datac(\uut_sampling|sft_r5 [30]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~17 ),
	.regout(\uut_sampling|sft_r5 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[29] .lut_mask = "aae4";
defparam \uut_sampling|sft_r5[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[29] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[29] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[29] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N5
cyclone_lcell \uut_sampling|sft_r5[28] (
// Equation(s):
// \uut_vga_ctrl|Mux9~27  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & (B1_sft_r5[28]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r5 [12])
// \uut_sampling|sft_r5 [28] = DFFEAS(\uut_vga_ctrl|Mux9~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [12]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [29]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~27 ),
	.regout(\uut_sampling|sft_r5 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[28] .lut_mask = "fc22";
defparam \uut_sampling|sft_r5[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N8
cyclone_lcell \uut_sampling|sft_r5[14] (
// Equation(s):
// \uut_vga_ctrl|Mux9~28  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~27  & \uut_sampling|sft_r5 [30] # !\uut_vga_ctrl|Mux9~27  & (B1_sft_r5[14])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~27 )
// \uut_sampling|sft_r5 [14] = DFFEAS(\uut_vga_ctrl|Mux9~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [30]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [15]),
	.datad(\uut_vga_ctrl|Mux9~27 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~28 ),
	.regout(\uut_sampling|sft_r5 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[14] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r5[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y2_N0
cyclone_lcell \uut_sampling|sft_r5[8] (
// Equation(s):
// \uut_vga_ctrl|Mux9~2  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r5[8] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r5 [40] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [8] = DFFEAS(\uut_vga_ctrl|Mux9~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r5 [40]),
	.datac(\uut_sampling|sft_r5 [9]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~2 ),
	.regout(\uut_sampling|sft_r5 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[8] .lut_mask = "aae4";
defparam \uut_sampling|sft_r5[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[8] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[8] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N5
cyclone_lcell \uut_sampling|sft_r5[62] (
// Equation(s):
// \uut_sampling|sft_r5 [62] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [63]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[62] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N6
cyclone_lcell \uut_sampling|sft_r5[61] (
// Equation(s):
// \uut_vga_ctrl|Mux9~10  = \uut_vga_ctrl|Add2~2  & (B1_sft_r5[61] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r5 [53] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [61] = DFFEAS(\uut_vga_ctrl|Mux9~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_r5 [53]),
	.datac(\uut_sampling|sft_r5 [62]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~10 ),
	.regout(\uut_sampling|sft_r5 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[61] .lut_mask = "aae4";
defparam \uut_sampling|sft_r5[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[61] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[61] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N6
cyclone_lcell \uut_sampling|sft_r5[47] (
// Equation(s):
// \uut_sampling|sft_r5 [47] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [48]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[47] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[47] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[47] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N9
cyclone_lcell \uut_sampling|sft_r5[60] (
// Equation(s):
// \uut_vga_ctrl|Mux9~22  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r5[60]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r5 [44])
// \uut_sampling|sft_r5 [60] = DFFEAS(\uut_vga_ctrl|Mux9~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [61]),
	.datad(\uut_sampling|sft_r5 [44]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~22 ),
	.regout(\uut_sampling|sft_r5 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[60] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r5[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N7
cyclone_lcell \uut_sampling|sft_r5[46] (
// Equation(s):
// \uut_vga_ctrl|Mux9~23  = \uut_vga_ctrl|Mux9~22  & (\uut_sampling|sft_r5 [62] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux9~22  & \uut_vga_ctrl|x_cnt [4] & B1_sft_r5[46]
// \uut_sampling|sft_r5 [46] = DFFEAS(\uut_vga_ctrl|Mux9~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux9~22 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [47]),
	.datad(\uut_sampling|sft_r5 [62]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~23 ),
	.regout(\uut_sampling|sft_r5 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[46] .lut_mask = "ea62";
defparam \uut_sampling|sft_r5[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N1
cyclone_lcell \uut_sampling|sft_r5[45] (
// Equation(s):
// \uut_vga_ctrl|Mux9~14  = \uut_vga_ctrl|Add2~2  & (B1_sft_r5[45] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r5 [37] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [45] = DFFEAS(\uut_vga_ctrl|Mux9~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [37]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r5 [46]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~14 ),
	.regout(\uut_sampling|sft_r5 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[45] .lut_mask = "cce2";
defparam \uut_sampling|sft_r5[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[45] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[45] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N8
cyclone_lcell \uut_sampling|sft_r5[39] (
// Equation(s):
// \uut_vga_ctrl|Mux9~15  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~14  & \uut_sampling|sft_r5 [47] # !\uut_vga_ctrl|Mux9~14  & (B1_sft_r5[39])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~14 )
// \uut_sampling|sft_r5 [39] = DFFEAS(\uut_vga_ctrl|Mux9~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [47]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [40]),
	.datad(\uut_vga_ctrl|Mux9~14 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~15 ),
	.regout(\uut_sampling|sft_r5 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[39] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r5[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[39] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[39] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N0
cyclone_lcell \uut_sampling|sft_r5[36] (
// Equation(s):
// \uut_sampling|sft_r5 [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[36] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N4
cyclone_lcell \uut_sampling|sft_r5[52] (
// Equation(s):
// \uut_vga_ctrl|Mux9~24  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r5[52]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r5 [36])
// \uut_sampling|sft_r5 [52] = DFFEAS(\uut_vga_ctrl|Mux9~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [53]),
	.datad(\uut_sampling|sft_r5 [36]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~24 ),
	.regout(\uut_sampling|sft_r5 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[52] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r5[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N5
cyclone_lcell \uut_sampling|sft_r5[38] (
// Equation(s):
// \uut_vga_ctrl|Mux9~25  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~24  & \uut_sampling|sft_r5 [54] # !\uut_vga_ctrl|Mux9~24  & (B1_sft_r5[38])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~24 )
// \uut_sampling|sft_r5 [38] = DFFEAS(\uut_vga_ctrl|Mux9~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [54]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [39]),
	.datad(\uut_vga_ctrl|Mux9~24 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~25 ),
	.regout(\uut_sampling|sft_r5 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[38] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r5[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[38] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[38] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N2
cyclone_lcell \uut_sampling|sft_r5[37] (
// Equation(s):
// \uut_sampling|sft_r5 [37] = DFFEAS(\uut_sampling|sft_r5 [38], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[37] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[37] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y3_N2
cyclone_lcell \uut_sampling|sft_r5[44] (
// Equation(s):
// \uut_sampling|sft_r5 [44] = DFFEAS(\uut_sampling|sft_r5 [45], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [45]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[44] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[44] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y3_N0
cyclone_lcell \uut_sampling|sft_r5[59] (
// Equation(s):
// \uut_sampling|sft_r5 [59] = DFFEAS(\uut_sampling|sft_r5 [60], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[59] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[59] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[59] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[59] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y3_N7
cyclone_lcell \uut_sampling|sft_r5[57] (
// Equation(s):
// \uut_vga_ctrl|Mux9~33  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Add2~3  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & B1_sft_r5[57] # !\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r5 [41]))
// \uut_sampling|sft_r5 [57] = DFFEAS(\uut_vga_ctrl|Mux9~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [58], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r5 [58]),
	.datad(\uut_sampling|sft_r5 [41]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~33 ),
	.regout(\uut_sampling|sft_r5 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[57] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r5[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[57] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[57] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[57] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y3_N8
cyclone_lcell \uut_sampling|sft_r5[43] (
// Equation(s):
// \uut_vga_ctrl|Mux9~34  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~33  & \uut_sampling|sft_r5 [59] # !\uut_vga_ctrl|Mux9~33  & (B1_sft_r5[43])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~33 )
// \uut_sampling|sft_r5 [43] = DFFEAS(\uut_vga_ctrl|Mux9~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r5 [59]),
	.datac(\uut_sampling|sft_r5 [44]),
	.datad(\uut_vga_ctrl|Mux9~33 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~34 ),
	.regout(\uut_sampling|sft_r5 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[43] .lut_mask = "dda0";
defparam \uut_sampling|sft_r5[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y2_N1
cyclone_lcell \uut_sampling|sft_r5[42] (
// Equation(s):
// \uut_vga_ctrl|Mux9~3  = \uut_vga_ctrl|Mux9~2  & (\uut_sampling|sft_r5 [10] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux9~2  & (B1_sft_r5[42] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [42] = DFFEAS(\uut_vga_ctrl|Mux9~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [10]),
	.datab(\uut_vga_ctrl|Mux9~2 ),
	.datac(\uut_sampling|sft_r5 [43]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~3 ),
	.regout(\uut_sampling|sft_r5 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[42] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r5[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y2_N9
cyclone_lcell \uut_sampling|sft_r5[41] (
// Equation(s):
// \uut_sampling|sft_r5 [41] = DFFEAS(\uut_sampling|sft_r5 [42], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [42]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[41] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[41] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[41] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[41] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y2_N3
cyclone_lcell \uut_sampling|sft_r5[40] (
// Equation(s):
// \uut_sampling|sft_r5 [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[40] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N6
cyclone_lcell \uut_sampling|sft_r5[13] (
// Equation(s):
// \uut_vga_ctrl|Mux9~12  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r5[13]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r5 [5])
// \uut_sampling|sft_r5 [13] = DFFEAS(\uut_vga_ctrl|Mux9~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [14]),
	.datad(\uut_sampling|sft_r5 [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~12 ),
	.regout(\uut_sampling|sft_r5 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[13] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r5[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N4
cyclone_lcell \uut_sampling|sft_r5[7] (
// Equation(s):
// \uut_vga_ctrl|Mux9~13  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~12  & \uut_sampling|sft_r5 [15] # !\uut_vga_ctrl|Mux9~12  & (B1_sft_r5[7])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~12 )
// \uut_sampling|sft_r5 [7] = DFFEAS(\uut_vga_ctrl|Mux9~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [15]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [8]),
	.datad(\uut_vga_ctrl|Mux9~12 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~13 ),
	.regout(\uut_sampling|sft_r5 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[7] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r5[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[7] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[7] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N3
cyclone_lcell \uut_sampling|sft_r5[4] (
// Equation(s):
// \uut_sampling|sft_r5 [4] = DFFEAS(\uut_sampling|sft_r5 [5], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[4] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y2_N1
cyclone_lcell \uut_sampling|sft_r5[20] (
// Equation(s):
// \uut_vga_ctrl|Mux9~20  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r5[20]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r5 [4])
// \uut_sampling|sft_r5 [20] = DFFEAS(\uut_vga_ctrl|Mux9~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [21]),
	.datad(\uut_sampling|sft_r5 [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~20 ),
	.regout(\uut_sampling|sft_r5 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[20] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r5[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N7
cyclone_lcell \uut_sampling|sft_r5[6] (
// Equation(s):
// \uut_vga_ctrl|Mux9~21  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~20  & \uut_sampling|sft_r5 [22] # !\uut_vga_ctrl|Mux9~20  & (B1_sft_r5[6])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~20 )
// \uut_sampling|sft_r5 [6] = DFFEAS(\uut_vga_ctrl|Mux9~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r5 [22]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r5 [7]),
	.datad(\uut_vga_ctrl|Mux9~20 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~21 ),
	.regout(\uut_sampling|sft_r5 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[6] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r5[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N0
cyclone_lcell \uut_sampling|sft_r5[5] (
// Equation(s):
// \uut_sampling|sft_r5 [5] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [6]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[5] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[5] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[5] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N9
cyclone_lcell \uut_sampling|sft_r5[12] (
// Equation(s):
// \uut_sampling|sft_r5 [12] = DFFEAS(\uut_sampling|sft_r5 [13], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [13]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[12] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[12] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[12] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[12] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y2_N5
cyclone_lcell \uut_sampling|sft_r5[27] (
// Equation(s):
// \uut_sampling|sft_r5 [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[27] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y2_N6
cyclone_lcell \uut_sampling|sft_r5[26] (
// Equation(s):
// \uut_sampling|sft_r5 [26] = DFFEAS(\uut_sampling|sft_r5 [27], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[26] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[26] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y2_N2
cyclone_lcell \uut_sampling|sft_r5[25] (
// Equation(s):
// \uut_vga_ctrl|Mux9~38  = \uut_vga_ctrl|Add2~3  & (B1_sft_r5[25] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r5 [9] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [25] = DFFEAS(\uut_vga_ctrl|Mux9~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r5 [9]),
	.datac(\uut_sampling|sft_r5 [26]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~38 ),
	.regout(\uut_sampling|sft_r5 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[25] .lut_mask = "aae4";
defparam \uut_sampling|sft_r5[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[25] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[25] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y2_N8
cyclone_lcell \uut_sampling|sft_r5[11] (
// Equation(s):
// \uut_vga_ctrl|Mux9~39  = \uut_vga_ctrl|Mux9~38  & (\uut_sampling|sft_r5 [27] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux9~38  & (B1_sft_r5[11] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [11] = DFFEAS(\uut_vga_ctrl|Mux9~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux9~38 ),
	.datab(\uut_sampling|sft_r5 [27]),
	.datac(\uut_sampling|sft_r5 [12]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~39 ),
	.regout(\uut_sampling|sft_r5 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[11] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r5[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[11] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[11] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y2_N7
cyclone_lcell \uut_sampling|sft_r5[10] (
// Equation(s):
// \uut_sampling|sft_r5 [10] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [11]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[10] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[10] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[10] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y2_N4
cyclone_lcell \uut_sampling|sft_r5[9] (
// Equation(s):
// \uut_sampling|sft_r5 [9] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [10]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[9] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[9] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[9] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y3_N5
cyclone_lcell \uut_sampling|sft_r5[24] (
// Equation(s):
// \uut_vga_ctrl|Mux9~7  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r5[24] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r5 [56]))
// \uut_sampling|sft_r5 [24] = DFFEAS(\uut_vga_ctrl|Mux9~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r5 [25]),
	.datad(\uut_sampling|sft_r5 [56]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~7 ),
	.regout(\uut_sampling|sft_r5 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[24] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r5[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y3_N6
cyclone_lcell \uut_sampling|sft_r5[58] (
// Equation(s):
// \uut_vga_ctrl|Mux9~8  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~7  & (\uut_sampling|sft_r5 [26]) # !\uut_vga_ctrl|Mux9~7  & B1_sft_r5[58]) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux9~7 
// \uut_sampling|sft_r5 [58] = DFFEAS(\uut_vga_ctrl|Mux9~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Mux9~7 ),
	.datac(\uut_sampling|sft_r5 [59]),
	.datad(\uut_sampling|sft_r5 [26]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~8 ),
	.regout(\uut_sampling|sft_r5 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[58] .lut_mask = "ec64";
defparam \uut_sampling|sft_r5[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y3_N3
cyclone_lcell \uut_sampling|sft_r5[56] (
// Equation(s):
// \uut_sampling|sft_r5 [56] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [57]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[56] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[56] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[56] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N8
cyclone_lcell \uut_sampling|sft_r5[55] (
// Equation(s):
// \uut_vga_ctrl|Mux9~11  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~10  & \uut_sampling|sft_r5 [63] # !\uut_vga_ctrl|Mux9~10  & (B1_sft_r5[55])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~10 )
// \uut_sampling|sft_r5 [55] = DFFEAS(\uut_vga_ctrl|Mux9~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r5 [63]),
	.datac(\uut_sampling|sft_r5 [56]),
	.datad(\uut_vga_ctrl|Mux9~10 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~11 ),
	.regout(\uut_sampling|sft_r5 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[55] .lut_mask = "dda0";
defparam \uut_sampling|sft_r5[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N7
cyclone_lcell \uut_sampling|sft_r5[54] (
// Equation(s):
// \uut_sampling|sft_r5 [54] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [55]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[54] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N0
cyclone_lcell \uut_sampling|sft_r5[53] (
// Equation(s):
// \uut_sampling|sft_r5 [53] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [54]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[53] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[53] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[53] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y1_N5
cyclone_lcell \uut_sampling|sft_r5[51] (
// Equation(s):
// \uut_sampling|sft_r5 [51] = DFFEAS(\uut_sampling|sft_r5 [52], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [52]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[51] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[51] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[51] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[51] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N9
cyclone_lcell \uut_sampling|sft_r5[50] (
// Equation(s):
// \uut_vga_ctrl|Mux9~1  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~0  & \uut_sampling|sft_r5 [18] # !\uut_vga_ctrl|Mux9~0  & (B1_sft_r5[50])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~0 )
// \uut_sampling|sft_r5 [50] = DFFEAS(\uut_vga_ctrl|Mux9~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r5 [18]),
	.datac(\uut_sampling|sft_r5 [51]),
	.datad(\uut_vga_ctrl|Mux9~0 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~1 ),
	.regout(\uut_sampling|sft_r5 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[50] .lut_mask = "dda0";
defparam \uut_sampling|sft_r5[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[50] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[50] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N8
cyclone_lcell \uut_sampling|sft_r5[35] (
// Equation(s):
// \uut_vga_ctrl|Mux9~36  = \uut_vga_ctrl|Mux9~35  & (\uut_sampling|sft_r5 [51] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux9~35  & (B1_sft_r5[35] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [35] = DFFEAS(\uut_vga_ctrl|Mux9~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux9~35 ),
	.datab(\uut_sampling|sft_r5 [51]),
	.datac(\uut_sampling|sft_r5 [36]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~36 ),
	.regout(\uut_sampling|sft_r5 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[35] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r5[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N0
cyclone_lcell \uut_sampling|sft_r5[34] (
// Equation(s):
// \uut_vga_ctrl|Mux9~5  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux9~4  & (\uut_sampling|sft_r5 [2]) # !\uut_vga_ctrl|Mux9~4  & B1_sft_r5[34]) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux9~4 
// \uut_sampling|sft_r5 [34] = DFFEAS(\uut_vga_ctrl|Mux9~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Mux9~4 ),
	.datac(\uut_sampling|sft_r5 [35]),
	.datad(\uut_sampling|sft_r5 [2]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~5 ),
	.regout(\uut_sampling|sft_r5 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[34] .lut_mask = "ec64";
defparam \uut_sampling|sft_r5[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[34] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[34] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y1_N6
cyclone_lcell \uut_sampling|sft_r5[33] (
// Equation(s):
// \uut_sampling|sft_r5 [33] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [34]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[33] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y1_N4
cyclone_lcell \uut_sampling|sft_r5[32] (
// Equation(s):
// \uut_sampling|sft_r5 [32] = DFFEAS(\uut_sampling|sft_r5 [33], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[32] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[32] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y1_N2
cyclone_lcell \uut_sampling|sft_r5[31] (
// Equation(s):
// \uut_sampling|sft_r5 [31] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [32]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[31] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N3
cyclone_lcell \uut_sampling|sft_r5[30] (
// Equation(s):
// \uut_sampling|sft_r5 [30] = DFFEAS(\uut_sampling|sft_r5 [31], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [31]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[30] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[30] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y2_N2
cyclone_lcell \uut_sampling|sft_r5[23] (
// Equation(s):
// \uut_vga_ctrl|Mux9~18  = \uut_vga_ctrl|Mux9~17  & (\uut_sampling|sft_r5 [31] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux9~17  & (B1_sft_r5[23] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [23] = DFFEAS(\uut_vga_ctrl|Mux9~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux9~17 ),
	.datab(\uut_sampling|sft_r5 [31]),
	.datac(\uut_sampling|sft_r5 [24]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~18 ),
	.regout(\uut_sampling|sft_r5 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[23] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r5[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N9
cyclone_lcell \uut_sampling|sft_r5[22] (
// Equation(s):
// \uut_sampling|sft_r5 [22] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [23]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[22] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[22] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[22] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y2_N4
cyclone_lcell \uut_sampling|sft_r5[21] (
// Equation(s):
// \uut_sampling|sft_r5 [21] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [22]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[21] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[21] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[21] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y1_N2
cyclone_lcell \uut_sampling|sft_r5[19] (
// Equation(s):
// \uut_sampling|sft_r5 [19] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [20]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[19] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N7
cyclone_lcell \uut_sampling|sft_r5[3] (
// Equation(s):
// \uut_vga_ctrl|Mux9~32  = \uut_vga_ctrl|Mux9~31  & (\uut_sampling|sft_r5 [19] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux9~31  & (B1_sft_r5[3] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r5 [3] = DFFEAS(\uut_vga_ctrl|Mux9~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux9~31 ),
	.datab(\uut_sampling|sft_r5 [19]),
	.datac(\uut_sampling|sft_r5 [4]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~32 ),
	.regout(\uut_sampling|sft_r5 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[3] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r5[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r5[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r5[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N5
cyclone_lcell \uut_sampling|sft_r5[2] (
// Equation(s):
// \uut_sampling|sft_r5 [2] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r5 [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r5 [3]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[2] .lut_mask = "0000";
defparam \uut_sampling|sft_r5[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N3
cyclone_lcell \uut_sampling|sft_r5[1] (
// Equation(s):
// \uut_sampling|sft_r5 [1] = DFFEAS(\uut_sampling|sft_r5 [2], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r5 [2]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r5 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r5[1] .lut_mask = "ff00";
defparam \uut_sampling|sft_r5[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r5[1] .output_mode = "reg_only";
defparam \uut_sampling|sft_r5[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r5[1] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r5[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N8
cyclone_lcell \uut_vga_ctrl|Mux9~37 (
// Equation(s):
// \uut_vga_ctrl|Mux9~37_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  # \uut_vga_ctrl|Mux9~34 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux9~36  & !\uut_vga_ctrl|Add2~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux9~36 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux9~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~37 .lut_mask = "aea4";
defparam \uut_vga_ctrl|Mux9~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N2
cyclone_lcell \uut_vga_ctrl|Mux9~40 (
// Equation(s):
// \uut_vga_ctrl|Mux9~40_combout  = \uut_vga_ctrl|Mux9~37_combout  & (\uut_vga_ctrl|Mux9~39  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux9~37_combout  & \uut_vga_ctrl|Mux9~32  & \uut_vga_ctrl|Add2~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux9~32 ),
	.datab(\uut_vga_ctrl|Mux9~37_combout ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux9~39 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~40 .lut_mask = "ec2c";
defparam \uut_vga_ctrl|Mux9~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N0
cyclone_lcell \uut_vga_ctrl|Mux9~16 (
// Equation(s):
// \uut_vga_ctrl|Mux9~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux9~13  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux9~15 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux9~13 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux9~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~16 .lut_mask = "e5e0";
defparam \uut_vga_ctrl|Mux9~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N5
cyclone_lcell \uut_vga_ctrl|Mux9~19 (
// Equation(s):
// \uut_vga_ctrl|Mux9~19_combout  = \uut_vga_ctrl|Mux9~16_combout  & (\uut_vga_ctrl|Mux9~18  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux9~16_combout  & \uut_vga_ctrl|Mux9~11  & (\uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux9~11 ),
	.datab(\uut_vga_ctrl|Mux9~16_combout ),
	.datac(\uut_vga_ctrl|Mux9~18 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~19 .lut_mask = "e2cc";
defparam \uut_vga_ctrl|Mux9~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y3_N3
cyclone_lcell \uut_vga_ctrl|Mux9~26 (
// Equation(s):
// \uut_vga_ctrl|Mux9~26_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux9~23 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux9~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux9~25 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux9~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~26 .lut_mask = "f4a4";
defparam \uut_vga_ctrl|Mux9~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N9
cyclone_lcell \uut_vga_ctrl|Mux9~29 (
// Equation(s):
// \uut_vga_ctrl|Mux9~29_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux9~26_combout  & \uut_vga_ctrl|Mux9~28  # !\uut_vga_ctrl|Mux9~26_combout  & (\uut_vga_ctrl|Mux9~21 )) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux9~26_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux9~28 ),
	.datab(\uut_vga_ctrl|Mux9~21 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux9~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~29 .lut_mask = "afc0";
defparam \uut_vga_ctrl|Mux9~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N3
cyclone_lcell \uut_vga_ctrl|Mux9~30 (
// Equation(s):
// \uut_vga_ctrl|Mux9~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux9~19_combout  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux9~29_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|Mux9~19_combout ),
	.datac(\uut_vga_ctrl|Mux9~29_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~30 .lut_mask = "ee50";
defparam \uut_vga_ctrl|Mux9~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N1
cyclone_lcell \uut_vga_ctrl|Mux9~6 (
// Equation(s):
// \uut_vga_ctrl|Mux9~6_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux9~3  # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux9~5  & (!\uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux9~5 ),
	.datab(\uut_vga_ctrl|Mux9~3 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~6 .lut_mask = "f0ca";
defparam \uut_vga_ctrl|Mux9~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N7
cyclone_lcell \uut_vga_ctrl|Mux9~9 (
// Equation(s):
// \uut_vga_ctrl|Mux9~9_combout  = \uut_vga_ctrl|Mux9~6_combout  & (\uut_vga_ctrl|Mux9~8  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux9~6_combout  & (\uut_vga_ctrl|Mux9~1  & \uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux9~6_combout ),
	.datab(\uut_vga_ctrl|Mux9~8 ),
	.datac(\uut_vga_ctrl|Mux9~1 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~9 .lut_mask = "d8aa";
defparam \uut_vga_ctrl|Mux9~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N6
cyclone_lcell \uut_vga_ctrl|Mux9~41 (
// Equation(s):
// \uut_vga_ctrl|Mux9~41_combout  = \uut_vga_ctrl|Mux9~30_combout  & (\uut_vga_ctrl|Mux9~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux9~30_combout  & (\uut_vga_ctrl|Mux9~9_combout  & \uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux9~40_combout ),
	.datab(\uut_vga_ctrl|Mux9~30_combout ),
	.datac(\uut_vga_ctrl|Mux9~9_combout ),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux9~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux9~41 .lut_mask = "b8cc";
defparam \uut_vga_ctrl|Mux9~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux9~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux9~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux9~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux9~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y4_N7
cyclone_lcell \uut_sampling|sft_r2[23] (
// Equation(s):
// \uut_vga_ctrl|Mux6~17  = \uut_vga_ctrl|Add2~3  & (B1_sft_r2[23] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r2 [7] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r2 [23] = DFFEAS(\uut_vga_ctrl|Mux6~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r2 [7]),
	.datac(\uut_sampling|sft_r2 [24]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~17 ),
	.regout(\uut_sampling|sft_r2 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[23] .lut_mask = "aae4";
defparam \uut_sampling|sft_r2[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y5_N6
cyclone_lcell \uut_sampling|sft_r2[10] (
// Equation(s):
// \uut_vga_ctrl|Mux6~33  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~3  # B1_sft_r2[10]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r2 [42])
// \uut_sampling|sft_r2 [10] = DFFEAS(\uut_vga_ctrl|Mux6~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r2 [11]),
	.datad(\uut_sampling|sft_r2 [42]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~33 ),
	.regout(\uut_sampling|sft_r2 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[10] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r2[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y5_N9
cyclone_lcell \uut_sampling|sft_r2[11] (
// Equation(s):
// \uut_vga_ctrl|Mux6~38  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r2[11] # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r2 [43] & (!\uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [11] = DFFEAS(\uut_vga_ctrl|Mux6~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [43]),
	.datac(\uut_sampling|sft_r2 [12]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~38 ),
	.regout(\uut_sampling|sft_r2 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[11] .lut_mask = "aae4";
defparam \uut_sampling|sft_r2[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[11] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[11] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y3_N7
cyclone_lcell \uut_sampling|sft_r2[12] (
// Equation(s):
// \uut_vga_ctrl|Mux6~22  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r2[12] # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r2 [44] & (!\uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [12] = DFFEAS(\uut_vga_ctrl|Mux6~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [44]),
	.datac(\uut_sampling|sft_r2 [13]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~22 ),
	.regout(\uut_sampling|sft_r2 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[12] .lut_mask = "aae4";
defparam \uut_sampling|sft_r2[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y3_N4
cyclone_lcell \uut_sampling|sft_r2[13] (
// Equation(s):
// \uut_vga_ctrl|Mux6~27  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~3  # B1_sft_r2[13]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r2 [45])
// \uut_sampling|sft_r2 [13] = DFFEAS(\uut_vga_ctrl|Mux6~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r2 [14]),
	.datad(\uut_sampling|sft_r2 [45]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~27 ),
	.regout(\uut_sampling|sft_r2 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[13] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r2[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[13] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_111
cyclone_io \signal[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r2 [63]),
	.padio(signal[2]));
// synopsys translate_off
defparam \signal[2]~I .input_async_reset = "clear";
defparam \signal[2]~I .input_power_up = "low";
defparam \signal[2]~I .input_register_mode = "register";
defparam \signal[2]~I .input_sync_reset = "none";
defparam \signal[2]~I .oe_async_reset = "none";
defparam \signal[2]~I .oe_power_up = "low";
defparam \signal[2]~I .oe_register_mode = "none";
defparam \signal[2]~I .oe_sync_reset = "none";
defparam \signal[2]~I .operation_mode = "input";
defparam \signal[2]~I .output_async_reset = "none";
defparam \signal[2]~I .output_power_up = "low";
defparam \signal[2]~I .output_register_mode = "none";
defparam \signal[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X11_Y4_N3
cyclone_lcell \uut_sampling|sft_r2[62] (
// Equation(s):
// \uut_sampling|sft_r2 [62] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [63]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[62] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y3_N0
cyclone_lcell \uut_sampling|sft_r2[61] (
// Equation(s):
// \uut_vga_ctrl|Mux6~28  = \uut_vga_ctrl|Mux6~27  & (\uut_sampling|sft_r2 [29] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux6~27  & \uut_vga_ctrl|Add2~3  & B1_sft_r2[61]
// \uut_sampling|sft_r2 [61] = DFFEAS(\uut_vga_ctrl|Mux6~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux6~27 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r2 [62]),
	.datad(\uut_sampling|sft_r2 [29]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~28 ),
	.regout(\uut_sampling|sft_r2 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[61] .lut_mask = "ea62";
defparam \uut_sampling|sft_r2[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[61] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[61] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y3_N2
cyclone_lcell \uut_sampling|sft_r2[60] (
// Equation(s):
// \uut_vga_ctrl|Mux6~23  = \uut_vga_ctrl|Mux6~22  & (\uut_sampling|sft_r2 [28] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux6~22  & (B1_sft_r2[60] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [60] = DFFEAS(\uut_vga_ctrl|Mux6~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux6~22 ),
	.datab(\uut_sampling|sft_r2 [28]),
	.datac(\uut_sampling|sft_r2 [61]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~23 ),
	.regout(\uut_sampling|sft_r2 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[60] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r2[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y5_N2
cyclone_lcell \uut_sampling|sft_r2[59] (
// Equation(s):
// \uut_vga_ctrl|Mux6~39  = \uut_vga_ctrl|Mux6~38  & (\uut_sampling|sft_r2 [27] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux6~38  & (B1_sft_r2[59] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [59] = DFFEAS(\uut_vga_ctrl|Mux6~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r2 [27]),
	.datab(\uut_vga_ctrl|Mux6~38 ),
	.datac(\uut_sampling|sft_r2 [60]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~39 ),
	.regout(\uut_sampling|sft_r2 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[59] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r2[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[59] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[59] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y5_N8
cyclone_lcell \uut_sampling|sft_r2[58] (
// Equation(s):
// \uut_vga_ctrl|Mux6~34  = \uut_vga_ctrl|Mux6~33  & (\uut_sampling|sft_r2 [26] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux6~33  & (B1_sft_r2[58] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [58] = DFFEAS(\uut_vga_ctrl|Mux6~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux6~33 ),
	.datab(\uut_sampling|sft_r2 [26]),
	.datac(\uut_sampling|sft_r2 [59]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~34 ),
	.regout(\uut_sampling|sft_r2 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[58] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r2[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N0
cyclone_lcell \uut_sampling|sft_r2[57] (
// Equation(s):
// \uut_vga_ctrl|Mux6~7  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r2[57]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r2 [49])
// \uut_sampling|sft_r2 [57] = DFFEAS(\uut_vga_ctrl|Mux6~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [58], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [49]),
	.datac(\uut_sampling|sft_r2 [58]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~7 ),
	.regout(\uut_sampling|sft_r2 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[57] .lut_mask = "fa44";
defparam \uut_sampling|sft_r2[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[57] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[57] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[57] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N4
cyclone_lcell \uut_sampling|sft_r2[17] (
// Equation(s):
// \uut_vga_ctrl|Mux6~8  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~7  & (\uut_sampling|sft_r2 [25]) # !\uut_vga_ctrl|Mux6~7  & B1_sft_r2[17]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux6~7 
// \uut_sampling|sft_r2 [17] = DFFEAS(\uut_vga_ctrl|Mux6~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux6~7 ),
	.datac(\uut_sampling|sft_r2 [18]),
	.datad(\uut_sampling|sft_r2 [25]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~8 ),
	.regout(\uut_sampling|sft_r2 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[17] .lut_mask = "ec64";
defparam \uut_sampling|sft_r2[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N7
cyclone_lcell \uut_sampling|sft_r2[56] (
// Equation(s):
// \uut_vga_ctrl|Mux6~2  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r2[56]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r2 [48])
// \uut_sampling|sft_r2 [56] = DFFEAS(\uut_vga_ctrl|Mux6~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [48]),
	.datac(\uut_sampling|sft_r2 [57]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~2 ),
	.regout(\uut_sampling|sft_r2 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[56] .lut_mask = "fa44";
defparam \uut_sampling|sft_r2[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N9
cyclone_lcell \uut_sampling|sft_r2[16] (
// Equation(s):
// \uut_vga_ctrl|Mux6~3  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~2  & \uut_sampling|sft_r2 [24] # !\uut_vga_ctrl|Mux6~2  & (B1_sft_r2[16])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~2 )
// \uut_sampling|sft_r2 [16] = DFFEAS(\uut_vga_ctrl|Mux6~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [24]),
	.datac(\uut_sampling|sft_r2 [17]),
	.datad(\uut_vga_ctrl|Mux6~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~3 ),
	.regout(\uut_sampling|sft_r2 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[16] .lut_mask = "dda0";
defparam \uut_sampling|sft_r2[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[16] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[16] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N9
cyclone_lcell \uut_sampling|sft_r2[15] (
// Equation(s):
// \uut_vga_ctrl|Mux6~18  = \uut_vga_ctrl|Mux6~17  & (\uut_sampling|sft_r2 [31] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux6~17  & (B1_sft_r2[15] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r2 [15] = DFFEAS(\uut_vga_ctrl|Mux6~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux6~17 ),
	.datab(\uut_sampling|sft_r2 [31]),
	.datac(\uut_sampling|sft_r2 [16]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~18 ),
	.regout(\uut_sampling|sft_r2 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[15] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r2[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[15] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[15] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N7
cyclone_lcell \uut_sampling|sft_r2[22] (
// Equation(s):
// \uut_vga_ctrl|Mux6~12  = \uut_vga_ctrl|Add2~3  & (B1_sft_r2[22] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r2 [6] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r2 [22] = DFFEAS(\uut_vga_ctrl|Mux6~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r2 [6]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r2 [23]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~12 ),
	.regout(\uut_sampling|sft_r2 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[22] .lut_mask = "cce2";
defparam \uut_sampling|sft_r2[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y3_N1
cyclone_lcell \uut_sampling|sft_r2[14] (
// Equation(s):
// \uut_vga_ctrl|Mux6~13  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux6~12  & \uut_sampling|sft_r2 [30] # !\uut_vga_ctrl|Mux6~12  & (B1_sft_r2[14])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux6~12 )
// \uut_sampling|sft_r2 [14] = DFFEAS(\uut_vga_ctrl|Mux6~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r2 [30]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r2 [15]),
	.datad(\uut_vga_ctrl|Mux6~12 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~13 ),
	.regout(\uut_sampling|sft_r2 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[14] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r2[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N6
cyclone_lcell \uut_sampling|sft_r2[9] (
// Equation(s):
// \uut_sampling|sft_r2 [9] = DFFEAS(\uut_sampling|sft_r2 [10], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [10]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[9] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[9] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[9] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[9] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y4_N2
cyclone_lcell \uut_sampling|sft_r2[8] (
// Equation(s):
// \uut_sampling|sft_r2 [8] = DFFEAS(\uut_sampling|sft_r2 [9], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [9]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[8] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[8] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y4_N4
cyclone_lcell \uut_sampling|sft_r2[7] (
// Equation(s):
// \uut_sampling|sft_r2 [7] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [8]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[7] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[7] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[7] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N5
cyclone_lcell \uut_sampling|sft_r2[6] (
// Equation(s):
// \uut_sampling|sft_r2 [6] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [7]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[6] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[6] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[6] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N2
cyclone_lcell \uut_sampling|sft_r2[21] (
// Equation(s):
// \uut_sampling|sft_r2 [21] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [22]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[21] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[21] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[21] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N1
cyclone_lcell \uut_sampling|sft_r2[20] (
// Equation(s):
// \uut_sampling|sft_r2 [20] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [21]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[20] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[20] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[20] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N6
cyclone_lcell \uut_sampling|sft_r2[19] (
// Equation(s):
// \uut_sampling|sft_r2 [19] = DFFEAS(\uut_sampling|sft_r2 [20], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [20]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[19] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[19] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N0
cyclone_lcell \uut_sampling|sft_r2[18] (
// Equation(s):
// \uut_sampling|sft_r2 [18] = DFFEAS(\uut_sampling|sft_r2 [19], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [19]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[18] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[18] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N0
cyclone_lcell \uut_sampling|sft_r2[5] (
// Equation(s):
// \uut_vga_ctrl|Mux6~20  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r2[5] # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r2 [37] & (!\uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [5] = DFFEAS(\uut_vga_ctrl|Mux6~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r2 [37]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r2 [6]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~20 ),
	.regout(\uut_sampling|sft_r2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[5] .lut_mask = "cce2";
defparam \uut_sampling|sft_r2[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N4
cyclone_lcell \uut_sampling|sft_r2[4] (
// Equation(s):
// \uut_vga_ctrl|Mux6~24  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r2[4] # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r2 [36] & (!\uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [4] = DFFEAS(\uut_vga_ctrl|Mux6~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r2 [36]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r2 [5]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~24 ),
	.regout(\uut_sampling|sft_r2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[4] .lut_mask = "cce2";
defparam \uut_sampling|sft_r2[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[4] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[4] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N1
cyclone_lcell \uut_sampling|sft_r2[54] (
// Equation(s):
// \uut_vga_ctrl|Mux6~14  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  # B1_sft_r2[54]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r2 [38])
// \uut_sampling|sft_r2 [54] = DFFEAS(\uut_vga_ctrl|Mux6~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r2 [55]),
	.datad(\uut_sampling|sft_r2 [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~14 ),
	.regout(\uut_sampling|sft_r2 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[54] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r2[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[54] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[54] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N8
cyclone_lcell \uut_sampling|sft_r2[53] (
// Equation(s):
// \uut_vga_ctrl|Mux6~21  = \uut_vga_ctrl|Mux6~20  & (\uut_sampling|sft_r2 [21] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux6~20  & (B1_sft_r2[53] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [53] = DFFEAS(\uut_vga_ctrl|Mux6~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r2 [21]),
	.datab(\uut_vga_ctrl|Mux6~20 ),
	.datac(\uut_sampling|sft_r2 [54]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~21 ),
	.regout(\uut_sampling|sft_r2 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[53] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r2[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N9
cyclone_lcell \uut_sampling|sft_r2[52] (
// Equation(s):
// \uut_vga_ctrl|Mux6~25  = \uut_vga_ctrl|Mux6~24  & (\uut_sampling|sft_r2 [20] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux6~24  & (B1_sft_r2[52] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [52] = DFFEAS(\uut_vga_ctrl|Mux6~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r2 [20]),
	.datab(\uut_vga_ctrl|Mux6~24 ),
	.datac(\uut_sampling|sft_r2 [53]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~25 ),
	.regout(\uut_sampling|sft_r2 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[52] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r2[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y5_N1
cyclone_lcell \uut_sampling|sft_r2[3] (
// Equation(s):
// \uut_vga_ctrl|Mux6~31  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r2[3] # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r2 [35] & (!\uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [3] = DFFEAS(\uut_vga_ctrl|Mux6~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [35]),
	.datac(\uut_sampling|sft_r2 [4]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~31 ),
	.regout(\uut_sampling|sft_r2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[3] .lut_mask = "aae4";
defparam \uut_sampling|sft_r2[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y5_N3
cyclone_lcell \uut_sampling|sft_r2[51] (
// Equation(s):
// \uut_vga_ctrl|Mux6~32  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux6~31  & \uut_sampling|sft_r2 [19] # !\uut_vga_ctrl|Mux6~31  & (B1_sft_r2[51])) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux6~31 )
// \uut_sampling|sft_r2 [51] = DFFEAS(\uut_vga_ctrl|Mux6~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r2 [19]),
	.datac(\uut_sampling|sft_r2 [52]),
	.datad(\uut_vga_ctrl|Mux6~31 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~32 ),
	.regout(\uut_sampling|sft_r2 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[51] .lut_mask = "dda0";
defparam \uut_sampling|sft_r2[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y6_N6
cyclone_lcell \uut_sampling|sft_r2[2] (
// Equation(s):
// \uut_vga_ctrl|Mux6~35  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r2[2] # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r2 [34] & (!\uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r2 [2] = DFFEAS(\uut_vga_ctrl|Mux6~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r2 [34]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r2 [3]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~35 ),
	.regout(\uut_sampling|sft_r2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[2] .lut_mask = "cce2";
defparam \uut_sampling|sft_r2[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[2] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[2] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y5_N4
cyclone_lcell \uut_sampling|sft_r2[50] (
// Equation(s):
// \uut_vga_ctrl|Mux6~36  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux6~35  & \uut_sampling|sft_r2 [18] # !\uut_vga_ctrl|Mux6~35  & (B1_sft_r2[50])) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux6~35 )
// \uut_sampling|sft_r2 [50] = DFFEAS(\uut_vga_ctrl|Mux6~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r2 [18]),
	.datac(\uut_sampling|sft_r2 [51]),
	.datad(\uut_vga_ctrl|Mux6~35 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~36 ),
	.regout(\uut_sampling|sft_r2 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[50] .lut_mask = "dda0";
defparam \uut_sampling|sft_r2[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[50] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[50] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y6_N4
cyclone_lcell \uut_sampling|sft_r2[49] (
// Equation(s):
// \uut_sampling|sft_r2 [49] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [50]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[49] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N4
cyclone_lcell \uut_sampling|sft_r2[48] (
// Equation(s):
// \uut_sampling|sft_r2 [48] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [49]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[48] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[48] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[48] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N9
cyclone_lcell \uut_sampling|sft_r2[55] (
// Equation(s):
// \uut_vga_ctrl|Mux6~10  = \uut_vga_ctrl|Add2~3  & (B1_sft_r2[55] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r2 [39] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r2 [55] = DFFEAS(\uut_vga_ctrl|Mux6~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r2 [39]),
	.datac(\uut_sampling|sft_r2 [56]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~10 ),
	.regout(\uut_sampling|sft_r2 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[55] .lut_mask = "aae4";
defparam \uut_sampling|sft_r2[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N2
cyclone_lcell \uut_sampling|sft_r2[47] (
// Equation(s):
// \uut_vga_ctrl|Mux6~11  = \uut_vga_ctrl|Mux6~10  & (\uut_sampling|sft_r2 [63] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux6~10  & (B1_sft_r2[47] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r2 [47] = DFFEAS(\uut_vga_ctrl|Mux6~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux6~10 ),
	.datab(\uut_sampling|sft_r2 [63]),
	.datac(\uut_sampling|sft_r2 [48]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~11 ),
	.regout(\uut_sampling|sft_r2 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[47] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r2[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N8
cyclone_lcell \uut_sampling|sft_r2[46] (
// Equation(s):
// \uut_vga_ctrl|Mux6~15  = \uut_vga_ctrl|Mux6~14  & (\uut_sampling|sft_r2 [62] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux6~14  & (B1_sft_r2[46] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r2 [46] = DFFEAS(\uut_vga_ctrl|Mux6~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux6~14 ),
	.datab(\uut_sampling|sft_r2 [62]),
	.datac(\uut_sampling|sft_r2 [47]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~15 ),
	.regout(\uut_sampling|sft_r2 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[46] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r2[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y3_N1
cyclone_lcell \uut_sampling|sft_r2[45] (
// Equation(s):
// \uut_sampling|sft_r2 [45] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [46]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[45] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y3_N6
cyclone_lcell \uut_sampling|sft_r2[44] (
// Equation(s):
// \uut_sampling|sft_r2 [44] = DFFEAS(\uut_sampling|sft_r2 [45], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [45]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[44] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[44] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y3_N5
cyclone_lcell \uut_sampling|sft_r2[43] (
// Equation(s):
// \uut_sampling|sft_r2 [43] = DFFEAS(\uut_sampling|sft_r2 [44], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [44]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[43] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[43] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[43] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[43] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y3_N9
cyclone_lcell \uut_sampling|sft_r2[42] (
// Equation(s):
// \uut_sampling|sft_r2 [42] = DFFEAS(\uut_sampling|sft_r2 [43], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [43]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[42] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[42] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[42] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[42] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N8
cyclone_lcell \uut_sampling|sft_r2[41] (
// Equation(s):
// \uut_vga_ctrl|Mux6~0  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r2[41]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r2 [33])
// \uut_sampling|sft_r2 [41] = DFFEAS(\uut_vga_ctrl|Mux6~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [33]),
	.datac(\uut_sampling|sft_r2 [42]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~0 ),
	.regout(\uut_sampling|sft_r2 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[41] .lut_mask = "fa44";
defparam \uut_sampling|sft_r2[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[41] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[41] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N7
cyclone_lcell \uut_sampling|sft_r2[40] (
// Equation(s):
// \uut_vga_ctrl|Mux6~4  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r2[40]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r2 [32])
// \uut_sampling|sft_r2 [40] = DFFEAS(\uut_vga_ctrl|Mux6~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [32]),
	.datac(\uut_sampling|sft_r2 [41]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~4 ),
	.regout(\uut_sampling|sft_r2 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[40] .lut_mask = "fa44";
defparam \uut_sampling|sft_r2[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[40] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[40] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N5
cyclone_lcell \uut_sampling|sft_r2[39] (
// Equation(s):
// \uut_sampling|sft_r2 [39] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [40]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[39] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N6
cyclone_lcell \uut_sampling|sft_r2[38] (
// Equation(s):
// \uut_sampling|sft_r2 [38] = DFFEAS(\uut_sampling|sft_r2 [39], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [39]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[38] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[38] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N5
cyclone_lcell \uut_sampling|sft_r2[37] (
// Equation(s):
// \uut_sampling|sft_r2 [37] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [38]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[37] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N3
cyclone_lcell \uut_sampling|sft_r2[36] (
// Equation(s):
// \uut_sampling|sft_r2 [36] = DFFEAS(\uut_sampling|sft_r2 [37], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[36] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[36] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N5
cyclone_lcell \uut_sampling|sft_r2[35] (
// Equation(s):
// \uut_sampling|sft_r2 [35] = DFFEAS(\uut_sampling|sft_r2 [36], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [36]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[35] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[35] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[35] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[35] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N2
cyclone_lcell \uut_sampling|sft_r2[34] (
// Equation(s):
// \uut_sampling|sft_r2 [34] = DFFEAS(\uut_sampling|sft_r2 [35], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[34] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[34] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[34] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[34] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N8
cyclone_lcell \uut_sampling|sft_r2[33] (
// Equation(s):
// \uut_sampling|sft_r2 [33] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [34]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[33] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N3
cyclone_lcell \uut_sampling|sft_r2[32] (
// Equation(s):
// \uut_sampling|sft_r2 [32] = DFFEAS(\uut_sampling|sft_r2 [33], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[32] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[32] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y4_N8
cyclone_lcell \uut_sampling|sft_r2[31] (
// Equation(s):
// \uut_sampling|sft_r2 [31] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [32]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[31] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y3_N7
cyclone_lcell \uut_sampling|sft_r2[30] (
// Equation(s):
// \uut_sampling|sft_r2 [30] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [31]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[30] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y3_N3
cyclone_lcell \uut_sampling|sft_r2[29] (
// Equation(s):
// \uut_sampling|sft_r2 [29] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [30]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[29] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[29] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y3_N3
cyclone_lcell \uut_sampling|sft_r2[28] (
// Equation(s):
// \uut_sampling|sft_r2 [28] = DFFEAS(\uut_sampling|sft_r2 [29], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [29]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[28] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[28] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[28] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[28] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y3_N8
cyclone_lcell \uut_sampling|sft_r2[27] (
// Equation(s):
// \uut_sampling|sft_r2 [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[27] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y6_N4
cyclone_lcell \uut_sampling|sft_r2[26] (
// Equation(s):
// \uut_sampling|sft_r2 [26] = DFFEAS(\uut_sampling|sft_r2 [27], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[26] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[26] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N5
cyclone_lcell \uut_sampling|sft_r2[25] (
// Equation(s):
// \uut_sampling|sft_r2 [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r2 [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[25] .lut_mask = "0000";
defparam \uut_sampling|sft_r2[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y6_N2
cyclone_lcell \uut_sampling|sft_r2[24] (
// Equation(s):
// \uut_sampling|sft_r2 [24] = DFFEAS(\uut_sampling|sft_r2 [25], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r2 [25]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r2 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[24] .lut_mask = "ff00";
defparam \uut_sampling|sft_r2[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[24] .output_mode = "reg_only";
defparam \uut_sampling|sft_r2[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[24] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r2[24] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N1
cyclone_lcell \uut_sampling|sft_r2[1] (
// Equation(s):
// \uut_vga_ctrl|Mux6~1  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~0  & \uut_sampling|sft_r2 [9] # !\uut_vga_ctrl|Mux6~0  & (B1_sft_r2[1])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~0 )
// \uut_sampling|sft_r2 [1] = DFFEAS(\uut_vga_ctrl|Mux6~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r2 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [9]),
	.datac(\uut_sampling|sft_r2 [2]),
	.datad(\uut_vga_ctrl|Mux6~0 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~1 ),
	.regout(\uut_sampling|sft_r2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[1] .lut_mask = "dda0";
defparam \uut_sampling|sft_r2[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r2[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N5
cyclone_lcell \uut_sampling|sft_r2[0] (
// Equation(s):
// \uut_vga_ctrl|Mux6~5  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~4  & \uut_sampling|sft_r2 [8] # !\uut_vga_ctrl|Mux6~4  & (B1_sft_r2[0])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~4 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r2 [8]),
	.datac(\uut_sampling|sft_r2 [1]),
	.datad(\uut_vga_ctrl|Mux6~4 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~5 ),
	.regout(\uut_sampling|sft_r2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r2[0] .lut_mask = "dda0";
defparam \uut_sampling|sft_r2[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r2[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r2[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r2[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r2[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N6
cyclone_lcell \uut_vga_ctrl|Mux6~6 (
// Equation(s):
// \uut_vga_ctrl|Mux6~6_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux6~3  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux6~5 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux6~3 ),
	.datab(\uut_vga_ctrl|Mux6~5 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~6 .lut_mask = "fa0c";
defparam \uut_vga_ctrl|Mux6~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N2
cyclone_lcell \uut_vga_ctrl|Mux6~9 (
// Equation(s):
// \uut_vga_ctrl|Mux6~9_combout  = \uut_vga_ctrl|Mux6~6_combout  & (\uut_vga_ctrl|Mux6~8  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux6~6_combout  & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux6~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux6~6_combout ),
	.datab(\uut_vga_ctrl|Mux6~8 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~9 .lut_mask = "da8a";
defparam \uut_vga_ctrl|Mux6~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N4
cyclone_lcell \uut_vga_ctrl|Mux6~16 (
// Equation(s):
// \uut_vga_ctrl|Mux6~16_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~13  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux6~15  & !\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux6~13 ),
	.datab(\uut_vga_ctrl|Mux6~15 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~16 .lut_mask = "f0ac";
defparam \uut_vga_ctrl|Mux6~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N2
cyclone_lcell \uut_vga_ctrl|Mux6~19 (
// Equation(s):
// \uut_vga_ctrl|Mux6~19_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux6~16_combout  & \uut_vga_ctrl|Mux6~18  # !\uut_vga_ctrl|Mux6~16_combout  & (\uut_vga_ctrl|Mux6~11 )) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux6~16_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Mux6~18 ),
	.datac(\uut_vga_ctrl|Mux6~16_combout ),
	.datad(\uut_vga_ctrl|Mux6~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~19 .lut_mask = "dad0";
defparam \uut_vga_ctrl|Mux6~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N9
cyclone_lcell \uut_vga_ctrl|Mux6~26 (
// Equation(s):
// \uut_vga_ctrl|Mux6~26_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux6~23  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux6~25  & (!\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux6~25 ),
	.datab(\uut_vga_ctrl|Mux6~23 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~26 .lut_mask = "f0ca";
defparam \uut_vga_ctrl|Mux6~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N8
cyclone_lcell \uut_vga_ctrl|Mux6~29 (
// Equation(s):
// \uut_vga_ctrl|Mux6~29_combout  = \uut_vga_ctrl|Mux6~26_combout  & (\uut_vga_ctrl|Mux6~28  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux6~26_combout  & \uut_vga_ctrl|Mux6~21  & (\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux6~21 ),
	.datab(\uut_vga_ctrl|Mux6~28 ),
	.datac(\uut_vga_ctrl|Mux6~26_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~29 .lut_mask = "caf0";
defparam \uut_vga_ctrl|Mux6~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N5
cyclone_lcell \uut_vga_ctrl|Mux6~30 (
// Equation(s):
// \uut_vga_ctrl|Mux6~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux6~19_combout  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux6~29_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux6~19_combout ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|Mux6~29_combout ),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~30 .lut_mask = "ee30";
defparam \uut_vga_ctrl|Mux6~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N5
cyclone_lcell \uut_vga_ctrl|Mux6~37 (
// Equation(s):
// \uut_vga_ctrl|Mux6~37_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux6~34  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux6~36  & !\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux6~34 ),
	.datac(\uut_vga_ctrl|Mux6~36 ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~37 .lut_mask = "aad8";
defparam \uut_vga_ctrl|Mux6~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N7
cyclone_lcell \uut_vga_ctrl|Mux6~40 (
// Equation(s):
// \uut_vga_ctrl|Mux6~40_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux6~37_combout  & \uut_vga_ctrl|Mux6~39  # !\uut_vga_ctrl|Mux6~37_combout  & (\uut_vga_ctrl|Mux6~32 )) # !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux6~37_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Mux6~37_combout ),
	.datac(\uut_vga_ctrl|Mux6~39 ),
	.datad(\uut_vga_ctrl|Mux6~32 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~40 .lut_mask = "e6c4";
defparam \uut_vga_ctrl|Mux6~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N6
cyclone_lcell \uut_vga_ctrl|Mux6~41 (
// Equation(s):
// \uut_vga_ctrl|Mux6~41_combout  = \uut_vga_ctrl|Mux6~30_combout  & (\uut_vga_ctrl|Mux6~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux6~30_combout  & \uut_vga_ctrl|Mux6~9_combout  & \uut_vga_ctrl|x_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux6~9_combout ),
	.datab(\uut_vga_ctrl|Mux6~30_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|Mux6~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux6~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux6~41 .lut_mask = "ec2c";
defparam \uut_vga_ctrl|Mux6~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux6~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux6~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux6~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux6~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y8_N4
cyclone_lcell \uut_vga_ctrl|always9~51 (
// Equation(s):
// \uut_vga_ctrl|always9~51_combout  = !\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|y_cnt [3] & \uut_vga_ctrl|always9~50_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(\uut_vga_ctrl|always9~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~51 .lut_mask = "0400";
defparam \uut_vga_ctrl|always9~51 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~51 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~51 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~51 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~51 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N8
cyclone_lcell \uut_vga_ctrl|always9~4 (
// Equation(s):
// \uut_vga_ctrl|always9~4_combout  = !\uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|Mux6~41_combout  & \uut_vga_ctrl|always9~51_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(\uut_vga_ctrl|Mux6~41_combout ),
	.datac(\uut_vga_ctrl|always9~51_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~4 .lut_mask = "4040";
defparam \uut_vga_ctrl|always9~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y4_N4
cyclone_lcell \uut_vga_ctrl|always9~44 (
// Equation(s):
// \uut_vga_ctrl|always9~44_combout  = !\uut_vga_ctrl|y_cnt [4] & (!\uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~44 .lut_mask = "0033";
defparam \uut_vga_ctrl|always9~44 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~44 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~44 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~44 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~44 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N0
cyclone_lcell \uut_vga_ctrl|vga_rgb~73 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~73_combout  = \uut_vga_ctrl|always9~4_combout  # !\uut_vga_ctrl|Mux9~41_combout  & \uut_vga_ctrl|always9~52_combout  & \uut_vga_ctrl|always9~44_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux9~41_combout ),
	.datab(\uut_vga_ctrl|always9~4_combout ),
	.datac(\uut_vga_ctrl|always9~52_combout ),
	.datad(\uut_vga_ctrl|always9~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~73 .lut_mask = "dccc";
defparam \uut_vga_ctrl|vga_rgb~73 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~73 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~73 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~73 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~73 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N9
cyclone_lcell \uut_vga_ctrl|always9~57 (
// Equation(s):
// \uut_vga_ctrl|always9~57_combout  = !\uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|Mux10~41_combout  & \uut_vga_ctrl|y_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Mux10~41_combout ),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~57 .lut_mask = "5000";
defparam \uut_vga_ctrl|always9~57 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~57 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~57 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~57 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~57 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y4_N5
cyclone_lcell \uut_vga_ctrl|always9~56 (
// Equation(s):
// \uut_vga_ctrl|always9~56_combout  = !\uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|y_cnt [5]),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~56 .lut_mask = "0003";
defparam \uut_vga_ctrl|always9~56 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~56 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~56 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~56 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~56 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_122
cyclone_io \signal[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r9 [63]),
	.padio(signal[9]));
// synopsys translate_off
defparam \signal[9]~I .input_async_reset = "clear";
defparam \signal[9]~I .input_power_up = "low";
defparam \signal[9]~I .input_register_mode = "register";
defparam \signal[9]~I .input_sync_reset = "none";
defparam \signal[9]~I .oe_async_reset = "none";
defparam \signal[9]~I .oe_power_up = "low";
defparam \signal[9]~I .oe_register_mode = "none";
defparam \signal[9]~I .oe_sync_reset = "none";
defparam \signal[9]~I .operation_mode = "input";
defparam \signal[9]~I .output_async_reset = "none";
defparam \signal[9]~I .output_power_up = "low";
defparam \signal[9]~I .output_register_mode = "none";
defparam \signal[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X21_Y13_N0
cyclone_lcell \uut_sampling|sft_r9[62] (
// Equation(s):
// \uut_sampling|sft_r9 [62] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [63]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[62] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y13_N6
cyclone_lcell \uut_sampling|sft_r9[30] (
// Equation(s):
// \uut_vga_ctrl|Mux13~17  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r9[30] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r9 [62] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [30] = DFFEAS(\uut_vga_ctrl|Mux13~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r9 [62]),
	.datac(\uut_sampling|sft_r9 [31]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~17 ),
	.regout(\uut_sampling|sft_r9 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[30] .lut_mask = "aae4";
defparam \uut_sampling|sft_r9[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[30] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[30] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y12_N7
cyclone_lcell \uut_sampling|sft_r9[61] (
// Equation(s):
// \uut_sampling|sft_r9 [61] = DFFEAS(\uut_sampling|sft_r9 [62], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [62]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[61] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[61] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y10_N2
cyclone_lcell \uut_sampling|sft_r9[17] (
// Equation(s):
// \uut_sampling|sft_r9 [17] = DFFEAS(\uut_sampling|sft_r9 [18], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [18]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[17] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[17] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[17] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[17] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y13_N4
cyclone_lcell \uut_sampling|sft_r9[16] (
// Equation(s):
// \uut_sampling|sft_r9 [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[16] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y13_N5
cyclone_lcell \uut_sampling|sft_r9[15] (
// Equation(s):
// \uut_sampling|sft_r9 [15] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [16]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[15] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y12_N1
cyclone_lcell \uut_sampling|sft_r9[14] (
// Equation(s):
// \uut_vga_ctrl|Mux13~12  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r9[14]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r9 [46])
// \uut_sampling|sft_r9 [14] = DFFEAS(\uut_vga_ctrl|Mux13~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [15]),
	.datad(\uut_sampling|sft_r9 [46]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~12 ),
	.regout(\uut_sampling|sft_r9 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[14] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r9[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y13_N9
cyclone_lcell \uut_sampling|sft_r9[48] (
// Equation(s):
// \uut_vga_ctrl|Mux13~4  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r9[48]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r9 [32])
// \uut_sampling|sft_r9 [48] = DFFEAS(\uut_vga_ctrl|Mux13~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [49]),
	.datad(\uut_sampling|sft_r9 [32]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~4 ),
	.regout(\uut_sampling|sft_r9 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[48] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r9[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y12_N4
cyclone_lcell \uut_sampling|sft_r9[47] (
// Equation(s):
// \uut_vga_ctrl|Mux13~13  = \uut_vga_ctrl|Mux13~12  & (\uut_sampling|sft_r9 [15] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux13~12  & \uut_vga_ctrl|x_cnt [3] & B1_sft_r9[47]
// \uut_sampling|sft_r9 [47] = DFFEAS(\uut_vga_ctrl|Mux13~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux13~12 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [48]),
	.datad(\uut_sampling|sft_r9 [15]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~13 ),
	.regout(\uut_sampling|sft_r9 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[47] .lut_mask = "ea62";
defparam \uut_sampling|sft_r9[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y12_N3
cyclone_lcell \uut_sampling|sft_r9[46] (
// Equation(s):
// \uut_sampling|sft_r9 [46] = DFFEAS(\uut_sampling|sft_r9 [47], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [47]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[46] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[46] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[46] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[46] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y12_N6
cyclone_lcell \uut_sampling|sft_r9[13] (
// Equation(s):
// \uut_sampling|sft_r9 [13] = DFFEAS(\uut_sampling|sft_r9 [14], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [14]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[13] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[13] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[13] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[13] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y13_N7
cyclone_lcell \uut_sampling|sft_r9[7] (
// Equation(s):
// \uut_sampling|sft_r9 [7] = DFFEAS(\uut_sampling|sft_r9 [8], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [8]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[7] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[7] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[7] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[7] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y12_N9
cyclone_lcell \uut_sampling|sft_r9[58] (
// Equation(s):
// \uut_vga_ctrl|Mux13~33  = \uut_vga_ctrl|Add2~2  & (B1_sft_r9[58] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r9 [50] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [58] = DFFEAS(\uut_vga_ctrl|Mux13~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [50]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r9 [59]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~33 ),
	.regout(\uut_sampling|sft_r9 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[58] .lut_mask = "cce2";
defparam \uut_sampling|sft_r9[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y11_N5
cyclone_lcell \uut_sampling|sft_r9[57] (
// Equation(s):
// \uut_sampling|sft_r9 [57] = DFFEAS(\uut_sampling|sft_r9 [58], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[57] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[57] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y12_N2
cyclone_lcell \uut_sampling|sft_r9[45] (
// Equation(s):
// \uut_sampling|sft_r9 [45] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [46]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[45] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y12_N5
cyclone_lcell \uut_sampling|sft_r9[44] (
// Equation(s):
// \uut_vga_ctrl|Mux13~24  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r9[44]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r9 [36])
// \uut_sampling|sft_r9 [44] = DFFEAS(\uut_vga_ctrl|Mux13~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [45]),
	.datad(\uut_sampling|sft_r9 [36]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~24 ),
	.regout(\uut_sampling|sft_r9 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[44] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r9[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[44] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[44] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y12_N1
cyclone_lcell \uut_sampling|sft_r9[37] (
// Equation(s):
// \uut_vga_ctrl|Mux13~25  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~24  & \uut_sampling|sft_r9 [45] # !\uut_vga_ctrl|Mux13~24  & (B1_sft_r9[37])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~24 )
// \uut_sampling|sft_r9 [37] = DFFEAS(\uut_vga_ctrl|Mux13~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [45]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [38]),
	.datad(\uut_vga_ctrl|Mux13~24 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~25 ),
	.regout(\uut_sampling|sft_r9 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[37] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[37] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[37] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y12_N3
cyclone_lcell \uut_sampling|sft_r9[36] (
// Equation(s):
// \uut_sampling|sft_r9 [36] = DFFEAS(\uut_sampling|sft_r9 [37], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[36] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[36] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y12_N0
cyclone_lcell \uut_sampling|sft_r9[43] (
// Equation(s):
// \uut_sampling|sft_r9 [43] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [44]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[43] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[43] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[43] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y12_N2
cyclone_lcell \uut_sampling|sft_r9[42] (
// Equation(s):
// \uut_vga_ctrl|Mux13~35  = \uut_vga_ctrl|Add2~2  & (B1_sft_r9[42] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r9 [34] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [42] = DFFEAS(\uut_vga_ctrl|Mux13~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [34]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r9 [43]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~35 ),
	.regout(\uut_sampling|sft_r9 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[42] .lut_mask = "cce2";
defparam \uut_sampling|sft_r9[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y12_N8
cyclone_lcell \uut_sampling|sft_r9[35] (
// Equation(s):
// \uut_vga_ctrl|Mux13~36  = \uut_vga_ctrl|Mux13~35  & (\uut_sampling|sft_r9 [43] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux13~35  & (B1_sft_r9[35] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [35] = DFFEAS(\uut_vga_ctrl|Mux13~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux13~35 ),
	.datab(\uut_sampling|sft_r9 [43]),
	.datac(\uut_sampling|sft_r9 [36]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~36 ),
	.regout(\uut_sampling|sft_r9 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[35] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r9[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y12_N1
cyclone_lcell \uut_sampling|sft_r9[34] (
// Equation(s):
// \uut_sampling|sft_r9 [34] = DFFEAS(\uut_sampling|sft_r9 [35], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[34] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[34] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[34] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[34] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y13_N0
cyclone_lcell \uut_sampling|sft_r9[56] (
// Equation(s):
// \uut_vga_ctrl|Mux13~0  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r9[56]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r9 [40])
// \uut_sampling|sft_r9 [56] = DFFEAS(\uut_vga_ctrl|Mux13~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [57]),
	.datad(\uut_sampling|sft_r9 [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~0 ),
	.regout(\uut_sampling|sft_r9 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[56] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r9[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y13_N8
cyclone_lcell \uut_sampling|sft_r9[41] (
// Equation(s):
// \uut_vga_ctrl|Mux13~1  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~0  & \uut_sampling|sft_r9 [57] # !\uut_vga_ctrl|Mux13~0  & (B1_sft_r9[41])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~0 )
// \uut_sampling|sft_r9 [41] = DFFEAS(\uut_vga_ctrl|Mux13~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [57]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [42]),
	.datad(\uut_vga_ctrl|Mux13~0 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~1 ),
	.regout(\uut_sampling|sft_r9 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[41] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[41] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[41] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y13_N3
cyclone_lcell \uut_sampling|sft_r9[40] (
// Equation(s):
// \uut_sampling|sft_r9 [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[40] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y12_N7
cyclone_lcell \uut_sampling|sft_r9[6] (
// Equation(s):
// \uut_vga_ctrl|Mux13~14  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r9[6]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r9 [38])
// \uut_sampling|sft_r9 [6] = DFFEAS(\uut_vga_ctrl|Mux13~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [7]),
	.datad(\uut_sampling|sft_r9 [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~14 ),
	.regout(\uut_sampling|sft_r9 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[6] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r9[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y12_N9
cyclone_lcell \uut_sampling|sft_r9[39] (
// Equation(s):
// \uut_vga_ctrl|Mux13~15  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~14  & \uut_sampling|sft_r9 [7] # !\uut_vga_ctrl|Mux13~14  & (B1_sft_r9[39])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~14 )
// \uut_sampling|sft_r9 [39] = DFFEAS(\uut_vga_ctrl|Mux13~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [7]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [40]),
	.datad(\uut_vga_ctrl|Mux13~14 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~15 ),
	.regout(\uut_sampling|sft_r9 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[39] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[39] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[39] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y12_N2
cyclone_lcell \uut_sampling|sft_r9[38] (
// Equation(s):
// \uut_sampling|sft_r9 [38] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [39]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[38] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y12_N0
cyclone_lcell \uut_sampling|sft_r9[12] (
// Equation(s):
// \uut_vga_ctrl|Mux13~22  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r9[12]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r9 [4])
// \uut_sampling|sft_r9 [12] = DFFEAS(\uut_vga_ctrl|Mux13~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [13]),
	.datad(\uut_sampling|sft_r9 [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~22 ),
	.regout(\uut_sampling|sft_r9 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[12] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r9[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y12_N4
cyclone_lcell \uut_sampling|sft_r9[5] (
// Equation(s):
// \uut_vga_ctrl|Mux13~23  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~22  & \uut_sampling|sft_r9 [13] # !\uut_vga_ctrl|Mux13~22  & (B1_sft_r9[5])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~22 )
// \uut_sampling|sft_r9 [5] = DFFEAS(\uut_vga_ctrl|Mux13~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [13]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [6]),
	.datad(\uut_vga_ctrl|Mux13~22 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~23 ),
	.regout(\uut_sampling|sft_r9 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[5] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y11_N2
cyclone_lcell \uut_sampling|sft_r9[4] (
// Equation(s):
// \uut_sampling|sft_r9 [4] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [5]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[4] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y13_N9
cyclone_lcell \uut_sampling|sft_r9[11] (
// Equation(s):
// \uut_sampling|sft_r9 [11] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [12]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[11] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y13_N8
cyclone_lcell \uut_sampling|sft_r9[10] (
// Equation(s):
// \uut_vga_ctrl|Mux13~31  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r9[10]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r9 [2])
// \uut_sampling|sft_r9 [10] = DFFEAS(\uut_vga_ctrl|Mux13~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [11]),
	.datad(\uut_sampling|sft_r9 [2]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~31 ),
	.regout(\uut_sampling|sft_r9 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[10] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r9[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y13_N4
cyclone_lcell \uut_sampling|sft_r9[3] (
// Equation(s):
// \uut_vga_ctrl|Mux13~32  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~31  & \uut_sampling|sft_r9 [11] # !\uut_vga_ctrl|Mux13~31  & (B1_sft_r9[3])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~31 )
// \uut_sampling|sft_r9 [3] = DFFEAS(\uut_vga_ctrl|Mux13~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [11]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [4]),
	.datad(\uut_vga_ctrl|Mux13~31 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~32 ),
	.regout(\uut_sampling|sft_r9 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[3] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y13_N5
cyclone_lcell \uut_sampling|sft_r9[2] (
// Equation(s):
// \uut_sampling|sft_r9 [2] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [3]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[2] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y13_N3
cyclone_lcell \uut_sampling|sft_r9[24] (
// Equation(s):
// \uut_vga_ctrl|Mux13~7  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_r9[24]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_r9 [8])
// \uut_sampling|sft_r9 [24] = DFFEAS(\uut_vga_ctrl|Mux13~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [25]),
	.datad(\uut_sampling|sft_r9 [8]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~7 ),
	.regout(\uut_sampling|sft_r9 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[24] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r9[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y13_N6
cyclone_lcell \uut_sampling|sft_r9[9] (
// Equation(s):
// \uut_vga_ctrl|Mux13~8  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~7  & \uut_sampling|sft_r9 [25] # !\uut_vga_ctrl|Mux13~7  & (B1_sft_r9[9])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~7 )
// \uut_sampling|sft_r9 [9] = DFFEAS(\uut_vga_ctrl|Mux13~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [25]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [10]),
	.datad(\uut_vga_ctrl|Mux13~7 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~8 ),
	.regout(\uut_sampling|sft_r9 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[9] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[9] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[9] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y13_N0
cyclone_lcell \uut_sampling|sft_r9[8] (
// Equation(s):
// \uut_sampling|sft_r9 [8] = DFFEAS(\uut_sampling|sft_r9 [9], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [9]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[8] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[8] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y13_N1
cyclone_lcell \uut_sampling|sft_r9[23] (
// Equation(s):
// \uut_sampling|sft_r9 [23] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [24]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[23] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[23] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[23] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y13_N9
cyclone_lcell \uut_sampling|sft_r9[22] (
// Equation(s):
// \uut_vga_ctrl|Mux13~10  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r9[22] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r9 [54] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [22] = DFFEAS(\uut_vga_ctrl|Mux13~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r9 [54]),
	.datac(\uut_sampling|sft_r9 [23]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~10 ),
	.regout(\uut_sampling|sft_r9 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[22] .lut_mask = "aae4";
defparam \uut_sampling|sft_r9[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y13_N1
cyclone_lcell \uut_sampling|sft_r9[55] (
// Equation(s):
// \uut_vga_ctrl|Mux13~11  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~10  & \uut_sampling|sft_r9 [23] # !\uut_vga_ctrl|Mux13~10  & (B1_sft_r9[55])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~10 )
// \uut_sampling|sft_r9 [55] = DFFEAS(\uut_vga_ctrl|Mux13~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [23]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [56]),
	.datad(\uut_vga_ctrl|Mux13~10 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~11 ),
	.regout(\uut_sampling|sft_r9 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[55] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y13_N5
cyclone_lcell \uut_sampling|sft_r9[54] (
// Equation(s):
// \uut_sampling|sft_r9 [54] = DFFEAS(\uut_sampling|sft_r9 [55], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [55]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[54] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[54] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y12_N7
cyclone_lcell \uut_sampling|sft_r9[60] (
// Equation(s):
// \uut_vga_ctrl|Mux13~20  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & (B1_sft_r9[60]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r9 [52])
// \uut_sampling|sft_r9 [60] = DFFEAS(\uut_vga_ctrl|Mux13~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [52]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [61]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~20 ),
	.regout(\uut_sampling|sft_r9 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[60] .lut_mask = "fc22";
defparam \uut_sampling|sft_r9[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y12_N8
cyclone_lcell \uut_sampling|sft_r9[53] (
// Equation(s):
// \uut_vga_ctrl|Mux13~21  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~20  & \uut_sampling|sft_r9 [61] # !\uut_vga_ctrl|Mux13~20  & (B1_sft_r9[53])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~20 )
// \uut_sampling|sft_r9 [53] = DFFEAS(\uut_vga_ctrl|Mux13~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [61]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [54]),
	.datad(\uut_vga_ctrl|Mux13~20 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~21 ),
	.regout(\uut_sampling|sft_r9 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[53] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y11_N4
cyclone_lcell \uut_sampling|sft_r9[52] (
// Equation(s):
// \uut_sampling|sft_r9 [52] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [53]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[52] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[52] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[52] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y12_N3
cyclone_lcell \uut_sampling|sft_r9[59] (
// Equation(s):
// \uut_sampling|sft_r9 [59] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [60]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[59] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[59] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[59] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y12_N5
cyclone_lcell \uut_sampling|sft_r9[51] (
// Equation(s):
// \uut_vga_ctrl|Mux13~34  = \uut_vga_ctrl|Mux13~33  & (\uut_sampling|sft_r9 [59] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux13~33  & (B1_sft_r9[51] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [51] = DFFEAS(\uut_vga_ctrl|Mux13~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux13~33 ),
	.datab(\uut_sampling|sft_r9 [59]),
	.datac(\uut_sampling|sft_r9 [52]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~34 ),
	.regout(\uut_sampling|sft_r9 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[51] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r9[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y12_N7
cyclone_lcell \uut_sampling|sft_r9[50] (
// Equation(s):
// \uut_sampling|sft_r9 [50] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [51]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[50] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[50] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[50] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y13_N6
cyclone_lcell \uut_sampling|sft_r9[49] (
// Equation(s):
// \uut_sampling|sft_r9 [49] = DFFEAS(\uut_sampling|sft_r9 [50], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [50]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[49] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[49] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y13_N7
cyclone_lcell \uut_sampling|sft_r9[33] (
// Equation(s):
// \uut_vga_ctrl|Mux13~5  = \uut_vga_ctrl|Mux13~4  & (\uut_sampling|sft_r9 [49] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux13~4  & \uut_vga_ctrl|x_cnt [3] & B1_sft_r9[33]
// \uut_sampling|sft_r9 [33] = DFFEAS(\uut_vga_ctrl|Mux13~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux13~4 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [34]),
	.datad(\uut_sampling|sft_r9 [49]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~5 ),
	.regout(\uut_sampling|sft_r9 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[33] .lut_mask = "ea62";
defparam \uut_sampling|sft_r9[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[33] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[33] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y13_N2
cyclone_lcell \uut_sampling|sft_r9[32] (
// Equation(s):
// \uut_sampling|sft_r9 [32] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [33]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[32] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y13_N4
cyclone_lcell \uut_sampling|sft_r9[31] (
// Equation(s):
// \uut_vga_ctrl|Mux13~18  = \uut_vga_ctrl|Mux13~17  & (B1_sft_r9[31] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux13~17  & \uut_sampling|sft_r9 [63] & (\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [31] = DFFEAS(\uut_vga_ctrl|Mux13~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux13~17 ),
	.datab(\uut_sampling|sft_r9 [63]),
	.datac(\uut_sampling|sft_r9 [32]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~18 ),
	.regout(\uut_sampling|sft_r9 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[31] .lut_mask = "e4aa";
defparam \uut_sampling|sft_r9[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[31] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[31] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y13_N8
cyclone_lcell \uut_sampling|sft_r9[29] (
// Equation(s):
// \uut_sampling|sft_r9 [29] = DFFEAS(\uut_sampling|sft_r9 [30], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[29] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[29] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y13_N2
cyclone_lcell \uut_sampling|sft_r9[28] (
// Equation(s):
// \uut_vga_ctrl|Mux13~27  = \uut_vga_ctrl|Add2~2  & (B1_sft_r9[28] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r9 [20] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [28] = DFFEAS(\uut_vga_ctrl|Mux13~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_r9 [20]),
	.datac(\uut_sampling|sft_r9 [29]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~27 ),
	.regout(\uut_sampling|sft_r9 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[28] .lut_mask = "aae4";
defparam \uut_sampling|sft_r9[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y13_N7
cyclone_lcell \uut_sampling|sft_r9[21] (
// Equation(s):
// \uut_vga_ctrl|Mux13~28  = \uut_vga_ctrl|Mux13~27  & (\uut_sampling|sft_r9 [29] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux13~27  & (B1_sft_r9[21] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [21] = DFFEAS(\uut_vga_ctrl|Mux13~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux13~27 ),
	.datab(\uut_sampling|sft_r9 [29]),
	.datac(\uut_sampling|sft_r9 [22]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~28 ),
	.regout(\uut_sampling|sft_r9 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[21] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r9[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[21] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[21] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y13_N3
cyclone_lcell \uut_sampling|sft_r9[20] (
// Equation(s):
// \uut_sampling|sft_r9 [20] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [21]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[20] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[20] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[20] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N0
cyclone_lcell \uut_sampling|sft_r9[27] (
// Equation(s):
// \uut_sampling|sft_r9 [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[27] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N1
cyclone_lcell \uut_sampling|sft_r9[26] (
// Equation(s):
// \uut_vga_ctrl|Mux13~38  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & (B1_sft_r9[26]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r9 [18])
// \uut_sampling|sft_r9 [26] = DFFEAS(\uut_vga_ctrl|Mux13~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [18]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [27]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~38 ),
	.regout(\uut_sampling|sft_r9 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[26] .lut_mask = "fc22";
defparam \uut_sampling|sft_r9[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[26] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[26] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N4
cyclone_lcell \uut_sampling|sft_r9[19] (
// Equation(s):
// \uut_vga_ctrl|Mux13~39  = \uut_vga_ctrl|Mux13~38  & (\uut_sampling|sft_r9 [27] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux13~38  & (B1_sft_r9[19] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r9 [19] = DFFEAS(\uut_vga_ctrl|Mux13~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux13~38 ),
	.datab(\uut_sampling|sft_r9 [27]),
	.datac(\uut_sampling|sft_r9 [20]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~39 ),
	.regout(\uut_sampling|sft_r9 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[19] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r9[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[19] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[19] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N6
cyclone_lcell \uut_sampling|sft_r9[18] (
// Equation(s):
// \uut_sampling|sft_r9 [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r9 [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[18] .lut_mask = "0000";
defparam \uut_sampling|sft_r9[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X19_Y13_N2
cyclone_lcell \uut_sampling|sft_r9[25] (
// Equation(s):
// \uut_sampling|sft_r9 [25] = DFFEAS(\uut_sampling|sft_r9 [26], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r9 [26]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r9 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[25] .lut_mask = "ff00";
defparam \uut_sampling|sft_r9[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_r9[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r9[25] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y13_N2
cyclone_lcell \uut_sampling|sft_r9[1] (
// Equation(s):
// \uut_vga_ctrl|Mux13~3  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~2  & \uut_sampling|sft_r9 [17] # !\uut_vga_ctrl|Mux13~2  & (B1_sft_r9[1])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux13~2 )
// \uut_sampling|sft_r9 [1] = DFFEAS(\uut_vga_ctrl|Mux13~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r9 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r9 [17]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [2]),
	.datad(\uut_vga_ctrl|Mux13~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~3 ),
	.regout(\uut_sampling|sft_r9 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[1] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r9[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r9[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y13_N1
cyclone_lcell \uut_sampling|sft_r9[0] (
// Equation(s):
// \uut_vga_ctrl|Mux13~2  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [3] # \uut_sampling|sft_r9 [16]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [3] & B1_sft_r9[0]

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_r9 [1]),
	.datad(\uut_sampling|sft_r9 [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~2 ),
	.regout(\uut_sampling|sft_r9 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r9[0] .lut_mask = "ba98";
defparam \uut_sampling|sft_r9[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r9[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r9[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r9[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r9[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y13_N4
cyclone_lcell \uut_vga_ctrl|Mux13~6 (
// Equation(s):
// \uut_vga_ctrl|Mux13~6_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  # \uut_vga_ctrl|Mux13~3 ) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux13~5 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_vga_ctrl|Mux13~5 ),
	.datad(\uut_vga_ctrl|Mux13~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~6 .lut_mask = "ba98";
defparam \uut_vga_ctrl|Mux13~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y13_N5
cyclone_lcell \uut_vga_ctrl|Mux13~9 (
// Equation(s):
// \uut_vga_ctrl|Mux13~9_combout  = \uut_vga_ctrl|Mux13~6_combout  & (\uut_vga_ctrl|Mux13~8  # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux13~6_combout  & (\uut_vga_ctrl|Mux13~1  & \uut_vga_ctrl|Add2~2 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux13~8 ),
	.datab(\uut_vga_ctrl|Mux13~1 ),
	.datac(\uut_vga_ctrl|Mux13~6_combout ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~9 .lut_mask = "acf0";
defparam \uut_vga_ctrl|Mux13~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y12_N6
cyclone_lcell \uut_vga_ctrl|Mux13~37 (
// Equation(s):
// \uut_vga_ctrl|Mux13~37_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux13~34  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux13~36 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux13~34 ),
	.datac(\uut_vga_ctrl|Mux13~36 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~37 .lut_mask = "ee50";
defparam \uut_vga_ctrl|Mux13~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y12_N4
cyclone_lcell \uut_vga_ctrl|Mux13~40 (
// Equation(s):
// \uut_vga_ctrl|Mux13~40_combout  = \uut_vga_ctrl|Mux13~37_combout  & (\uut_vga_ctrl|Mux13~39  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux13~37_combout  & \uut_vga_ctrl|Mux13~32  & (\uut_vga_ctrl|Add2~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux13~32 ),
	.datab(\uut_vga_ctrl|Mux13~37_combout ),
	.datac(\uut_vga_ctrl|Mux13~39 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~40 .lut_mask = "e2cc";
defparam \uut_vga_ctrl|Mux13~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y12_N8
cyclone_lcell \uut_vga_ctrl|Mux13~26 (
// Equation(s):
// \uut_vga_ctrl|Mux13~26_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux13~23  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux13~25 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux13~23 ),
	.datac(\uut_vga_ctrl|Mux13~25 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~26 .lut_mask = "ee50";
defparam \uut_vga_ctrl|Mux13~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y12_N5
cyclone_lcell \uut_vga_ctrl|Mux13~29 (
// Equation(s):
// \uut_vga_ctrl|Mux13~29_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux13~26_combout  & \uut_vga_ctrl|Mux13~28  # !\uut_vga_ctrl|Mux13~26_combout  & (\uut_vga_ctrl|Mux13~21 )) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux13~26_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux13~28 ),
	.datab(\uut_vga_ctrl|Mux13~21 ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|Mux13~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~29 .lut_mask = "afc0";
defparam \uut_vga_ctrl|Mux13~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y12_N6
cyclone_lcell \uut_vga_ctrl|Mux13~16 (
// Equation(s):
// \uut_vga_ctrl|Mux13~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux13~13 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux13~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux13~15 ),
	.datac(\uut_vga_ctrl|Mux13~13 ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~16 .lut_mask = "fa44";
defparam \uut_vga_ctrl|Mux13~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y12_N0
cyclone_lcell \uut_vga_ctrl|Mux13~19 (
// Equation(s):
// \uut_vga_ctrl|Mux13~19_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux13~16_combout  & (\uut_vga_ctrl|Mux13~18 ) # !\uut_vga_ctrl|Mux13~16_combout  & \uut_vga_ctrl|Mux13~11 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux13~16_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux13~11 ),
	.datab(\uut_vga_ctrl|Mux13~18 ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|Mux13~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~19 .lut_mask = "cfa0";
defparam \uut_vga_ctrl|Mux13~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y12_N2
cyclone_lcell \uut_vga_ctrl|Mux13~30 (
// Equation(s):
// \uut_vga_ctrl|Mux13~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux13~19_combout ) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux13~29_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|Mux13~29_combout ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux13~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~30 .lut_mask = "f4a4";
defparam \uut_vga_ctrl|Mux13~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y12_N9
cyclone_lcell \uut_vga_ctrl|Mux13~41 (
// Equation(s):
// \uut_vga_ctrl|Mux13~41_combout  = \uut_vga_ctrl|Mux13~30_combout  & (\uut_vga_ctrl|Mux13~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux13~30_combout  & \uut_vga_ctrl|Mux13~9_combout  & (\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux13~9_combout ),
	.datab(\uut_vga_ctrl|Mux13~40_combout ),
	.datac(\uut_vga_ctrl|Mux13~30_combout ),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux13~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux13~41 .lut_mask = "caf0";
defparam \uut_vga_ctrl|Mux13~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux13~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux13~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux13~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux13~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N4
cyclone_lcell \uut_vga_ctrl|always9~53 (
// Equation(s):
// \uut_vga_ctrl|always9~53_combout  = \uut_vga_ctrl|y_cnt [8] & !\uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|coordinate~3_combout  & \uut_vga_ctrl|always9~42_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|y_cnt [7]),
	.datac(\uut_vga_ctrl|coordinate~3_combout ),
	.datad(\uut_vga_ctrl|always9~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~53 .lut_mask = "2000";
defparam \uut_vga_ctrl|always9~53 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~53 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~53 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~53 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~53 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N5
cyclone_lcell \uut_vga_ctrl|always9~19 (
// Equation(s):
// \uut_vga_ctrl|always9~19_combout  = \uut_vga_ctrl|always9~56_combout  & \uut_vga_ctrl|y_cnt [6] & !\uut_vga_ctrl|Mux13~41_combout  & \uut_vga_ctrl|always9~53_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~56_combout ),
	.datab(\uut_vga_ctrl|y_cnt [6]),
	.datac(\uut_vga_ctrl|Mux13~41_combout ),
	.datad(\uut_vga_ctrl|always9~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~19 .lut_mask = "0800";
defparam \uut_vga_ctrl|always9~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N1
cyclone_lcell \uut_vga_ctrl|always9~55 (
// Equation(s):
// \uut_vga_ctrl|always9~55_combout  = !\uut_vga_ctrl|y_cnt [6] & (\uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [6]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~55 .lut_mask = "3300";
defparam \uut_vga_ctrl|always9~55 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~55 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~55 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~55 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~55 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_121
cyclone_io \signal[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r8 [63]),
	.padio(signal[8]));
// synopsys translate_off
defparam \signal[8]~I .input_async_reset = "clear";
defparam \signal[8]~I .input_power_up = "low";
defparam \signal[8]~I .input_register_mode = "register";
defparam \signal[8]~I .input_sync_reset = "none";
defparam \signal[8]~I .oe_async_reset = "none";
defparam \signal[8]~I .oe_power_up = "low";
defparam \signal[8]~I .oe_register_mode = "none";
defparam \signal[8]~I .oe_sync_reset = "none";
defparam \signal[8]~I .operation_mode = "input";
defparam \signal[8]~I .output_async_reset = "none";
defparam \signal[8]~I .output_power_up = "low";
defparam \signal[8]~I .output_register_mode = "none";
defparam \signal[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X15_Y13_N3
cyclone_lcell \uut_sampling|sft_r8[62] (
// Equation(s):
// \uut_sampling|sft_r8 [62] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [63]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[62] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y13_N1
cyclone_lcell \uut_sampling|sft_r8[30] (
// Equation(s):
// \uut_vga_ctrl|Mux12~17  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_r8[30]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r8 [62])
// \uut_sampling|sft_r8 [30] = DFFEAS(\uut_vga_ctrl|Mux12~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_r8 [62]),
	.datac(\uut_sampling|sft_r8 [31]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~17 ),
	.regout(\uut_sampling|sft_r8 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[30] .lut_mask = "fa44";
defparam \uut_sampling|sft_r8[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[30] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[30] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y13_N0
cyclone_lcell \uut_sampling|sft_r8[29] (
// Equation(s):
// \uut_sampling|sft_r8 [29] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [30]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[29] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[29] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y12_N2
cyclone_lcell \uut_sampling|sft_r8[28] (
// Equation(s):
// \uut_vga_ctrl|Mux12~27  = \uut_vga_ctrl|Add2~3  & (B1_sft_r8[28] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r8 [12] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [28] = DFFEAS(\uut_vga_ctrl|Mux12~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [12]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r8 [29]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~27 ),
	.regout(\uut_sampling|sft_r8 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[28] .lut_mask = "cce2";
defparam \uut_sampling|sft_r8[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y12_N6
cyclone_lcell \uut_sampling|sft_r8[27] (
// Equation(s):
// \uut_sampling|sft_r8 [27] = DFFEAS(\uut_sampling|sft_r8 [28], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [28]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[27] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[27] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y13_N8
cyclone_lcell \uut_sampling|sft_r8[26] (
// Equation(s):
// \uut_sampling|sft_r8 [26] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [27]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[26] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y13_N9
cyclone_lcell \uut_sampling|sft_r8[25] (
// Equation(s):
// \uut_sampling|sft_r8 [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[25] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y13_N4
cyclone_lcell \uut_sampling|sft_r8[56] (
// Equation(s):
// \uut_sampling|sft_r8 [56] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [57]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[56] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[56] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[56] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y12_N7
cyclone_lcell \uut_sampling|sft_r8[45] (
// Equation(s):
// \uut_sampling|sft_r8 [45] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [46]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[45] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y13_N2
cyclone_lcell \uut_sampling|sft_r8[44] (
// Equation(s):
// \uut_sampling|sft_r8 [44] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [45]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[44] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y13_N5
cyclone_lcell \uut_sampling|sft_r8[61] (
// Equation(s):
// \uut_sampling|sft_r8 [61] = DFFEAS(\uut_sampling|sft_r8 [62], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [62]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[61] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[61] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y13_N6
cyclone_lcell \uut_sampling|sft_r8[60] (
// Equation(s):
// \uut_vga_ctrl|Mux12~20  = \uut_vga_ctrl|Add2~3  & (B1_sft_r8[60] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r8 [44] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [60] = DFFEAS(\uut_vga_ctrl|Mux12~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [44]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r8 [61]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~20 ),
	.regout(\uut_sampling|sft_r8 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[60] .lut_mask = "cce2";
defparam \uut_sampling|sft_r8[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y12_N1
cyclone_lcell \uut_sampling|sft_r8[14] (
// Equation(s):
// \uut_vga_ctrl|Mux12~12  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r8[14] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r8 [46] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [14] = DFFEAS(\uut_vga_ctrl|Mux12~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r8 [46]),
	.datac(\uut_sampling|sft_r8 [15]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~12 ),
	.regout(\uut_sampling|sft_r8 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[14] .lut_mask = "aae4";
defparam \uut_sampling|sft_r8[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y12_N6
cyclone_lcell \uut_sampling|sft_r8[37] (
// Equation(s):
// \uut_vga_ctrl|Mux12~4  = \uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_r8 [45] & (!\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_r8[37] # \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [37] = DFFEAS(\uut_vga_ctrl|Mux12~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_sampling|sft_r8 [45]),
	.datac(\uut_sampling|sft_r8 [38]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~4 ),
	.regout(\uut_sampling|sft_r8 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[37] .lut_mask = "55d8";
defparam \uut_sampling|sft_r8[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[37] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[37] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y13_N8
cyclone_lcell \uut_sampling|sft_r8[36] (
// Equation(s):
// \uut_sampling|sft_r8 [36] = DFFEAS(\uut_sampling|sft_r8 [37], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[36] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[36] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y13_N6
cyclone_lcell \uut_sampling|sft_r8[55] (
// Equation(s):
// \uut_vga_ctrl|Mux12~35  = \uut_vga_ctrl|Add2~3  & (B1_sft_r8[55] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r8 [39] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [55] = DFFEAS(\uut_vga_ctrl|Mux12~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [39]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r8 [56]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~35 ),
	.regout(\uut_sampling|sft_r8 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[55] .lut_mask = "cce2";
defparam \uut_sampling|sft_r8[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y13_N3
cyclone_lcell \uut_sampling|sft_r8[54] (
// Equation(s):
// \uut_sampling|sft_r8 [54] = DFFEAS(\uut_sampling|sft_r8 [55], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [55]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[54] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[54] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y12_N0
cyclone_lcell \uut_sampling|sft_r8[53] (
// Equation(s):
// \uut_vga_ctrl|Mux12~0  = \uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_r8 [61] & (!\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_r8[53] # \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [53] = DFFEAS(\uut_vga_ctrl|Mux12~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_sampling|sft_r8 [61]),
	.datac(\uut_sampling|sft_r8 [54]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~0 ),
	.regout(\uut_sampling|sft_r8 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[53] .lut_mask = "55d8";
defparam \uut_sampling|sft_r8[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y13_N0
cyclone_lcell \uut_sampling|sft_r8[52] (
// Equation(s):
// \uut_vga_ctrl|Mux12~24  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~3  & (B1_sft_r8[52]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r8 [36])
// \uut_sampling|sft_r8 [52] = DFFEAS(\uut_vga_ctrl|Mux12~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_r8 [36]),
	.datac(\uut_sampling|sft_r8 [53]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~24 ),
	.regout(\uut_sampling|sft_r8 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[52] .lut_mask = "fa44";
defparam \uut_sampling|sft_r8[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y12_N5
cyclone_lcell \uut_sampling|sft_r8[3] (
// Equation(s):
// \uut_vga_ctrl|Mux12~32  = \uut_vga_ctrl|Mux12~31  & (\uut_sampling|sft_r8 [19] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~31  & \uut_vga_ctrl|x_cnt [5] & B1_sft_r8[3]
// \uut_sampling|sft_r8 [3] = DFFEAS(\uut_vga_ctrl|Mux12~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~31 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_r8 [4]),
	.datad(\uut_sampling|sft_r8 [19]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~32 ),
	.regout(\uut_sampling|sft_r8 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[3] .lut_mask = "ea62";
defparam \uut_sampling|sft_r8[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y12_N4
cyclone_lcell \uut_sampling|sft_r8[2] (
// Equation(s):
// \uut_sampling|sft_r8 [2] = DFFEAS(\uut_sampling|sft_r8 [3], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[2] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y12_N0
cyclone_lcell \uut_sampling|sft_r8[6] (
// Equation(s):
// \uut_vga_ctrl|Mux12~14  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r8[6] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r8 [38] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [6] = DFFEAS(\uut_vga_ctrl|Mux12~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r8 [38]),
	.datac(\uut_sampling|sft_r8 [7]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~14 ),
	.regout(\uut_sampling|sft_r8 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[6] .lut_mask = "aae4";
defparam \uut_sampling|sft_r8[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y13_N4
cyclone_lcell \uut_sampling|sft_r8[51] (
// Equation(s):
// \uut_sampling|sft_r8 [51] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [52]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[51] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[51] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[51] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y13_N8
cyclone_lcell \uut_sampling|sft_r8[35] (
// Equation(s):
// \uut_vga_ctrl|Mux12~36  = \uut_vga_ctrl|Mux12~35  & (\uut_sampling|sft_r8 [51] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~35  & (B1_sft_r8[35] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [35] = DFFEAS(\uut_vga_ctrl|Mux12~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~35 ),
	.datab(\uut_sampling|sft_r8 [51]),
	.datac(\uut_sampling|sft_r8 [36]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~36 ),
	.regout(\uut_sampling|sft_r8 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[35] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y12_N3
cyclone_lcell \uut_sampling|sft_r8[34] (
// Equation(s):
// \uut_vga_ctrl|Mux12~15  = \uut_vga_ctrl|Mux12~14  & (\uut_sampling|sft_r8 [2] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~14  & (B1_sft_r8[34] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [34] = DFFEAS(\uut_vga_ctrl|Mux12~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [2]),
	.datab(\uut_vga_ctrl|Mux12~14 ),
	.datac(\uut_sampling|sft_r8 [35]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~15 ),
	.regout(\uut_sampling|sft_r8 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[34] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r8[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[34] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[34] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y12_N2
cyclone_lcell \uut_sampling|sft_r8[33] (
// Equation(s):
// \uut_vga_ctrl|Mux12~5  = \uut_vga_ctrl|Mux12~4  & (\uut_sampling|sft_r8 [41] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~4  & (B1_sft_r8[33] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [33] = DFFEAS(\uut_vga_ctrl|Mux12~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~4 ),
	.datab(\uut_sampling|sft_r8 [41]),
	.datac(\uut_sampling|sft_r8 [34]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~5 ),
	.regout(\uut_sampling|sft_r8 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[33] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[33] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[33] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y13_N9
cyclone_lcell \uut_sampling|sft_r8[32] (
// Equation(s):
// \uut_vga_ctrl|Mux12~25  = \uut_vga_ctrl|Mux12~24  & (\uut_sampling|sft_r8 [48] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~24  & (B1_sft_r8[32] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [32] = DFFEAS(\uut_vga_ctrl|Mux12~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [48]),
	.datab(\uut_vga_ctrl|Mux12~24 ),
	.datac(\uut_sampling|sft_r8 [33]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~25 ),
	.regout(\uut_sampling|sft_r8 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[32] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r8[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[32] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[32] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y12_N5
cyclone_lcell \uut_sampling|sft_r8[31] (
// Equation(s):
// \uut_vga_ctrl|Mux12~38  = \uut_vga_ctrl|Add2~3  & (B1_sft_r8[31] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r8 [15] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [31] = DFFEAS(\uut_vga_ctrl|Mux12~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [15]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r8 [32]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~38 ),
	.regout(\uut_sampling|sft_r8 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[31] .lut_mask = "cce2";
defparam \uut_sampling|sft_r8[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[31] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[31] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y12_N7
cyclone_lcell \uut_sampling|sft_r8[11] (
// Equation(s):
// \uut_vga_ctrl|Mux12~39  = \uut_vga_ctrl|Mux12~38  & (\uut_sampling|sft_r8 [27] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~38  & (B1_sft_r8[11] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [11] = DFFEAS(\uut_vga_ctrl|Mux12~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [27]),
	.datab(\uut_vga_ctrl|Mux12~38 ),
	.datac(\uut_sampling|sft_r8 [12]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~39 ),
	.regout(\uut_sampling|sft_r8 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[11] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r8[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[11] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[11] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y12_N9
cyclone_lcell \uut_sampling|sft_r8[10] (
// Equation(s):
// \uut_sampling|sft_r8 [10] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [11]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[10] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[10] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[10] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y13_N9
cyclone_lcell \uut_sampling|sft_r8[47] (
// Equation(s):
// \uut_vga_ctrl|Mux12~33  = \uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r8 [63] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & (B1_sft_r8[47] & !\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [47] = DFFEAS(\uut_vga_ctrl|Mux12~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [63]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r8 [48]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~33 ),
	.regout(\uut_sampling|sft_r8 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[47] .lut_mask = "ccb8";
defparam \uut_sampling|sft_r8[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y13_N2
cyclone_lcell \uut_sampling|sft_r8[59] (
// Equation(s):
// \uut_sampling|sft_r8 [59] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [60]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[59] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[59] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[59] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y13_N5
cyclone_lcell \uut_sampling|sft_r8[43] (
// Equation(s):
// \uut_vga_ctrl|Mux12~34  = \uut_vga_ctrl|Mux12~33  & (\uut_sampling|sft_r8 [59] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~33  & (B1_sft_r8[43] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [43] = DFFEAS(\uut_vga_ctrl|Mux12~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~33 ),
	.datab(\uut_sampling|sft_r8 [59]),
	.datac(\uut_sampling|sft_r8 [44]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~34 ),
	.regout(\uut_sampling|sft_r8 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[43] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y12_N2
cyclone_lcell \uut_sampling|sft_r8[42] (
// Equation(s):
// \uut_vga_ctrl|Mux12~13  = \uut_vga_ctrl|Mux12~12  & (\uut_sampling|sft_r8 [10] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~12  & (B1_sft_r8[42] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [42] = DFFEAS(\uut_vga_ctrl|Mux12~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~12 ),
	.datab(\uut_sampling|sft_r8 [10]),
	.datac(\uut_sampling|sft_r8 [43]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~13 ),
	.regout(\uut_sampling|sft_r8 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[42] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y12_N9
cyclone_lcell \uut_sampling|sft_r8[41] (
// Equation(s):
// \uut_sampling|sft_r8 [41] = DFFEAS(\uut_sampling|sft_r8 [42], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [42]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[41] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[41] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[41] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[41] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y13_N1
cyclone_lcell \uut_sampling|sft_r8[40] (
// Equation(s):
// \uut_vga_ctrl|Mux12~21  = \uut_vga_ctrl|Mux12~20  & (\uut_sampling|sft_r8 [56] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~20  & (B1_sft_r8[40] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [40] = DFFEAS(\uut_vga_ctrl|Mux12~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [56]),
	.datab(\uut_vga_ctrl|Mux12~20 ),
	.datac(\uut_sampling|sft_r8 [41]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~21 ),
	.regout(\uut_sampling|sft_r8 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[40] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r8[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[40] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[40] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y13_N4
cyclone_lcell \uut_sampling|sft_r8[39] (
// Equation(s):
// \uut_sampling|sft_r8 [39] = DFFEAS(\uut_sampling|sft_r8 [40], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[39] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[39] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y12_N4
cyclone_lcell \uut_sampling|sft_r8[38] (
// Equation(s):
// \uut_sampling|sft_r8 [38] = DFFEAS(\uut_sampling|sft_r8 [39], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [39]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[38] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[38] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y12_N9
cyclone_lcell \uut_sampling|sft_r8[5] (
// Equation(s):
// \uut_vga_ctrl|Mux12~2  = \uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_r8 [13] & (!\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_r8[5] # \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [5] = DFFEAS(\uut_vga_ctrl|Mux12~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_sampling|sft_r8 [13]),
	.datac(\uut_sampling|sft_r8 [6]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~2 ),
	.regout(\uut_sampling|sft_r8 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[5] .lut_mask = "55d8";
defparam \uut_sampling|sft_r8[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y12_N2
cyclone_lcell \uut_sampling|sft_r8[4] (
// Equation(s):
// \uut_sampling|sft_r8 [4] = DFFEAS(\uut_sampling|sft_r8 [5], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[4] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y12_N7
cyclone_lcell \uut_sampling|sft_r8[24] (
// Equation(s):
// \uut_sampling|sft_r8 [24] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [25]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[24] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[24] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[24] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y12_N1
cyclone_lcell \uut_sampling|sft_r8[23] (
// Equation(s):
// \uut_vga_ctrl|Mux12~31  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~3  & (B1_sft_r8[23]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r8 [7])
// \uut_sampling|sft_r8 [23] = DFFEAS(\uut_vga_ctrl|Mux12~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [7]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_r8 [24]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~31 ),
	.regout(\uut_sampling|sft_r8 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[23] .lut_mask = "fc22";
defparam \uut_sampling|sft_r8[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y13_N1
cyclone_lcell \uut_sampling|sft_r8[22] (
// Equation(s):
// \uut_vga_ctrl|Mux12~10  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [5] # B1_sft_r8[22]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [5] & (\uut_sampling|sft_r8 [54])
// \uut_sampling|sft_r8 [22] = DFFEAS(\uut_vga_ctrl|Mux12~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_r8 [23]),
	.datad(\uut_sampling|sft_r8 [54]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~10 ),
	.regout(\uut_sampling|sft_r8 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[22] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r8[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y12_N3
cyclone_lcell \uut_sampling|sft_r8[21] (
// Equation(s):
// \uut_vga_ctrl|Mux12~7  = \uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|x_cnt [5] & (\uut_sampling|sft_r8 [29]) # !\uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|x_cnt [5] # B1_sft_r8[21])
// \uut_sampling|sft_r8 [21] = DFFEAS(\uut_vga_ctrl|Mux12~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_r8 [22]),
	.datad(\uut_sampling|sft_r8 [29]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~7 ),
	.regout(\uut_sampling|sft_r8 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[21] .lut_mask = "7654";
defparam \uut_sampling|sft_r8[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[21] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[21] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y13_N7
cyclone_lcell \uut_sampling|sft_r8[20] (
// Equation(s):
// \uut_vga_ctrl|Mux12~22  = \uut_vga_ctrl|Add2~3  & (B1_sft_r8[20] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r8 [4] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [20] = DFFEAS(\uut_vga_ctrl|Mux12~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [4]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r8 [21]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~22 ),
	.regout(\uut_sampling|sft_r8 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[20] .lut_mask = "cce2";
defparam \uut_sampling|sft_r8[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y12_N6
cyclone_lcell \uut_sampling|sft_r8[19] (
// Equation(s):
// \uut_sampling|sft_r8 [19] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [20]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[19] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y12_N0
cyclone_lcell \uut_sampling|sft_r8[18] (
// Equation(s):
// \uut_sampling|sft_r8 [18] = DFFEAS(\uut_sampling|sft_r8 [19], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [19]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[18] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[18] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y12_N9
cyclone_lcell \uut_sampling|sft_r8[17] (
// Equation(s):
// \uut_vga_ctrl|Mux12~8  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux12~7  & \uut_sampling|sft_r8 [25] # !\uut_vga_ctrl|Mux12~7  & (B1_sft_r8[17])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux12~7 )
// \uut_sampling|sft_r8 [17] = DFFEAS(\uut_vga_ctrl|Mux12~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r8 [25]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_r8 [18]),
	.datad(\uut_vga_ctrl|Mux12~7 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~8 ),
	.regout(\uut_sampling|sft_r8 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[17] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r8[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y12_N8
cyclone_lcell \uut_sampling|sft_r8[16] (
// Equation(s):
// \uut_sampling|sft_r8 [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[16] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y12_N6
cyclone_lcell \uut_sampling|sft_r8[15] (
// Equation(s):
// \uut_sampling|sft_r8 [15] = DFFEAS(\uut_sampling|sft_r8 [16], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[15] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y13_N7
cyclone_lcell \uut_sampling|sft_r8[58] (
// Equation(s):
// \uut_vga_ctrl|Mux12~18  = \uut_vga_ctrl|Mux12~17  & (\uut_sampling|sft_r8 [26] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~17  & (B1_sft_r8[58] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [58] = DFFEAS(\uut_vga_ctrl|Mux12~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~17 ),
	.datab(\uut_sampling|sft_r8 [26]),
	.datac(\uut_sampling|sft_r8 [59]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~18 ),
	.regout(\uut_sampling|sft_r8 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[58] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y13_N6
cyclone_lcell \uut_sampling|sft_r8[57] (
// Equation(s):
// \uut_sampling|sft_r8 [57] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [58], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [58]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[57] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[57] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y13_N7
cyclone_lcell \uut_sampling|sft_r8[50] (
// Equation(s):
// \uut_vga_ctrl|Mux12~11  = \uut_vga_ctrl|Mux12~10  & (\uut_sampling|sft_r8 [18] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~10  & (B1_sft_r8[50] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [50] = DFFEAS(\uut_vga_ctrl|Mux12~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~10 ),
	.datab(\uut_sampling|sft_r8 [18]),
	.datac(\uut_sampling|sft_r8 [51]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~11 ),
	.regout(\uut_sampling|sft_r8 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[50] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[50] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[50] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y12_N1
cyclone_lcell \uut_sampling|sft_r8[49] (
// Equation(s):
// \uut_vga_ctrl|Mux12~1  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux12~0  & \uut_sampling|sft_r8 [57] # !\uut_vga_ctrl|Mux12~0  & (B1_sft_r8[49])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux12~0 )
// \uut_sampling|sft_r8 [49] = DFFEAS(\uut_vga_ctrl|Mux12~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_r8 [57]),
	.datac(\uut_sampling|sft_r8 [50]),
	.datad(\uut_vga_ctrl|Mux12~0 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~1 ),
	.regout(\uut_sampling|sft_r8 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[49] .lut_mask = "dda0";
defparam \uut_sampling|sft_r8[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[49] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[49] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y13_N8
cyclone_lcell \uut_sampling|sft_r8[48] (
// Equation(s):
// \uut_sampling|sft_r8 [48] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [49]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[48] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[48] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[48] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y12_N8
cyclone_lcell \uut_sampling|sft_r8[46] (
// Equation(s):
// \uut_sampling|sft_r8 [46] = DFFEAS(\uut_sampling|sft_r8 [47], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [47]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[46] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[46] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[46] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[46] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y12_N7
cyclone_lcell \uut_sampling|sft_r8[13] (
// Equation(s):
// \uut_sampling|sft_r8 [13] = DFFEAS(\uut_sampling|sft_r8 [14], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r8 [14]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[13] .lut_mask = "ff00";
defparam \uut_sampling|sft_r8[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[13] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[13] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[13] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y12_N1
cyclone_lcell \uut_sampling|sft_r8[12] (
// Equation(s):
// \uut_sampling|sft_r8 [12] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [13]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[12] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[12] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[12] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y12_N4
cyclone_lcell \uut_sampling|sft_r8[9] (
// Equation(s):
// \uut_sampling|sft_r8 [9] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [10]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[9] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[9] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[9] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y12_N8
cyclone_lcell \uut_sampling|sft_r8[8] (
// Equation(s):
// \uut_vga_ctrl|Mux12~28  = \uut_vga_ctrl|Mux12~27  & (\uut_sampling|sft_r8 [24] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~27  & (B1_sft_r8[8] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [8] = DFFEAS(\uut_vga_ctrl|Mux12~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~27 ),
	.datab(\uut_sampling|sft_r8 [24]),
	.datac(\uut_sampling|sft_r8 [9]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~28 ),
	.regout(\uut_sampling|sft_r8 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[8] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[8] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[8] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y12_N3
cyclone_lcell \uut_sampling|sft_r8[7] (
// Equation(s):
// \uut_sampling|sft_r8 [7] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r8 [8]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r8 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[7] .lut_mask = "0000";
defparam \uut_sampling|sft_r8[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[7] .output_mode = "reg_only";
defparam \uut_sampling|sft_r8[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[7] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r8[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y13_N0
cyclone_lcell \uut_vga_ctrl|Mux12~37 (
// Equation(s):
// \uut_vga_ctrl|Mux12~37_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux12~34  # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux12~36  & !\uut_vga_ctrl|Add2~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux12~34 ),
	.datac(\uut_vga_ctrl|Mux12~36 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~37 .lut_mask = "aad8";
defparam \uut_vga_ctrl|Mux12~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y13_N2
cyclone_lcell \uut_vga_ctrl|Mux12~40 (
// Equation(s):
// \uut_vga_ctrl|Mux12~40_combout  = \uut_vga_ctrl|Mux12~37_combout  & (\uut_vga_ctrl|Mux12~39  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux12~37_combout  & \uut_vga_ctrl|Mux12~32  & (\uut_vga_ctrl|Add2~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux12~32 ),
	.datab(\uut_vga_ctrl|Mux12~37_combout ),
	.datac(\uut_vga_ctrl|Mux12~39 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~40 .lut_mask = "e2cc";
defparam \uut_vga_ctrl|Mux12~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y12_N5
cyclone_lcell \uut_sampling|sft_r8[1] (
// Equation(s):
// \uut_vga_ctrl|Mux12~3  = \uut_vga_ctrl|Mux12~2  & (\uut_sampling|sft_r8 [9] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~2  & (B1_sft_r8[1] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_r8 [1] = DFFEAS(\uut_vga_ctrl|Mux12~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r8 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~2 ),
	.datab(\uut_sampling|sft_r8 [9]),
	.datac(\uut_sampling|sft_r8 [2]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~3 ),
	.regout(\uut_sampling|sft_r8 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[1] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r8[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y13_N4
cyclone_lcell \uut_sampling|sft_r8[0] (
// Equation(s):
// \uut_vga_ctrl|Mux12~23  = \uut_vga_ctrl|Mux12~22  & (\uut_sampling|sft_r8 [16] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux12~22  & (B1_sft_r8[0] & \uut_vga_ctrl|x_cnt [5])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux12~22 ),
	.datab(\uut_sampling|sft_r8 [16]),
	.datac(\uut_sampling|sft_r8 [1]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~23 ),
	.regout(\uut_sampling|sft_r8 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r8[0] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r8[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r8[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r8[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r8[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r8[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y13_N5
cyclone_lcell \uut_vga_ctrl|Mux12~26 (
// Equation(s):
// \uut_vga_ctrl|Mux12~26_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux12~23  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux12~25 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux12~23 ),
	.datac(\uut_vga_ctrl|Mux12~25 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~26 .lut_mask = "ee50";
defparam \uut_vga_ctrl|Mux12~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y13_N3
cyclone_lcell \uut_vga_ctrl|Mux12~29 (
// Equation(s):
// \uut_vga_ctrl|Mux12~29_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux12~26_combout  & \uut_vga_ctrl|Mux12~28  # !\uut_vga_ctrl|Mux12~26_combout  & (\uut_vga_ctrl|Mux12~21 )) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux12~26_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux12~28 ),
	.datac(\uut_vga_ctrl|Mux12~26_combout ),
	.datad(\uut_vga_ctrl|Mux12~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~29 .lut_mask = "dad0";
defparam \uut_vga_ctrl|Mux12~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y12_N4
cyclone_lcell \uut_vga_ctrl|Mux12~16 (
// Equation(s):
// \uut_vga_ctrl|Mux12~16_combout  = \uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux12~13  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux12~15 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_vga_ctrl|Mux12~13 ),
	.datad(\uut_vga_ctrl|Mux12~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~16 .lut_mask = "d9c8";
defparam \uut_vga_ctrl|Mux12~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y12_N5
cyclone_lcell \uut_vga_ctrl|Mux12~19 (
// Equation(s):
// \uut_vga_ctrl|Mux12~19_combout  = \uut_vga_ctrl|Mux12~16_combout  & (\uut_vga_ctrl|Mux12~18  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux12~16_combout  & \uut_vga_ctrl|Mux12~11  & (\uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux12~11 ),
	.datab(\uut_vga_ctrl|Mux12~18 ),
	.datac(\uut_vga_ctrl|Mux12~16_combout ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~19 .lut_mask = "caf0";
defparam \uut_vga_ctrl|Mux12~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N8
cyclone_lcell \uut_vga_ctrl|Mux12~30 (
// Equation(s):
// \uut_vga_ctrl|Mux12~30_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|x_cnt [3] # \uut_vga_ctrl|Mux12~19_combout ) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux12~29_combout  & !\uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Mux12~29_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux12~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~30 .lut_mask = "aea4";
defparam \uut_vga_ctrl|Mux12~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y12_N3
cyclone_lcell \uut_vga_ctrl|Mux12~6 (
// Equation(s):
// \uut_vga_ctrl|Mux12~6_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux12~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux12~5 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux12~5 ),
	.datab(\uut_vga_ctrl|Mux12~3 ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~6 .lut_mask = "fc0a";
defparam \uut_vga_ctrl|Mux12~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y12_N8
cyclone_lcell \uut_vga_ctrl|Mux12~9 (
// Equation(s):
// \uut_vga_ctrl|Mux12~9_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux12~6_combout  & (\uut_vga_ctrl|Mux12~8 ) # !\uut_vga_ctrl|Mux12~6_combout  & \uut_vga_ctrl|Mux12~1 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux12~6_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux12~1 ),
	.datab(\uut_vga_ctrl|Mux12~8 ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|Mux12~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~9 .lut_mask = "cfa0";
defparam \uut_vga_ctrl|Mux12~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N5
cyclone_lcell \uut_vga_ctrl|Mux12~41 (
// Equation(s):
// \uut_vga_ctrl|Mux12~41_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux12~30_combout  & \uut_vga_ctrl|Mux12~40_combout  # !\uut_vga_ctrl|Mux12~30_combout  & (\uut_vga_ctrl|Mux12~9_combout )) # !\uut_vga_ctrl|x_cnt [3] & 
// (\uut_vga_ctrl|Mux12~30_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Mux12~40_combout ),
	.datac(\uut_vga_ctrl|Mux12~30_combout ),
	.datad(\uut_vga_ctrl|Mux12~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux12~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux12~41 .lut_mask = "dad0";
defparam \uut_vga_ctrl|Mux12~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux12~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux12~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux12~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux12~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N5
cyclone_lcell \uut_vga_ctrl|always9~54 (
// Equation(s):
// \uut_vga_ctrl|always9~54_combout  = \uut_vga_ctrl|always9~53_combout  & \uut_vga_ctrl|y_cnt [5]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|always9~53_combout ),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~54 .lut_mask = "f000";
defparam \uut_vga_ctrl|always9~54 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~54 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~54 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~54 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~54 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N6
cyclone_lcell \uut_vga_ctrl|always9~17 (
// Equation(s):
// \uut_vga_ctrl|always9~17_combout  = \uut_vga_ctrl|always9~55_combout  & !\uut_vga_ctrl|Mux12~41_combout  & \uut_vga_ctrl|always9~54_combout  & !\uut_vga_ctrl|y_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~55_combout ),
	.datab(\uut_vga_ctrl|Mux12~41_combout ),
	.datac(\uut_vga_ctrl|always9~54_combout ),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~17 .lut_mask = "0020";
defparam \uut_vga_ctrl|always9~17 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~17 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~17 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~17 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~17 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N7
cyclone_lcell \uut_vga_ctrl|vga_rgb~74 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~74_combout  = \uut_vga_ctrl|always9~19_combout  # \uut_vga_ctrl|always9~17_combout  # \uut_vga_ctrl|always9~57_combout  & \uut_vga_ctrl|always9~52_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~57_combout ),
	.datab(\uut_vga_ctrl|always9~19_combout ),
	.datac(\uut_vga_ctrl|always9~52_combout ),
	.datad(\uut_vga_ctrl|always9~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~74 .lut_mask = "ffec";
defparam \uut_vga_ctrl|vga_rgb~74 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~74 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~74 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~74 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~74 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y5_N9
cyclone_lcell \uut_sampling|sft_r3[27] (
// Equation(s):
// \uut_sampling|sft_r3 [27] = DFFEAS(\uut_sampling|sft_r3 [28], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [28]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[27] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[27] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y5_N2
cyclone_lcell \uut_sampling|sft_r3[26] (
// Equation(s):
// \uut_sampling|sft_r3 [26] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [27]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[26] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y5_N8
cyclone_lcell \uut_sampling|sft_r3[25] (
// Equation(s):
// \uut_sampling|sft_r3 [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[25] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y5_N6
cyclone_lcell \uut_sampling|sft_r3[8] (
// Equation(s):
// \uut_sampling|sft_r3 [8] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [9]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[8] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y5_N3
cyclone_lcell \uut_sampling|sft_r3[24] (
// Equation(s):
// \uut_vga_ctrl|Mux7~7  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r3[24]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r3 [8])
// \uut_sampling|sft_r3 [24] = DFFEAS(\uut_vga_ctrl|Mux7~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r3 [25]),
	.datad(\uut_sampling|sft_r3 [8]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~7 ),
	.regout(\uut_sampling|sft_r3 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[24] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r3[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y5_N7
cyclone_lcell \uut_sampling|sft_r3[10] (
// Equation(s):
// \uut_vga_ctrl|Mux7~8  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux7~7  & \uut_sampling|sft_r3 [26] # !\uut_vga_ctrl|Mux7~7  & (B1_sft_r3[10])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux7~7 )
// \uut_sampling|sft_r3 [10] = DFFEAS(\uut_vga_ctrl|Mux7~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [26]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r3 [11]),
	.datad(\uut_vga_ctrl|Mux7~7 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~8 ),
	.regout(\uut_sampling|sft_r3 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[10] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r3[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y5_N1
cyclone_lcell \uut_sampling|sft_r3[9] (
// Equation(s):
// \uut_sampling|sft_r3 [9] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [10]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[9] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[9] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[9] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N2
cyclone_lcell \uut_sampling|sft_r3[49] (
// Equation(s):
// \uut_sampling|sft_r3 [49] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [50]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[49] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N8
cyclone_lcell \uut_sampling|sft_r3[57] (
// Equation(s):
// \uut_vga_ctrl|Mux7~33  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r3[57]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r3 [49])
// \uut_sampling|sft_r3 [57] = DFFEAS(\uut_vga_ctrl|Mux7~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [58], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [49]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r3 [58]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~33 ),
	.regout(\uut_sampling|sft_r3 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[57] .lut_mask = "fc22";
defparam \uut_sampling|sft_r3[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[57] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[57] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[57] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N6
cyclone_lcell \uut_sampling|sft_r3[19] (
// Equation(s):
// \uut_vga_ctrl|Mux7~38  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r3[19] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r3 [51] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r3 [19] = DFFEAS(\uut_vga_ctrl|Mux7~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [51]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r3 [20]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~38 ),
	.regout(\uut_sampling|sft_r3 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[19] .lut_mask = "cce2";
defparam \uut_sampling|sft_r3[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[19] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[19] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N5
cyclone_lcell \uut_sampling|sft_r3[18] (
// Equation(s):
// \uut_sampling|sft_r3 [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[18] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N9
cyclone_lcell \uut_sampling|sft_r3[17] (
// Equation(s):
// \uut_vga_ctrl|Mux7~34  = \uut_vga_ctrl|Mux7~33  & (\uut_sampling|sft_r3 [25] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux7~33  & (B1_sft_r3[17] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r3 [17] = DFFEAS(\uut_vga_ctrl|Mux7~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [25]),
	.datab(\uut_vga_ctrl|Mux7~33 ),
	.datac(\uut_sampling|sft_r3 [18]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~34 ),
	.regout(\uut_sampling|sft_r3 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[17] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r3[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y3_N5
cyclone_lcell \uut_sampling|sft_r3[16] (
// Equation(s):
// \uut_sampling|sft_r3 [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[16] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y3_N4
cyclone_lcell \uut_sampling|sft_r3[15] (
// Equation(s):
// \uut_sampling|sft_r3 [15] = DFFEAS(\uut_sampling|sft_r3 [16], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[15] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N5
cyclone_lcell \uut_sampling|sft_r3[48] (
// Equation(s):
// \uut_vga_ctrl|Mux7~4  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & (B1_sft_r3[48]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r3 [32])
// \uut_sampling|sft_r3 [48] = DFFEAS(\uut_vga_ctrl|Mux7~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r3 [32]),
	.datac(\uut_sampling|sft_r3 [49]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~4 ),
	.regout(\uut_sampling|sft_r3 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[48] .lut_mask = "fa44";
defparam \uut_sampling|sft_r3[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N9
cyclone_lcell \uut_sampling|sft_r3[47] (
// Equation(s):
// \uut_vga_ctrl|Mux7~10  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r3[47]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r3 [39])
// \uut_sampling|sft_r3 [47] = DFFEAS(\uut_vga_ctrl|Mux7~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [39]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r3 [48]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~10 ),
	.regout(\uut_sampling|sft_r3 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[47] .lut_mask = "fc22";
defparam \uut_sampling|sft_r3[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N7
cyclone_lcell \uut_sampling|sft_r3[7] (
// Equation(s):
// \uut_vga_ctrl|Mux7~11  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux7~10  & \uut_sampling|sft_r3 [15] # !\uut_vga_ctrl|Mux7~10  & (B1_sft_r3[7])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux7~10 )
// \uut_sampling|sft_r3 [7] = DFFEAS(\uut_vga_ctrl|Mux7~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [15]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r3 [8]),
	.datad(\uut_vga_ctrl|Mux7~10 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~11 ),
	.regout(\uut_sampling|sft_r3 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[7] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r3[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[7] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[7] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N4
cyclone_lcell \uut_sampling|sft_r3[6] (
// Equation(s):
// \uut_sampling|sft_r3 [6] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [7]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[6] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[6] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[6] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y4_N1
cyclone_lcell \uut_sampling|sft_r3[56] (
// Equation(s):
// \uut_vga_ctrl|Mux7~2  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Add2~3  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & B1_sft_r3[56] # !\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r3 [40]))
// \uut_sampling|sft_r3 [56] = DFFEAS(\uut_vga_ctrl|Mux7~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r3 [57]),
	.datad(\uut_sampling|sft_r3 [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~2 ),
	.regout(\uut_sampling|sft_r3 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[56] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r3[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[56] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_112
cyclone_io \signal[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r3 [63]),
	.padio(signal[3]));
// synopsys translate_off
defparam \signal[3]~I .input_async_reset = "clear";
defparam \signal[3]~I .input_power_up = "low";
defparam \signal[3]~I .input_register_mode = "register";
defparam \signal[3]~I .input_sync_reset = "none";
defparam \signal[3]~I .oe_async_reset = "none";
defparam \signal[3]~I .oe_power_up = "low";
defparam \signal[3]~I .oe_register_mode = "none";
defparam \signal[3]~I .oe_sync_reset = "none";
defparam \signal[3]~I .operation_mode = "input";
defparam \signal[3]~I .output_async_reset = "none";
defparam \signal[3]~I .output_power_up = "low";
defparam \signal[3]~I .output_register_mode = "none";
defparam \signal[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X5_Y5_N8
cyclone_lcell \uut_sampling|sft_r3[55] (
// Equation(s):
// \uut_vga_ctrl|Mux7~17  = \uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r3 [63]) # !\uut_vga_ctrl|Add2~2  & B1_sft_r3[55])
// \uut_sampling|sft_r3 [55] = DFFEAS(\uut_vga_ctrl|Mux7~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r3 [56]),
	.datad(\uut_sampling|sft_r3 [63]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~17 ),
	.regout(\uut_sampling|sft_r3 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[55] .lut_mask = "dc98";
defparam \uut_sampling|sft_r3[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N4
cyclone_lcell \uut_sampling|sft_r3[23] (
// Equation(s):
// \uut_vga_ctrl|Mux7~18  = \uut_vga_ctrl|Mux7~17  & (\uut_sampling|sft_r3 [31] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux7~17  & (B1_sft_r3[23] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r3 [23] = DFFEAS(\uut_vga_ctrl|Mux7~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [31]),
	.datab(\uut_vga_ctrl|Mux7~17 ),
	.datac(\uut_sampling|sft_r3 [24]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~18 ),
	.regout(\uut_sampling|sft_r3 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[23] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r3[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N9
cyclone_lcell \uut_sampling|sft_r3[22] (
// Equation(s):
// \uut_vga_ctrl|Mux7~27  = \uut_vga_ctrl|Add2~3  & (B1_sft_r3[22] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r3 [6] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r3 [22] = DFFEAS(\uut_vga_ctrl|Mux7~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r3 [6]),
	.datac(\uut_sampling|sft_r3 [23]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~27 ),
	.regout(\uut_sampling|sft_r3 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[22] .lut_mask = "aae4";
defparam \uut_sampling|sft_r3[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N0
cyclone_lcell \uut_sampling|sft_r3[14] (
// Equation(s):
// \uut_vga_ctrl|Mux7~28  = \uut_vga_ctrl|Mux7~27  & (\uut_sampling|sft_r3 [30] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux7~27  & (B1_sft_r3[14] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r3 [14] = DFFEAS(\uut_vga_ctrl|Mux7~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux7~27 ),
	.datab(\uut_sampling|sft_r3 [30]),
	.datac(\uut_sampling|sft_r3 [15]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~28 ),
	.regout(\uut_sampling|sft_r3 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[14] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r3[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y3_N9
cyclone_lcell \uut_sampling|sft_r3[13] (
// Equation(s):
// \uut_sampling|sft_r3 [13] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [14]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[13] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[13] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[13] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N7
cyclone_lcell \uut_sampling|sft_r3[62] (
// Equation(s):
// \uut_sampling|sft_r3 [62] = DFFEAS(\uut_sampling|sft_r3 [63], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [63]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[62] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[62] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N0
cyclone_lcell \uut_sampling|sft_r3[54] (
// Equation(s):
// \uut_vga_ctrl|Mux7~20  = \uut_vga_ctrl|Add2~3  & (B1_sft_r3[54] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r3 [38] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r3 [54] = DFFEAS(\uut_vga_ctrl|Mux7~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [38]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r3 [55]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~20 ),
	.regout(\uut_sampling|sft_r3 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[54] .lut_mask = "cce2";
defparam \uut_sampling|sft_r3[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[54] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[54] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N2
cyclone_lcell \uut_sampling|sft_r3[46] (
// Equation(s):
// \uut_vga_ctrl|Mux7~21  = \uut_vga_ctrl|Mux7~20  & (\uut_sampling|sft_r3 [62] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux7~20  & (B1_sft_r3[46] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r3 [46] = DFFEAS(\uut_vga_ctrl|Mux7~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [62]),
	.datab(\uut_vga_ctrl|Mux7~20 ),
	.datac(\uut_sampling|sft_r3 [47]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~21 ),
	.regout(\uut_sampling|sft_r3 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[46] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r3[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N5
cyclone_lcell \uut_sampling|sft_r3[45] (
// Equation(s):
// \uut_vga_ctrl|Mux7~14  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r3[45]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r3 [37])
// \uut_sampling|sft_r3 [45] = DFFEAS(\uut_vga_ctrl|Mux7~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [37]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r3 [46]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~14 ),
	.regout(\uut_sampling|sft_r3 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[45] .lut_mask = "fc22";
defparam \uut_sampling|sft_r3[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[45] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[45] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N6
cyclone_lcell \uut_sampling|sft_r3[5] (
// Equation(s):
// \uut_vga_ctrl|Mux7~15  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux7~14  & \uut_sampling|sft_r3 [13] # !\uut_vga_ctrl|Mux7~14  & (B1_sft_r3[5])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux7~14 )
// \uut_sampling|sft_r3 [5] = DFFEAS(\uut_vga_ctrl|Mux7~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [13]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r3 [6]),
	.datad(\uut_vga_ctrl|Mux7~14 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~15 ),
	.regout(\uut_sampling|sft_r3 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[5] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r3[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N6
cyclone_lcell \uut_sampling|sft_r3[4] (
// Equation(s):
// \uut_sampling|sft_r3 [4] = DFFEAS(\uut_sampling|sft_r3 [5], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[4] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y5_N4
cyclone_lcell \uut_sampling|sft_r3[53] (
// Equation(s):
// \uut_sampling|sft_r3 [53] = DFFEAS(\uut_sampling|sft_r3 [54], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [54]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[53] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[53] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[53] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[53] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y5_N1
cyclone_lcell \uut_sampling|sft_r3[61] (
// Equation(s):
// \uut_vga_ctrl|Mux7~12  = \uut_vga_ctrl|Add2~2  & (B1_sft_r3[61] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r3 [53] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r3 [61] = DFFEAS(\uut_vga_ctrl|Mux7~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [53]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r3 [62]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~12 ),
	.regout(\uut_sampling|sft_r3 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[61] .lut_mask = "cce2";
defparam \uut_sampling|sft_r3[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[61] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[61] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N6
cyclone_lcell \uut_sampling|sft_r3[21] (
// Equation(s):
// \uut_vga_ctrl|Mux7~13  = \uut_vga_ctrl|Mux7~12  & (\uut_sampling|sft_r3 [29] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux7~12  & (B1_sft_r3[21] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r3 [21] = DFFEAS(\uut_vga_ctrl|Mux7~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux7~12 ),
	.datab(\uut_sampling|sft_r3 [29]),
	.datac(\uut_sampling|sft_r3 [22]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~13 ),
	.regout(\uut_sampling|sft_r3 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[21] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r3[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[21] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[21] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N5
cyclone_lcell \uut_sampling|sft_r3[20] (
// Equation(s):
// \uut_vga_ctrl|Mux7~22  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3  & (B1_sft_r3[20]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r3 [4])
// \uut_sampling|sft_r3 [20] = DFFEAS(\uut_vga_ctrl|Mux7~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [4]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r3 [21]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~22 ),
	.regout(\uut_sampling|sft_r3 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[20] .lut_mask = "fc22";
defparam \uut_sampling|sft_r3[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N3
cyclone_lcell \uut_sampling|sft_r3[60] (
// Equation(s):
// \uut_sampling|sft_r3 [60] = DFFEAS(\uut_sampling|sft_r3 [61], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [61]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[60] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[60] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[60] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[60] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y5_N4
cyclone_lcell \uut_sampling|sft_r3[59] (
// Equation(s):
// \uut_vga_ctrl|Mux7~39  = \uut_vga_ctrl|Mux7~38  & (\uut_sampling|sft_r3 [27] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux7~38  & (B1_sft_r3[59] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r3 [59] = DFFEAS(\uut_vga_ctrl|Mux7~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux7~38 ),
	.datab(\uut_sampling|sft_r3 [27]),
	.datac(\uut_sampling|sft_r3 [60]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~39 ),
	.regout(\uut_sampling|sft_r3 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[59] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r3[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[59] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[59] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N3
cyclone_lcell \uut_sampling|sft_r3[58] (
// Equation(s):
// \uut_sampling|sft_r3 [58] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [59]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[58] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[58] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[58] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N9
cyclone_lcell \uut_sampling|sft_r3[52] (
// Equation(s):
// \uut_vga_ctrl|Mux7~24  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3  & (B1_sft_r3[52]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r3 [36])
// \uut_sampling|sft_r3 [52] = DFFEAS(\uut_vga_ctrl|Mux7~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [36]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r3 [53]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~24 ),
	.regout(\uut_sampling|sft_r3 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[52] .lut_mask = "fc22";
defparam \uut_sampling|sft_r3[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N8
cyclone_lcell \uut_sampling|sft_r3[44] (
// Equation(s):
// \uut_vga_ctrl|Mux7~25  = \uut_vga_ctrl|Mux7~24  & (\uut_sampling|sft_r3 [60] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux7~24  & \uut_vga_ctrl|Add2~2  & B1_sft_r3[44]
// \uut_sampling|sft_r3 [44] = DFFEAS(\uut_vga_ctrl|Mux7~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux7~24 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r3 [45]),
	.datad(\uut_sampling|sft_r3 [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~25 ),
	.regout(\uut_sampling|sft_r3 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[44] .lut_mask = "ea62";
defparam \uut_sampling|sft_r3[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[44] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[44] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N0
cyclone_lcell \uut_sampling|sft_r3[35] (
// Equation(s):
// \uut_sampling|sft_r3 [35] = DFFEAS(\uut_sampling|sft_r3 [36], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [36]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[35] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[35] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[35] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[35] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N7
cyclone_lcell \uut_sampling|sft_r3[3] (
// Equation(s):
// \uut_vga_ctrl|Mux7~31  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  # B1_sft_r3[3]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r3 [35])
// \uut_sampling|sft_r3 [3] = DFFEAS(\uut_vga_ctrl|Mux7~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r3 [4]),
	.datad(\uut_sampling|sft_r3 [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~31 ),
	.regout(\uut_sampling|sft_r3 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[3] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r3[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N1
cyclone_lcell \uut_sampling|sft_r3[43] (
// Equation(s):
// \uut_vga_ctrl|Mux7~32  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux7~31  & \uut_sampling|sft_r3 [11] # !\uut_vga_ctrl|Mux7~31  & (B1_sft_r3[43])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux7~31 )
// \uut_sampling|sft_r3 [43] = DFFEAS(\uut_vga_ctrl|Mux7~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [11]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r3 [44]),
	.datad(\uut_vga_ctrl|Mux7~31 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~32 ),
	.regout(\uut_sampling|sft_r3 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[43] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r3[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y4_N2
cyclone_lcell \uut_sampling|sft_r3[42] (
// Equation(s):
// \uut_vga_ctrl|Mux7~3  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux7~2  & \uut_sampling|sft_r3 [58] # !\uut_vga_ctrl|Mux7~2  & (B1_sft_r3[42])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux7~2 )
// \uut_sampling|sft_r3 [42] = DFFEAS(\uut_vga_ctrl|Mux7~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r3 [58]),
	.datac(\uut_sampling|sft_r3 [43]),
	.datad(\uut_vga_ctrl|Mux7~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~3 ),
	.regout(\uut_sampling|sft_r3 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[42] .lut_mask = "dda0";
defparam \uut_sampling|sft_r3[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y4_N0
cyclone_lcell \uut_sampling|sft_r3[1] (
// Equation(s):
// \uut_vga_ctrl|Mux7~35  = \uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r3[1] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r3 [33]))
// \uut_sampling|sft_r3 [1] = DFFEAS(\uut_vga_ctrl|Mux7~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r3 [2]),
	.datad(\uut_sampling|sft_r3 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~35 ),
	.regout(\uut_sampling|sft_r3 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[1] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r3[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y3_N1
cyclone_lcell \uut_sampling|sft_r3[0] (
// Equation(s):
// \uut_vga_ctrl|Mux7~0  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [4] # \uut_sampling|sft_r3 [16]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [4] & B1_sft_r3[0]

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r3 [1]),
	.datad(\uut_sampling|sft_r3 [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~0 ),
	.regout(\uut_sampling|sft_r3 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[0] .lut_mask = "ba98";
defparam \uut_sampling|sft_r3[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r3[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y3_N2
cyclone_lcell \uut_sampling|sft_r3[2] (
// Equation(s):
// \uut_vga_ctrl|Mux7~1  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux7~0  & \uut_sampling|sft_r3 [18] # !\uut_vga_ctrl|Mux7~0  & (B1_sft_r3[2])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux7~0 )
// \uut_sampling|sft_r3 [2] = DFFEAS(\uut_vga_ctrl|Mux7~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [18]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r3 [3]),
	.datad(\uut_vga_ctrl|Mux7~0 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~1 ),
	.regout(\uut_sampling|sft_r3 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[2] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r3[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[2] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[2] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y4_N4
cyclone_lcell \uut_sampling|sft_r3[41] (
// Equation(s):
// \uut_vga_ctrl|Mux7~36  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux7~35  & \uut_sampling|sft_r3 [9] # !\uut_vga_ctrl|Mux7~35  & (B1_sft_r3[41])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux7~35 )
// \uut_sampling|sft_r3 [41] = DFFEAS(\uut_vga_ctrl|Mux7~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_r3 [9]),
	.datac(\uut_sampling|sft_r3 [42]),
	.datad(\uut_vga_ctrl|Mux7~35 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~36 ),
	.regout(\uut_sampling|sft_r3 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[41] .lut_mask = "dda0";
defparam \uut_sampling|sft_r3[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[41] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[41] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y4_N9
cyclone_lcell \uut_sampling|sft_r3[40] (
// Equation(s):
// \uut_sampling|sft_r3 [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[40] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y3_N6
cyclone_lcell \uut_sampling|sft_r3[39] (
// Equation(s):
// \uut_sampling|sft_r3 [39] = DFFEAS(\uut_sampling|sft_r3 [40], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[39] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[39] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N1
cyclone_lcell \uut_sampling|sft_r3[38] (
// Equation(s):
// \uut_sampling|sft_r3 [38] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [39]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[38] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N3
cyclone_lcell \uut_sampling|sft_r3[37] (
// Equation(s):
// \uut_sampling|sft_r3 [37] = DFFEAS(\uut_sampling|sft_r3 [38], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[37] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[37] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N8
cyclone_lcell \uut_sampling|sft_r3[36] (
// Equation(s):
// \uut_sampling|sft_r3 [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[36] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N1
cyclone_lcell \uut_sampling|sft_r3[51] (
// Equation(s):
// \uut_sampling|sft_r3 [51] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [52]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[51] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[51] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[51] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N7
cyclone_lcell \uut_sampling|sft_r3[50] (
// Equation(s):
// \uut_sampling|sft_r3 [50] = DFFEAS(\uut_sampling|sft_r3 [51], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [51]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[50] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[50] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[50] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[50] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N8
cyclone_lcell \uut_sampling|sft_r3[34] (
// Equation(s):
// \uut_vga_ctrl|Mux7~5  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux7~4  & \uut_sampling|sft_r3 [50] # !\uut_vga_ctrl|Mux7~4  & (B1_sft_r3[34])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux7~4 )
// \uut_sampling|sft_r3 [34] = DFFEAS(\uut_vga_ctrl|Mux7~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r3 [50]),
	.datac(\uut_sampling|sft_r3 [35]),
	.datad(\uut_vga_ctrl|Mux7~4 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~5 ),
	.regout(\uut_sampling|sft_r3 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[34] .lut_mask = "dda0";
defparam \uut_sampling|sft_r3[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[34] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[34] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y4_N6
cyclone_lcell \uut_sampling|sft_r3[33] (
// Equation(s):
// \uut_sampling|sft_r3 [33] = DFFEAS(\uut_sampling|sft_r3 [34], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [34]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[33] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[33] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N3
cyclone_lcell \uut_sampling|sft_r3[32] (
// Equation(s):
// \uut_sampling|sft_r3 [32] = DFFEAS(\uut_sampling|sft_r3 [33], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[32] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[32] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y5_N2
cyclone_lcell \uut_sampling|sft_r3[31] (
// Equation(s):
// \uut_sampling|sft_r3 [31] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [32]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[31] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N5
cyclone_lcell \uut_sampling|sft_r3[30] (
// Equation(s):
// \uut_sampling|sft_r3 [30] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [31]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[30] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N3
cyclone_lcell \uut_sampling|sft_r3[29] (
// Equation(s):
// \uut_sampling|sft_r3 [29] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [30]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[29] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[29] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y5_N5
cyclone_lcell \uut_sampling|sft_r3[28] (
// Equation(s):
// \uut_sampling|sft_r3 [28] = DFFEAS(\uut_sampling|sft_r3 [29], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r3 [29]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[28] .lut_mask = "ff00";
defparam \uut_sampling|sft_r3[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[28] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[28] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[28] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N4
cyclone_lcell \uut_sampling|sft_r3[12] (
// Equation(s):
// \uut_vga_ctrl|Mux7~23  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux7~22  & \uut_sampling|sft_r3 [28] # !\uut_vga_ctrl|Mux7~22  & (B1_sft_r3[12])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux7~22 )
// \uut_sampling|sft_r3 [12] = DFFEAS(\uut_vga_ctrl|Mux7~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r3 [28]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r3 [13]),
	.datad(\uut_vga_ctrl|Mux7~22 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~23 ),
	.regout(\uut_sampling|sft_r3 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[12] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r3[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r3[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r3[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N2
cyclone_lcell \uut_sampling|sft_r3[11] (
// Equation(s):
// \uut_sampling|sft_r3 [11] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r3 [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r3 [12]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r3 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r3[11] .lut_mask = "0000";
defparam \uut_sampling|sft_r3[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r3[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_r3[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r3[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r3[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y4_N8
cyclone_lcell \uut_vga_ctrl|Mux7~37 (
// Equation(s):
// \uut_vga_ctrl|Mux7~37_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux7~34  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux7~36 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux7~34 ),
	.datab(\uut_vga_ctrl|Mux7~36 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~37 .lut_mask = "fa0c";
defparam \uut_vga_ctrl|Mux7~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N2
cyclone_lcell \uut_vga_ctrl|Mux7~40 (
// Equation(s):
// \uut_vga_ctrl|Mux7~40_combout  = \uut_vga_ctrl|Mux7~37_combout  & (\uut_vga_ctrl|Mux7~39  # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux7~37_combout  & \uut_vga_ctrl|Mux7~32  & \uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux7~32 ),
	.datab(\uut_vga_ctrl|Mux7~37_combout ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux7~39 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~40 .lut_mask = "ec2c";
defparam \uut_vga_ctrl|Mux7~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N7
cyclone_lcell \uut_vga_ctrl|Mux7~6 (
// Equation(s):
// \uut_vga_ctrl|Mux7~6_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux7~3  # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux7~5  & !\uut_vga_ctrl|Add2~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux7~3 ),
	.datab(\uut_vga_ctrl|Mux7~5 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~6 .lut_mask = "f0ac";
defparam \uut_vga_ctrl|Mux7~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N5
cyclone_lcell \uut_vga_ctrl|Mux7~9 (
// Equation(s):
// \uut_vga_ctrl|Mux7~9_combout  = \uut_vga_ctrl|Mux7~6_combout  & (\uut_vga_ctrl|Mux7~8  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux7~6_combout  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux7~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux7~6_combout ),
	.datab(\uut_vga_ctrl|Mux7~8 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~9 .lut_mask = "da8a";
defparam \uut_vga_ctrl|Mux7~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N6
cyclone_lcell \uut_vga_ctrl|Mux7~16 (
// Equation(s):
// \uut_vga_ctrl|Mux7~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux7~13  # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & (!\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux7~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux7~13 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux7~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~16 .lut_mask = "ada8";
defparam \uut_vga_ctrl|Mux7~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N9
cyclone_lcell \uut_vga_ctrl|Mux7~19 (
// Equation(s):
// \uut_vga_ctrl|Mux7~19_combout  = \uut_vga_ctrl|Mux7~16_combout  & (\uut_vga_ctrl|Mux7~18  # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux7~16_combout  & \uut_vga_ctrl|Mux7~11  & \uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux7~16_combout ),
	.datab(\uut_vga_ctrl|Mux7~11 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux7~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~19 .lut_mask = "ea4a";
defparam \uut_vga_ctrl|Mux7~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N1
cyclone_lcell \uut_vga_ctrl|Mux7~26 (
// Equation(s):
// \uut_vga_ctrl|Mux7~26_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # \uut_vga_ctrl|Mux7~23 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux7~25  & !\uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux7~25 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux7~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~26 .lut_mask = "aea4";
defparam \uut_vga_ctrl|Mux7~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N4
cyclone_lcell \uut_vga_ctrl|Mux7~29 (
// Equation(s):
// \uut_vga_ctrl|Mux7~29_combout  = \uut_vga_ctrl|Mux7~26_combout  & (\uut_vga_ctrl|Mux7~28  # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux7~26_combout  & \uut_vga_ctrl|Mux7~21  & \uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux7~26_combout ),
	.datab(\uut_vga_ctrl|Mux7~21 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux7~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~29 .lut_mask = "ea4a";
defparam \uut_vga_ctrl|Mux7~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N7
cyclone_lcell \uut_vga_ctrl|Mux7~30 (
// Equation(s):
// \uut_vga_ctrl|Mux7~30_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux7~19_combout  # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux7~29_combout  & !\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux7~19_combout ),
	.datab(\uut_vga_ctrl|Mux7~29_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~30 .lut_mask = "f0ac";
defparam \uut_vga_ctrl|Mux7~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N3
cyclone_lcell \uut_vga_ctrl|Mux7~41 (
// Equation(s):
// \uut_vga_ctrl|Mux7~41_combout  = \uut_vga_ctrl|Mux7~30_combout  & (\uut_vga_ctrl|Mux7~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux7~30_combout  & (\uut_vga_ctrl|Mux7~9_combout  & \uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux7~40_combout ),
	.datab(\uut_vga_ctrl|Mux7~9_combout ),
	.datac(\uut_vga_ctrl|Mux7~30_combout ),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux7~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux7~41 .lut_mask = "acf0";
defparam \uut_vga_ctrl|Mux7~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux7~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux7~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux7~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux7~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N1
cyclone_lcell \uut_vga_ctrl|always9~47 (
// Equation(s):
// \uut_vga_ctrl|always9~47_combout  = !\uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|y_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~47 .lut_mask = "5500";
defparam \uut_vga_ctrl|always9~47 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~47 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~47 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~47 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~47 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N1
cyclone_lcell \uut_vga_ctrl|always9~31 (
// Equation(s):
// \uut_vga_ctrl|always9~31_combout  = \uut_vga_ctrl|always9~47_combout  & \uut_vga_ctrl|always9~49_combout  & \uut_vga_ctrl|y_cnt [6] & !\uut_vga_ctrl|Mux19~41_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~47_combout ),
	.datab(\uut_vga_ctrl|always9~49_combout ),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|Mux19~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~31 .lut_mask = "0080";
defparam \uut_vga_ctrl|always9~31 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~31 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~31 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~31 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~31 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N2
cyclone_lcell \uut_vga_ctrl|vga_rgb~71 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~71_combout  = \uut_vga_ctrl|always9~31_combout  # \uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|Mux7~41_combout  & \uut_vga_ctrl|always9~51_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(\uut_vga_ctrl|Mux7~41_combout ),
	.datac(\uut_vga_ctrl|always9~51_combout ),
	.datad(\uut_vga_ctrl|always9~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~71 .lut_mask = "ff20";
defparam \uut_vga_ctrl|vga_rgb~71 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~71 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~71 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~71 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~71 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y5_N3
cyclone_lcell \uut_vga_ctrl|vga_rgb~75 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~75_combout  = \uut_vga_ctrl|vga_rgb~72_combout  # \uut_vga_ctrl|vga_rgb~73_combout  # \uut_vga_ctrl|vga_rgb~74_combout  # \uut_vga_ctrl|vga_rgb~71_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|vga_rgb~72_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~73_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~74_combout ),
	.datad(\uut_vga_ctrl|vga_rgb~71_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~75 .lut_mask = "fffe";
defparam \uut_vga_ctrl|vga_rgb~75 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~75 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~75 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~75 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~75 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y4_N8
cyclone_lcell \uut_vga_ctrl|always9~59 (
// Equation(s):
// \uut_vga_ctrl|always9~59_combout  = \uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~59 .lut_mask = "0c00";
defparam \uut_vga_ctrl|always9~59 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~59 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~59 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~59 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~59 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N8
cyclone_lcell \uut_vga_ctrl|always9~5 (
// Equation(s):
// \uut_vga_ctrl|always9~5_combout  = \uut_vga_ctrl|always9~59_combout  & !\uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|Mux6~41_combout  & \uut_vga_ctrl|always9~50_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~59_combout ),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|Mux6~41_combout ),
	.datad(\uut_vga_ctrl|always9~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~5 .lut_mask = "0200";
defparam \uut_vga_ctrl|always9~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y4_N9
cyclone_lcell \uut_vga_ctrl|always9~64 (
// Equation(s):
// \uut_vga_ctrl|always9~64_combout  = !\uut_vga_ctrl|y_cnt [6] & !\uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [6]),
	.datac(\uut_vga_ctrl|y_cnt [4]),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~64 .lut_mask = "0300";
defparam \uut_vga_ctrl|always9~64 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~64 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~64 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~64 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~64 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N7
cyclone_lcell \uut_vga_ctrl|always9~6 (
// Equation(s):
// \uut_vga_ctrl|always9~6_combout  = \uut_vga_ctrl|always9~50_combout  & \uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|Mux7~41_combout  & \uut_vga_ctrl|always9~64_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~50_combout ),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|Mux7~41_combout ),
	.datad(\uut_vga_ctrl|always9~64_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~6 .lut_mask = "8000";
defparam \uut_vga_ctrl|always9~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N5
cyclone_lcell \uut_vga_ctrl|always9~45 (
// Equation(s):
// \uut_vga_ctrl|always9~45_combout  = !\uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|y_cnt [4]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|y_cnt [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~45 .lut_mask = "0303";
defparam \uut_vga_ctrl|always9~45 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~45 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~45 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~45 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~45 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y10_N8
cyclone_lcell \uut_sampling|sft_r7[17] (
// Equation(s):
// \uut_vga_ctrl|Mux11~31  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_r7[17]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r7 [49])
// \uut_sampling|sft_r7 [17] = DFFEAS(\uut_vga_ctrl|Mux11~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r7 [49]),
	.datac(\uut_sampling|sft_r7 [18]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~31 ),
	.regout(\uut_sampling|sft_r7 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[17] .lut_mask = "fa44";
defparam \uut_sampling|sft_r7[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y10_N4
cyclone_lcell \uut_sampling|sft_r7[16] (
// Equation(s):
// \uut_sampling|sft_r7 [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[16] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y11_N1
cyclone_lcell \uut_sampling|sft_r7[15] (
// Equation(s):
// \uut_sampling|sft_r7 [15] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [16]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[15] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y11_N5
cyclone_lcell \uut_sampling|sft_r7[14] (
// Equation(s):
// \uut_sampling|sft_r7 [14] = DFFEAS(\uut_sampling|sft_r7 [15], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [15]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[14] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[14] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[14] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[14] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y11_N0
cyclone_lcell \uut_sampling|sft_r7[13] (
// Equation(s):
// \uut_vga_ctrl|Mux11~12  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~2  & (B1_sft_r7[13]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r7 [5])
// \uut_sampling|sft_r7 [13] = DFFEAS(\uut_vga_ctrl|Mux11~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r7 [5]),
	.datac(\uut_sampling|sft_r7 [14]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~12 ),
	.regout(\uut_sampling|sft_r7 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[13] .lut_mask = "fa44";
defparam \uut_sampling|sft_r7[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y11_N1
cyclone_lcell \uut_sampling|sft_r7[29] (
// Equation(s):
// \uut_vga_ctrl|Mux11~17  = \uut_vga_ctrl|Add2~2  & (B1_sft_r7[29] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r7 [21] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [29] = DFFEAS(\uut_vga_ctrl|Mux11~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r7 [21]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r7 [30]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~17 ),
	.regout(\uut_sampling|sft_r7 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[29] .lut_mask = "cce2";
defparam \uut_sampling|sft_r7[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[29] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[29] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[29] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y10_N3
cyclone_lcell \uut_sampling|sft_r7[52] (
// Equation(s):
// \uut_sampling|sft_r7 [52] = DFFEAS(\uut_sampling|sft_r7 [53], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [53]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[52] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[52] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[52] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[52] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y10_N6
cyclone_lcell \uut_sampling|sft_r7[20] (
// Equation(s):
// \uut_vga_ctrl|Mux11~20  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r7[20] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r7 [52]))
// \uut_sampling|sft_r7 [20] = DFFEAS(\uut_vga_ctrl|Mux11~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r7 [21]),
	.datad(\uut_sampling|sft_r7 [52]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~20 ),
	.regout(\uut_sampling|sft_r7 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[20] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r7[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y10_N7
cyclone_lcell \uut_sampling|sft_r7[28] (
// Equation(s):
// \uut_vga_ctrl|Mux11~27  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r7[28] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r7 [60]))
// \uut_sampling|sft_r7 [28] = DFFEAS(\uut_vga_ctrl|Mux11~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r7 [29]),
	.datad(\uut_sampling|sft_r7 [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~27 ),
	.regout(\uut_sampling|sft_r7 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[28] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r7[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[28] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_120
cyclone_io \signal[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r7 [63]),
	.padio(signal[7]));
// synopsys translate_off
defparam \signal[7]~I .input_async_reset = "clear";
defparam \signal[7]~I .input_power_up = "low";
defparam \signal[7]~I .input_register_mode = "register";
defparam \signal[7]~I .input_sync_reset = "none";
defparam \signal[7]~I .oe_async_reset = "none";
defparam \signal[7]~I .oe_power_up = "low";
defparam \signal[7]~I .oe_register_mode = "none";
defparam \signal[7]~I .oe_sync_reset = "none";
defparam \signal[7]~I .operation_mode = "input";
defparam \signal[7]~I .output_async_reset = "none";
defparam \signal[7]~I .output_power_up = "low";
defparam \signal[7]~I .output_register_mode = "none";
defparam \signal[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X23_Y10_N8
cyclone_lcell \uut_sampling|sft_r7[62] (
// Equation(s):
// \uut_vga_ctrl|Mux11~28  = \uut_vga_ctrl|Mux11~27  & (\uut_sampling|sft_r7 [30] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~27  & (B1_sft_r7[62] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [62] = DFFEAS(\uut_vga_ctrl|Mux11~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux11~27 ),
	.datab(\uut_sampling|sft_r7 [30]),
	.datac(\uut_sampling|sft_r7 [63]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~28 ),
	.regout(\uut_sampling|sft_r7 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[62] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r7[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[62] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[62] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y10_N1
cyclone_lcell \uut_sampling|sft_r7[61] (
// Equation(s):
// \uut_vga_ctrl|Mux11~10  = \uut_vga_ctrl|Add2~2  & (B1_sft_r7[61] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r7 [53] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [61] = DFFEAS(\uut_vga_ctrl|Mux11~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_r7 [53]),
	.datac(\uut_sampling|sft_r7 [62]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~10 ),
	.regout(\uut_sampling|sft_r7 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[61] .lut_mask = "aae4";
defparam \uut_sampling|sft_r7[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[61] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[61] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y11_N5
cyclone_lcell \uut_sampling|sft_r7[25] (
// Equation(s):
// \uut_vga_ctrl|Mux11~38  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r7[25]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r7 [57])
// \uut_sampling|sft_r7 [25] = DFFEAS(\uut_vga_ctrl|Mux11~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [26]),
	.datad(\uut_sampling|sft_r7 [57]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~38 ),
	.regout(\uut_sampling|sft_r7 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[25] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r7[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[25] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[25] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y11_N3
cyclone_lcell \uut_sampling|sft_r7[59] (
// Equation(s):
// \uut_vga_ctrl|Mux11~39  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~38  & \uut_sampling|sft_r7 [27] # !\uut_vga_ctrl|Mux11~38  & (B1_sft_r7[59])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~38 )
// \uut_sampling|sft_r7 [59] = DFFEAS(\uut_vga_ctrl|Mux11~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r7 [27]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [60]),
	.datad(\uut_vga_ctrl|Mux11~38 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~39 ),
	.regout(\uut_sampling|sft_r7 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[59] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r7[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[59] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[59] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y12_N5
cyclone_lcell \uut_sampling|sft_r7[58] (
// Equation(s):
// \uut_sampling|sft_r7 [58] = DFFEAS(\uut_sampling|sft_r7 [59], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [59]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[58] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[58] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[58] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[58] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y12_N8
cyclone_lcell \uut_sampling|sft_r7[57] (
// Equation(s):
// \uut_sampling|sft_r7 [57] = DFFEAS(\uut_sampling|sft_r7 [58], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[57] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[57] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y12_N6
cyclone_lcell \uut_sampling|sft_r7[56] (
// Equation(s):
// \uut_vga_ctrl|Mux11~2  = \uut_vga_ctrl|Add2~3  & (B1_sft_r7[56] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r7 [40] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [56] = DFFEAS(\uut_vga_ctrl|Mux11~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r7 [40]),
	.datac(\uut_sampling|sft_r7 [57]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~2 ),
	.regout(\uut_sampling|sft_r7 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[56] .lut_mask = "aae4";
defparam \uut_sampling|sft_r7[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y10_N7
cyclone_lcell \uut_sampling|sft_r7[48] (
// Equation(s):
// \uut_vga_ctrl|Mux11~4  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r7[48]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r7 [32])
// \uut_sampling|sft_r7 [48] = DFFEAS(\uut_vga_ctrl|Mux11~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [49]),
	.datad(\uut_sampling|sft_r7 [32]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~4 ),
	.regout(\uut_sampling|sft_r7 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[48] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r7[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y11_N8
cyclone_lcell \uut_sampling|sft_r7[47] (
// Equation(s):
// \uut_sampling|sft_r7 [47] = DFFEAS(\uut_sampling|sft_r7 [48], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [48]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[47] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[47] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[47] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[47] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y11_N9
cyclone_lcell \uut_sampling|sft_r7[12] (
// Equation(s):
// \uut_vga_ctrl|Mux11~22  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r7[12] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r7 [44]))
// \uut_sampling|sft_r7 [12] = DFFEAS(\uut_vga_ctrl|Mux11~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r7 [13]),
	.datad(\uut_sampling|sft_r7 [44]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~22 ),
	.regout(\uut_sampling|sft_r7 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[12] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r7[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y11_N4
cyclone_lcell \uut_sampling|sft_r7[46] (
// Equation(s):
// \uut_vga_ctrl|Mux11~23  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~22  & \uut_sampling|sft_r7 [14] # !\uut_vga_ctrl|Mux11~22  & (B1_sft_r7[46])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~22 )
// \uut_sampling|sft_r7 [46] = DFFEAS(\uut_vga_ctrl|Mux11~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r7 [14]),
	.datac(\uut_sampling|sft_r7 [47]),
	.datad(\uut_vga_ctrl|Mux11~22 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~23 ),
	.regout(\uut_sampling|sft_r7 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[46] .lut_mask = "dda0";
defparam \uut_sampling|sft_r7[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y11_N6
cyclone_lcell \uut_sampling|sft_r7[45] (
// Equation(s):
// \uut_vga_ctrl|Mux11~14  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~2  & B1_sft_r7[45] # !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r7 [37]))
// \uut_sampling|sft_r7 [45] = DFFEAS(\uut_vga_ctrl|Mux11~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r7 [46]),
	.datad(\uut_sampling|sft_r7 [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~14 ),
	.regout(\uut_sampling|sft_r7 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[45] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r7[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[45] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[45] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y11_N3
cyclone_lcell \uut_sampling|sft_r7[44] (
// Equation(s):
// \uut_sampling|sft_r7 [44] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [45]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[44] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y11_N2
cyclone_lcell \uut_sampling|sft_r7[11] (
// Equation(s):
// \uut_sampling|sft_r7 [11] = DFFEAS(\uut_sampling|sft_r7 [12], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [12]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[11] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[11] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y11_N0
cyclone_lcell \uut_sampling|sft_r7[9] (
// Equation(s):
// \uut_vga_ctrl|Mux11~33  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r7[9]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r7 [41])
// \uut_sampling|sft_r7 [9] = DFFEAS(\uut_vga_ctrl|Mux11~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [10]),
	.datad(\uut_sampling|sft_r7 [41]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~33 ),
	.regout(\uut_sampling|sft_r7 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[9] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r7[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[9] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[9] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y11_N7
cyclone_lcell \uut_sampling|sft_r7[43] (
// Equation(s):
// \uut_vga_ctrl|Mux11~34  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~33  & \uut_sampling|sft_r7 [11] # !\uut_vga_ctrl|Mux11~33  & (B1_sft_r7[43])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~33 )
// \uut_sampling|sft_r7 [43] = DFFEAS(\uut_vga_ctrl|Mux11~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r7 [11]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [44]),
	.datad(\uut_vga_ctrl|Mux11~33 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~34 ),
	.regout(\uut_sampling|sft_r7 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[43] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r7[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y12_N2
cyclone_lcell \uut_sampling|sft_r7[42] (
// Equation(s):
// \uut_vga_ctrl|Mux11~3  = \uut_vga_ctrl|Mux11~2  & (\uut_sampling|sft_r7 [58] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~2  & (B1_sft_r7[42] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [42] = DFFEAS(\uut_vga_ctrl|Mux11~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux11~2 ),
	.datab(\uut_sampling|sft_r7 [58]),
	.datac(\uut_sampling|sft_r7 [43]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~3 ),
	.regout(\uut_sampling|sft_r7 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[42] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r7[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y12_N9
cyclone_lcell \uut_sampling|sft_r7[41] (
// Equation(s):
// \uut_sampling|sft_r7 [41] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [42]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[41] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[41] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[41] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y12_N4
cyclone_lcell \uut_sampling|sft_r7[40] (
// Equation(s):
// \uut_sampling|sft_r7 [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[40] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y10_N2
cyclone_lcell \uut_sampling|sft_r7[55] (
// Equation(s):
// \uut_vga_ctrl|Mux11~11  = \uut_vga_ctrl|Mux11~10  & (\uut_sampling|sft_r7 [63] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~10  & (B1_sft_r7[55] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [55] = DFFEAS(\uut_vga_ctrl|Mux11~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux11~10 ),
	.datab(\uut_sampling|sft_r7 [63]),
	.datac(\uut_sampling|sft_r7 [56]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~11 ),
	.regout(\uut_sampling|sft_r7 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[55] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r7[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y10_N4
cyclone_lcell \uut_sampling|sft_r7[54] (
// Equation(s):
// \uut_vga_ctrl|Mux11~21  = \uut_vga_ctrl|Mux11~20  & (\uut_sampling|sft_r7 [22] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~20  & (B1_sft_r7[54] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [54] = DFFEAS(\uut_vga_ctrl|Mux11~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux11~20 ),
	.datab(\uut_sampling|sft_r7 [22]),
	.datac(\uut_sampling|sft_r7 [55]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~21 ),
	.regout(\uut_sampling|sft_r7 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[54] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r7[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[54] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[54] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y10_N5
cyclone_lcell \uut_sampling|sft_r7[53] (
// Equation(s):
// \uut_sampling|sft_r7 [53] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [54]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[53] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[53] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[53] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y11_N5
cyclone_lcell \uut_sampling|sft_r7[60] (
// Equation(s):
// \uut_sampling|sft_r7 [60] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [61]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[60] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[60] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[60] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y11_N2
cyclone_lcell \uut_sampling|sft_r7[27] (
// Equation(s):
// \uut_sampling|sft_r7 [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[27] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X25_Y11_N4
cyclone_lcell \uut_sampling|sft_r7[26] (
// Equation(s):
// \uut_sampling|sft_r7 [26] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [27]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[26] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y11_N8
cyclone_lcell \uut_sampling|sft_r7[24] (
// Equation(s):
// \uut_vga_ctrl|Mux11~7  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Add2~3  # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & B1_sft_r7[24] # !\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r7 [8]))
// \uut_sampling|sft_r7 [24] = DFFEAS(\uut_vga_ctrl|Mux11~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r7 [25]),
	.datad(\uut_sampling|sft_r7 [8]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~7 ),
	.regout(\uut_sampling|sft_r7 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[24] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r7[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y11_N4
cyclone_lcell \uut_sampling|sft_r7[10] (
// Equation(s):
// \uut_vga_ctrl|Mux11~8  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~7  & \uut_sampling|sft_r7 [26] # !\uut_vga_ctrl|Mux11~7  & (B1_sft_r7[10])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~7 )
// \uut_sampling|sft_r7 [10] = DFFEAS(\uut_vga_ctrl|Mux11~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r7 [26]),
	.datac(\uut_sampling|sft_r7 [11]),
	.datad(\uut_vga_ctrl|Mux11~7 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~8 ),
	.regout(\uut_sampling|sft_r7 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[10] .lut_mask = "dda0";
defparam \uut_sampling|sft_r7[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y11_N3
cyclone_lcell \uut_sampling|sft_r7[8] (
// Equation(s):
// \uut_sampling|sft_r7 [8] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [9]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[8] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y11_N2
cyclone_lcell \uut_sampling|sft_r7[7] (
// Equation(s):
// \uut_vga_ctrl|Mux11~13  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~12  & (\uut_sampling|sft_r7 [15]) # !\uut_vga_ctrl|Mux11~12  & B1_sft_r7[7]) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux11~12 
// \uut_sampling|sft_r7 [7] = DFFEAS(\uut_vga_ctrl|Mux11~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Mux11~12 ),
	.datac(\uut_sampling|sft_r7 [8]),
	.datad(\uut_sampling|sft_r7 [15]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~13 ),
	.regout(\uut_sampling|sft_r7 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[7] .lut_mask = "ec64";
defparam \uut_sampling|sft_r7[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[7] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[7] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y11_N5
cyclone_lcell \uut_sampling|sft_r7[6] (
// Equation(s):
// \uut_sampling|sft_r7 [6] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [7]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[6] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[6] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[6] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y11_N9
cyclone_lcell \uut_sampling|sft_r7[5] (
// Equation(s):
// \uut_sampling|sft_r7 [5] = DFFEAS(\uut_sampling|sft_r7 [6], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [6]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[5] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[5] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[5] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y11_N8
cyclone_lcell \uut_sampling|sft_r7[4] (
// Equation(s):
// \uut_vga_ctrl|Mux11~24  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_r7[4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r7 [36])
// \uut_sampling|sft_r7 [4] = DFFEAS(\uut_vga_ctrl|Mux11~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r7 [36]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [5]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~24 ),
	.regout(\uut_sampling|sft_r7 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[4] .lut_mask = "fc22";
defparam \uut_sampling|sft_r7[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[4] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[4] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X21_Y11_N7
cyclone_lcell \uut_sampling|sft_r7[39] (
// Equation(s):
// \uut_vga_ctrl|Mux11~15  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~14  & \uut_sampling|sft_r7 [47] # !\uut_vga_ctrl|Mux11~14  & (B1_sft_r7[39])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~14 )
// \uut_sampling|sft_r7 [39] = DFFEAS(\uut_vga_ctrl|Mux11~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_r7 [47]),
	.datac(\uut_sampling|sft_r7 [40]),
	.datad(\uut_vga_ctrl|Mux11~14 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~15 ),
	.regout(\uut_sampling|sft_r7 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[39] .lut_mask = "dda0";
defparam \uut_sampling|sft_r7[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[39] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[39] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y11_N4
cyclone_lcell \uut_sampling|sft_r7[38] (
// Equation(s):
// \uut_vga_ctrl|Mux11~25  = \uut_vga_ctrl|Mux11~24  & (\uut_sampling|sft_r7 [6] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~24  & \uut_vga_ctrl|x_cnt [4] & B1_sft_r7[38]
// \uut_sampling|sft_r7 [38] = DFFEAS(\uut_vga_ctrl|Mux11~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux11~24 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [39]),
	.datad(\uut_sampling|sft_r7 [6]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~25 ),
	.regout(\uut_sampling|sft_r7 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[38] .lut_mask = "ea62";
defparam \uut_sampling|sft_r7[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[38] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[38] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y11_N2
cyclone_lcell \uut_sampling|sft_r7[37] (
// Equation(s):
// \uut_sampling|sft_r7 [37] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [38]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[37] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y11_N1
cyclone_lcell \uut_sampling|sft_r7[36] (
// Equation(s):
// \uut_sampling|sft_r7 [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[36] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X20_Y11_N6
cyclone_lcell \uut_sampling|sft_r7[3] (
// Equation(s):
// \uut_sampling|sft_r7 [3] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [4]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[3] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[3] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[3] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y11_N6
cyclone_lcell \uut_sampling|sft_r7[1] (
// Equation(s):
// \uut_vga_ctrl|Mux11~35  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_r7[1]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_r7 [33])
// \uut_sampling|sft_r7 [1] = DFFEAS(\uut_vga_ctrl|Mux11~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [2]),
	.datad(\uut_sampling|sft_r7 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~35 ),
	.regout(\uut_sampling|sft_r7 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[1] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r7[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y10_N3
cyclone_lcell \uut_sampling|sft_r7[0] (
// Equation(s):
// \uut_vga_ctrl|Mux11~0  = \uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r7 [16] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & (B1_sft_r7[0] & !\uut_vga_ctrl|x_cnt [4])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r7 [16]),
	.datac(\uut_sampling|sft_r7 [1]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~0 ),
	.regout(\uut_sampling|sft_r7 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[0] .lut_mask = "aad8";
defparam \uut_sampling|sft_r7[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r7[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y10_N9
cyclone_lcell \uut_sampling|sft_r7[2] (
// Equation(s):
// \uut_vga_ctrl|Mux11~1  = \uut_vga_ctrl|Mux11~0  & (\uut_sampling|sft_r7 [18] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~0  & (B1_sft_r7[2] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [2] = DFFEAS(\uut_vga_ctrl|Mux11~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r7 [18]),
	.datab(\uut_vga_ctrl|Mux11~0 ),
	.datac(\uut_sampling|sft_r7 [3]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~1 ),
	.regout(\uut_sampling|sft_r7 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[2] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r7[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[2] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[2] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y11_N1
cyclone_lcell \uut_sampling|sft_r7[35] (
// Equation(s):
// \uut_vga_ctrl|Mux11~36  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~35  & \uut_sampling|sft_r7 [3] # !\uut_vga_ctrl|Mux11~35  & (B1_sft_r7[35])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux11~35 )
// \uut_sampling|sft_r7 [35] = DFFEAS(\uut_vga_ctrl|Mux11~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r7 [3]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [36]),
	.datad(\uut_vga_ctrl|Mux11~35 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~36 ),
	.regout(\uut_sampling|sft_r7 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[35] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r7[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y10_N6
cyclone_lcell \uut_sampling|sft_r7[34] (
// Equation(s):
// \uut_vga_ctrl|Mux11~5  = \uut_vga_ctrl|Mux11~4  & (\uut_sampling|sft_r7 [50] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~4  & (B1_sft_r7[34] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [34] = DFFEAS(\uut_vga_ctrl|Mux11~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux11~4 ),
	.datab(\uut_sampling|sft_r7 [50]),
	.datac(\uut_sampling|sft_r7 [35]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~5 ),
	.regout(\uut_sampling|sft_r7 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[34] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r7[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[34] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[34] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y10_N0
cyclone_lcell \uut_sampling|sft_r7[33] (
// Equation(s):
// \uut_sampling|sft_r7 [33] = DFFEAS(\uut_sampling|sft_r7 [34], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [34]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[33] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[33] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y10_N2
cyclone_lcell \uut_sampling|sft_r7[32] (
// Equation(s):
// \uut_sampling|sft_r7 [32] = DFFEAS(\uut_sampling|sft_r7 [33], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[32] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[32] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y11_N0
cyclone_lcell \uut_sampling|sft_r7[31] (
// Equation(s):
// \uut_sampling|sft_r7 [31] = DFFEAS(\uut_sampling|sft_r7 [32], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [32]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[31] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[31] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y11_N7
cyclone_lcell \uut_sampling|sft_r7[30] (
// Equation(s):
// \uut_sampling|sft_r7 [30] = DFFEAS(\uut_sampling|sft_r7 [31], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [31]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[30] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[30] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y11_N4
cyclone_lcell \uut_sampling|sft_r7[23] (
// Equation(s):
// \uut_vga_ctrl|Mux11~18  = \uut_vga_ctrl|Mux11~17  & (\uut_sampling|sft_r7 [31] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~17  & (B1_sft_r7[23] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_r7 [23] = DFFEAS(\uut_vga_ctrl|Mux11~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux11~17 ),
	.datab(\uut_sampling|sft_r7 [31]),
	.datac(\uut_sampling|sft_r7 [24]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~18 ),
	.regout(\uut_sampling|sft_r7 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[23] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r7[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y10_N0
cyclone_lcell \uut_sampling|sft_r7[22] (
// Equation(s):
// \uut_sampling|sft_r7 [22] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [23]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[22] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[22] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[22] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y10_N9
cyclone_lcell \uut_sampling|sft_r7[21] (
// Equation(s):
// \uut_sampling|sft_r7 [21] = DFFEAS(\uut_sampling|sft_r7 [22], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [22]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[21] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[21] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[21] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[21] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y9_N4
cyclone_lcell \uut_sampling|sft_r7[19] (
// Equation(s):
// \uut_sampling|sft_r7 [19] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [20]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[19] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y9_N5
cyclone_lcell \uut_sampling|sft_r7[18] (
// Equation(s):
// \uut_sampling|sft_r7 [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r7 [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[18] .lut_mask = "0000";
defparam \uut_sampling|sft_r7[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y11_N2
cyclone_lcell \uut_sampling|sft_r7[51] (
// Equation(s):
// \uut_vga_ctrl|Mux11~32  = \uut_vga_ctrl|Mux11~31  & (\uut_sampling|sft_r7 [19] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux11~31  & \uut_vga_ctrl|x_cnt [4] & B1_sft_r7[51]
// \uut_sampling|sft_r7 [51] = DFFEAS(\uut_vga_ctrl|Mux11~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r7 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux11~31 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_r7 [52]),
	.datad(\uut_sampling|sft_r7 [19]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~32 ),
	.regout(\uut_sampling|sft_r7 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[51] .lut_mask = "ea62";
defparam \uut_sampling|sft_r7[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r7[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r7[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y10_N5
cyclone_lcell \uut_sampling|sft_r7[50] (
// Equation(s):
// \uut_sampling|sft_r7 [50] = DFFEAS(\uut_sampling|sft_r7 [51], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [51]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[50] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[50] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[50] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[50] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y10_N1
cyclone_lcell \uut_sampling|sft_r7[49] (
// Equation(s):
// \uut_sampling|sft_r7 [49] = DFFEAS(\uut_sampling|sft_r7 [50], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r7 [50]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r7 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r7[49] .lut_mask = "ff00";
defparam \uut_sampling|sft_r7[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r7[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_r7[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r7[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r7[49] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N1
cyclone_lcell \uut_vga_ctrl|Mux11~6 (
// Equation(s):
// \uut_vga_ctrl|Mux11~6_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  # \uut_vga_ctrl|Mux11~3 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux11~5  & !\uut_vga_ctrl|Add2~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~5 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux11~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~6 .lut_mask = "cec2";
defparam \uut_vga_ctrl|Mux11~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N7
cyclone_lcell \uut_vga_ctrl|Mux11~9 (
// Equation(s):
// \uut_vga_ctrl|Mux11~9_combout  = \uut_vga_ctrl|Mux11~6_combout  & (\uut_vga_ctrl|Mux11~8  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux11~6_combout  & \uut_vga_ctrl|Mux11~1  & \uut_vga_ctrl|Add2~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~6_combout ),
	.datab(\uut_vga_ctrl|Mux11~1 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux11~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~9 .lut_mask = "ea4a";
defparam \uut_vga_ctrl|Mux11~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N5
cyclone_lcell \uut_vga_ctrl|Mux11~16 (
// Equation(s):
// \uut_vga_ctrl|Mux11~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux11~13  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux11~15 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux11~13 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux11~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~16 .lut_mask = "e5e0";
defparam \uut_vga_ctrl|Mux11~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N9
cyclone_lcell \uut_vga_ctrl|Mux11~19 (
// Equation(s):
// \uut_vga_ctrl|Mux11~19_combout  = \uut_vga_ctrl|Mux11~16_combout  & (\uut_vga_ctrl|Mux11~18  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux11~16_combout  & \uut_vga_ctrl|Mux11~11  & (\uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~11 ),
	.datab(\uut_vga_ctrl|Mux11~16_combout ),
	.datac(\uut_vga_ctrl|Mux11~18 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~19 .lut_mask = "e2cc";
defparam \uut_vga_ctrl|Mux11~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N4
cyclone_lcell \uut_vga_ctrl|Mux11~26 (
// Equation(s):
// \uut_vga_ctrl|Mux11~26_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux11~23 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux11~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux11~25 ),
	.datac(\uut_vga_ctrl|Mux11~23 ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~26 .lut_mask = "fa44";
defparam \uut_vga_ctrl|Mux11~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N6
cyclone_lcell \uut_vga_ctrl|Mux11~29 (
// Equation(s):
// \uut_vga_ctrl|Mux11~29_combout  = \uut_vga_ctrl|Mux11~26_combout  & (\uut_vga_ctrl|Mux11~28  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux11~26_combout  & (\uut_vga_ctrl|Mux11~21  & \uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~28 ),
	.datab(\uut_vga_ctrl|Mux11~21 ),
	.datac(\uut_vga_ctrl|Mux11~26_combout ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~29 .lut_mask = "acf0";
defparam \uut_vga_ctrl|Mux11~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N3
cyclone_lcell \uut_vga_ctrl|Mux11~30 (
// Equation(s):
// \uut_vga_ctrl|Mux11~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux11~19_combout  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux11~29_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~19_combout ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux11~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~30 .lut_mask = "e3e0";
defparam \uut_vga_ctrl|Mux11~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y11_N8
cyclone_lcell \uut_vga_ctrl|Mux11~37 (
// Equation(s):
// \uut_vga_ctrl|Mux11~37_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux11~34 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux11~36 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~36 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Mux11~34 ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~37 .lut_mask = "fc22";
defparam \uut_vga_ctrl|Mux11~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y11_N9
cyclone_lcell \uut_vga_ctrl|Mux11~40 (
// Equation(s):
// \uut_vga_ctrl|Mux11~40_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux11~37_combout  & (\uut_vga_ctrl|Mux11~39 ) # !\uut_vga_ctrl|Mux11~37_combout  & \uut_vga_ctrl|Mux11~32 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux11~37_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~32 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Mux11~37_combout ),
	.datad(\uut_vga_ctrl|Mux11~39 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~40 .lut_mask = "f838";
defparam \uut_vga_ctrl|Mux11~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N2
cyclone_lcell \uut_vga_ctrl|Mux11~41 (
// Equation(s):
// \uut_vga_ctrl|Mux11~41_combout  = \uut_vga_ctrl|Mux11~30_combout  & (\uut_vga_ctrl|Mux11~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux11~30_combout  & \uut_vga_ctrl|Mux11~9_combout  & \uut_vga_ctrl|x_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~9_combout ),
	.datab(\uut_vga_ctrl|Mux11~30_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|Mux11~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux11~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux11~41 .lut_mask = "ec2c";
defparam \uut_vga_ctrl|Mux11~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux11~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux11~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux11~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux11~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N1
cyclone_lcell \uut_vga_ctrl|always9~14 (
// Equation(s):
// \uut_vga_ctrl|always9~14_combout  = \uut_vga_ctrl|always9~55_combout  & \uut_vga_ctrl|always9~45_combout  & \uut_vga_ctrl|Mux11~41_combout  & \uut_vga_ctrl|always9~53_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~55_combout ),
	.datab(\uut_vga_ctrl|always9~45_combout ),
	.datac(\uut_vga_ctrl|Mux11~41_combout ),
	.datad(\uut_vga_ctrl|always9~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~14 .lut_mask = "8000";
defparam \uut_vga_ctrl|always9~14 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~14 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~14 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~14 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~14 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N6
cyclone_lcell \uut_vga_ctrl|vga_rgb~87 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~87_combout  = \uut_vga_ctrl|always9~5_combout  # \uut_vga_ctrl|always9~6_combout  # \uut_vga_ctrl|always9~14_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|always9~5_combout ),
	.datac(\uut_vga_ctrl|always9~6_combout ),
	.datad(\uut_vga_ctrl|always9~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~87 .lut_mask = "fffc";
defparam \uut_vga_ctrl|vga_rgb~87 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~87 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~87 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~87 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~87 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_96
cyclone_io \signal[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_re [63]),
	.padio(signal[14]));
// synopsys translate_off
defparam \signal[14]~I .input_async_reset = "clear";
defparam \signal[14]~I .input_power_up = "low";
defparam \signal[14]~I .input_register_mode = "register";
defparam \signal[14]~I .input_sync_reset = "none";
defparam \signal[14]~I .oe_async_reset = "none";
defparam \signal[14]~I .oe_power_up = "low";
defparam \signal[14]~I .oe_register_mode = "none";
defparam \signal[14]~I .oe_sync_reset = "none";
defparam \signal[14]~I .operation_mode = "input";
defparam \signal[14]~I .output_async_reset = "none";
defparam \signal[14]~I .output_power_up = "low";
defparam \signal[14]~I .output_register_mode = "none";
defparam \signal[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X8_Y3_N4
cyclone_lcell \uut_sampling|sft_re[62] (
// Equation(s):
// \uut_sampling|sft_re [62] = DFFEAS(\uut_sampling|sft_re [63], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [63]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[62] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[62] .operation_mode = "normal";
defparam \uut_sampling|sft_re[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[62] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y3_N5
cyclone_lcell \uut_sampling|sft_re[61] (
// Equation(s):
// \uut_sampling|sft_re [61] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [62]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[61] .lut_mask = "0000";
defparam \uut_sampling|sft_re[61] .operation_mode = "normal";
defparam \uut_sampling|sft_re[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y3_N2
cyclone_lcell \uut_sampling|sft_re[56] (
// Equation(s):
// \uut_sampling|sft_re [56] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [57]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[56] .lut_mask = "0000";
defparam \uut_sampling|sft_re[56] .operation_mode = "normal";
defparam \uut_sampling|sft_re[56] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[56] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y3_N7
cyclone_lcell \uut_sampling|sft_re[30] (
// Equation(s):
// \uut_vga_ctrl|Mux18~17  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_re[30] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_re [62] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [30] = DFFEAS(\uut_vga_ctrl|Mux18~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_re [62]),
	.datac(\uut_sampling|sft_re [31]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~17 ),
	.regout(\uut_sampling|sft_re [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[30] .lut_mask = "aae4";
defparam \uut_sampling|sft_re[30] .operation_mode = "normal";
defparam \uut_sampling|sft_re[30] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[30] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N3
cyclone_lcell \uut_sampling|sft_re[29] (
// Equation(s):
// \uut_sampling|sft_re [29] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [30]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[29] .lut_mask = "0000";
defparam \uut_sampling|sft_re[29] .operation_mode = "normal";
defparam \uut_sampling|sft_re[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[29] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y3_N3
cyclone_lcell \uut_sampling|sft_re[26] (
// Equation(s):
// \uut_sampling|sft_re [26] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [27]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[26] .lut_mask = "0000";
defparam \uut_sampling|sft_re[26] .operation_mode = "normal";
defparam \uut_sampling|sft_re[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y2_N2
cyclone_lcell \uut_sampling|sft_re[25] (
// Equation(s):
// \uut_sampling|sft_re [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[25] .lut_mask = "0000";
defparam \uut_sampling|sft_re[25] .operation_mode = "normal";
defparam \uut_sampling|sft_re[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y2_N4
cyclone_lcell \uut_sampling|sft_re[24] (
// Equation(s):
// \uut_sampling|sft_re [24] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [25]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[24] .lut_mask = "0000";
defparam \uut_sampling|sft_re[24] .operation_mode = "normal";
defparam \uut_sampling|sft_re[24] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[24] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y2_N8
cyclone_lcell \uut_sampling|sft_re[9] (
// Equation(s):
// \uut_sampling|sft_re [9] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [10]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[9] .lut_mask = "0000";
defparam \uut_sampling|sft_re[9] .operation_mode = "normal";
defparam \uut_sampling|sft_re[9] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[9] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y2_N8
cyclone_lcell \uut_sampling|sft_re[28] (
// Equation(s):
// \uut_vga_ctrl|Mux18~27  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [5] # B1_sft_re[28]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [5] & (\uut_sampling|sft_re [12])
// \uut_sampling|sft_re [28] = DFFEAS(\uut_vga_ctrl|Mux18~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [29]),
	.datad(\uut_sampling|sft_re [12]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~27 ),
	.regout(\uut_sampling|sft_re [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[28] .lut_mask = "b9a8";
defparam \uut_sampling|sft_re[28] .operation_mode = "normal";
defparam \uut_sampling|sft_re[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y2_N9
cyclone_lcell \uut_sampling|sft_re[8] (
// Equation(s):
// \uut_vga_ctrl|Mux18~28  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~27  & \uut_sampling|sft_re [24] # !\uut_vga_ctrl|Mux18~27  & (B1_sft_re[8])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~27 )
// \uut_sampling|sft_re [8] = DFFEAS(\uut_vga_ctrl|Mux18~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [24]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [9]),
	.datad(\uut_vga_ctrl|Mux18~27 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~28 ),
	.regout(\uut_sampling|sft_re [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[8] .lut_mask = "bbc0";
defparam \uut_sampling|sft_re[8] .operation_mode = "normal";
defparam \uut_sampling|sft_re[8] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[8] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y1_N6
cyclone_lcell \uut_sampling|sft_re[7] (
// Equation(s):
// \uut_sampling|sft_re [7] = DFFEAS(\uut_sampling|sft_re [8], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [8]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[7] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[7] .operation_mode = "normal";
defparam \uut_sampling|sft_re[7] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[7] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[7] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y1_N7
cyclone_lcell \uut_sampling|sft_re[23] (
// Equation(s):
// \uut_vga_ctrl|Mux18~33  = \uut_vga_ctrl|Add2~3  & (B1_sft_re[23] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_re [7] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [23] = DFFEAS(\uut_vga_ctrl|Mux18~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [7]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_re [24]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~33 ),
	.regout(\uut_sampling|sft_re [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[23] .lut_mask = "cce2";
defparam \uut_sampling|sft_re[23] .operation_mode = "normal";
defparam \uut_sampling|sft_re[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y1_N2
cyclone_lcell \uut_sampling|sft_re[22] (
// Equation(s):
// \uut_vga_ctrl|Mux18~10  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_re[22] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_re [54] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [22] = DFFEAS(\uut_vga_ctrl|Mux18~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_re [54]),
	.datac(\uut_sampling|sft_re [23]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~10 ),
	.regout(\uut_sampling|sft_re [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[22] .lut_mask = "aae4";
defparam \uut_sampling|sft_re[22] .operation_mode = "normal";
defparam \uut_sampling|sft_re[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N8
cyclone_lcell \uut_sampling|sft_re[21] (
// Equation(s):
// \uut_vga_ctrl|Mux18~7  = \uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [6]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_re [29] # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_re[21]))
// \uut_sampling|sft_re [21] = DFFEAS(\uut_vga_ctrl|Mux18~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_re [29]),
	.datac(\uut_sampling|sft_re [22]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~7 ),
	.regout(\uut_sampling|sft_re [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[21] .lut_mask = "44fa";
defparam \uut_sampling|sft_re[21] .operation_mode = "normal";
defparam \uut_sampling|sft_re[21] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[21] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y12_N2
cyclone_lcell \uut_sampling|sft_re[38] (
// Equation(s):
// \uut_sampling|sft_re [38] = DFFEAS(\uut_sampling|sft_re [39], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [39]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[38] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[38] .operation_mode = "normal";
defparam \uut_sampling|sft_re[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[38] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y3_N1
cyclone_lcell \uut_sampling|sft_re[6] (
// Equation(s):
// \uut_vga_ctrl|Mux18~14  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [5] # B1_sft_re[6]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [5] & (\uut_sampling|sft_re [38])
// \uut_sampling|sft_re [6] = DFFEAS(\uut_vga_ctrl|Mux18~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [7]),
	.datad(\uut_sampling|sft_re [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~14 ),
	.regout(\uut_sampling|sft_re [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[6] .lut_mask = "b9a8";
defparam \uut_sampling|sft_re[6] .operation_mode = "normal";
defparam \uut_sampling|sft_re[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y2_N2
cyclone_lcell \uut_sampling|sft_re[5] (
// Equation(s):
// \uut_vga_ctrl|Mux18~0  = \uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [6]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_re [13] # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_re[5]))
// \uut_sampling|sft_re [5] = DFFEAS(\uut_vga_ctrl|Mux18~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [13]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [6]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~0 ),
	.regout(\uut_sampling|sft_re [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[5] .lut_mask = "22fc";
defparam \uut_sampling|sft_re[5] .operation_mode = "normal";
defparam \uut_sampling|sft_re[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y2_N4
cyclone_lcell \uut_sampling|sft_re[4] (
// Equation(s):
// \uut_sampling|sft_re [4] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [5]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[4] .lut_mask = "0000";
defparam \uut_sampling|sft_re[4] .operation_mode = "normal";
defparam \uut_sampling|sft_re[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y2_N5
cyclone_lcell \uut_sampling|sft_re[20] (
// Equation(s):
// \uut_vga_ctrl|Mux18~22  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [5] # B1_sft_re[20]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [5] & (\uut_sampling|sft_re [4])
// \uut_sampling|sft_re [20] = DFFEAS(\uut_vga_ctrl|Mux18~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [21]),
	.datad(\uut_sampling|sft_re [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~22 ),
	.regout(\uut_sampling|sft_re [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[20] .lut_mask = "b9a8";
defparam \uut_sampling|sft_re[20] .operation_mode = "normal";
defparam \uut_sampling|sft_re[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y2_N2
cyclone_lcell \uut_sampling|sft_re[19] (
// Equation(s):
// \uut_sampling|sft_re [19] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [20]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[19] .lut_mask = "0000";
defparam \uut_sampling|sft_re[19] .operation_mode = "normal";
defparam \uut_sampling|sft_re[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y2_N4
cyclone_lcell \uut_sampling|sft_re[18] (
// Equation(s):
// \uut_sampling|sft_re [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[18] .lut_mask = "0000";
defparam \uut_sampling|sft_re[18] .operation_mode = "normal";
defparam \uut_sampling|sft_re[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N9
cyclone_lcell \uut_sampling|sft_re[17] (
// Equation(s):
// \uut_vga_ctrl|Mux18~8  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~7  & \uut_sampling|sft_re [25] # !\uut_vga_ctrl|Mux18~7  & (B1_sft_re[17])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~7 )
// \uut_sampling|sft_re [17] = DFFEAS(\uut_vga_ctrl|Mux18~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_re [25]),
	.datac(\uut_sampling|sft_re [18]),
	.datad(\uut_vga_ctrl|Mux18~7 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~8 ),
	.regout(\uut_sampling|sft_re [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[17] .lut_mask = "dda0";
defparam \uut_sampling|sft_re[17] .operation_mode = "normal";
defparam \uut_sampling|sft_re[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y2_N6
cyclone_lcell \uut_sampling|sft_re[16] (
// Equation(s):
// \uut_sampling|sft_re [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[16] .lut_mask = "0000";
defparam \uut_sampling|sft_re[16] .operation_mode = "normal";
defparam \uut_sampling|sft_re[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y2_N5
cyclone_lcell \uut_sampling|sft_re[15] (
// Equation(s):
// \uut_sampling|sft_re [15] = DFFEAS(\uut_sampling|sft_re [16], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[15] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[15] .operation_mode = "normal";
defparam \uut_sampling|sft_re[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y3_N5
cyclone_lcell \uut_sampling|sft_re[14] (
// Equation(s):
// \uut_vga_ctrl|Mux18~12  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [5] # B1_sft_re[14]) # !\uut_vga_ctrl|Add2~1_combout  & !\uut_vga_ctrl|x_cnt [5] & (\uut_sampling|sft_re [46])
// \uut_sampling|sft_re [14] = DFFEAS(\uut_vga_ctrl|Mux18~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [15]),
	.datad(\uut_sampling|sft_re [46]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~12 ),
	.regout(\uut_sampling|sft_re [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[14] .lut_mask = "b9a8";
defparam \uut_sampling|sft_re[14] .operation_mode = "normal";
defparam \uut_sampling|sft_re[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y2_N9
cyclone_lcell \uut_sampling|sft_re[13] (
// Equation(s):
// \uut_sampling|sft_re [13] = DFFEAS(\uut_sampling|sft_re [14], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [14]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[13] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[13] .operation_mode = "normal";
defparam \uut_sampling|sft_re[13] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[13] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[13] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y2_N5
cyclone_lcell \uut_sampling|sft_re[12] (
// Equation(s):
// \uut_sampling|sft_re [12] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [13]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[12] .lut_mask = "0000";
defparam \uut_sampling|sft_re[12] .operation_mode = "normal";
defparam \uut_sampling|sft_re[12] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[12] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y3_N2
cyclone_lcell \uut_sampling|sft_re[27] (
// Equation(s):
// \uut_sampling|sft_re [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[27] .lut_mask = "0000";
defparam \uut_sampling|sft_re[27] .operation_mode = "normal";
defparam \uut_sampling|sft_re[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y3_N5
cyclone_lcell \uut_sampling|sft_re[31] (
// Equation(s):
// \uut_vga_ctrl|Mux18~38  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [5] # B1_sft_re[31]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [5] & (\uut_sampling|sft_re [15])
// \uut_sampling|sft_re [31] = DFFEAS(\uut_vga_ctrl|Mux18~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [32]),
	.datad(\uut_sampling|sft_re [15]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~38 ),
	.regout(\uut_sampling|sft_re [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[31] .lut_mask = "b9a8";
defparam \uut_sampling|sft_re[31] .operation_mode = "normal";
defparam \uut_sampling|sft_re[31] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[31] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y3_N4
cyclone_lcell \uut_sampling|sft_re[11] (
// Equation(s):
// \uut_vga_ctrl|Mux18~39  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~38  & \uut_sampling|sft_re [27] # !\uut_vga_ctrl|Mux18~38  & (B1_sft_re[11])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~38 )
// \uut_sampling|sft_re [11] = DFFEAS(\uut_vga_ctrl|Mux18~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [27]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [12]),
	.datad(\uut_vga_ctrl|Mux18~38 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~39 ),
	.regout(\uut_sampling|sft_re [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[11] .lut_mask = "bbc0";
defparam \uut_sampling|sft_re[11] .operation_mode = "normal";
defparam \uut_sampling|sft_re[11] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[11] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y3_N3
cyclone_lcell \uut_sampling|sft_re[10] (
// Equation(s):
// \uut_sampling|sft_re [10] = DFFEAS(\uut_sampling|sft_re [11], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [11]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[10] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[10] .operation_mode = "normal";
defparam \uut_sampling|sft_re[10] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[10] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[10] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y3_N3
cyclone_lcell \uut_sampling|sft_re[47] (
// Equation(s):
// \uut_vga_ctrl|Mux18~31  = \uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|Add2~3  # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_re [63]) # !\uut_vga_ctrl|Add2~3  & B1_sft_re[47])
// \uut_sampling|sft_re [47] = DFFEAS(\uut_vga_ctrl|Mux18~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_re [48]),
	.datad(\uut_sampling|sft_re [63]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~31 ),
	.regout(\uut_sampling|sft_re [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[47] .lut_mask = "dc98";
defparam \uut_sampling|sft_re[47] .operation_mode = "normal";
defparam \uut_sampling|sft_re[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y3_N2
cyclone_lcell \uut_sampling|sft_re[43] (
// Equation(s):
// \uut_vga_ctrl|Mux18~32  = \uut_vga_ctrl|Mux18~31  & (\uut_sampling|sft_re [59] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux18~31  & (B1_sft_re[43] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [43] = DFFEAS(\uut_vga_ctrl|Mux18~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [59]),
	.datab(\uut_vga_ctrl|Mux18~31 ),
	.datac(\uut_sampling|sft_re [44]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~32 ),
	.regout(\uut_sampling|sft_re [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[43] .lut_mask = "b8cc";
defparam \uut_sampling|sft_re[43] .operation_mode = "normal";
defparam \uut_sampling|sft_re[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y3_N0
cyclone_lcell \uut_sampling|sft_re[42] (
// Equation(s):
// \uut_vga_ctrl|Mux18~13  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~12  & \uut_sampling|sft_re [10] # !\uut_vga_ctrl|Mux18~12  & (B1_sft_re[42])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~12 )
// \uut_sampling|sft_re [42] = DFFEAS(\uut_vga_ctrl|Mux18~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_re [10]),
	.datac(\uut_sampling|sft_re [43]),
	.datad(\uut_vga_ctrl|Mux18~12 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~13 ),
	.regout(\uut_sampling|sft_re [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[42] .lut_mask = "dda0";
defparam \uut_sampling|sft_re[42] .operation_mode = "normal";
defparam \uut_sampling|sft_re[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N4
cyclone_lcell \uut_sampling|sft_re[41] (
// Equation(s):
// \uut_sampling|sft_re [41] = DFFEAS(\uut_sampling|sft_re [42], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [42]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[41] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[41] .operation_mode = "normal";
defparam \uut_sampling|sft_re[41] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[41] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[41] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y3_N0
cyclone_lcell \uut_sampling|sft_re[60] (
// Equation(s):
// \uut_vga_ctrl|Mux18~20  = \uut_vga_ctrl|Add2~3  & (B1_sft_re[60] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_re [44] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [60] = DFFEAS(\uut_vga_ctrl|Mux18~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [44]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_re [61]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~20 ),
	.regout(\uut_sampling|sft_re [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[60] .lut_mask = "cce2";
defparam \uut_sampling|sft_re[60] .operation_mode = "normal";
defparam \uut_sampling|sft_re[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y2_N6
cyclone_lcell \uut_sampling|sft_re[40] (
// Equation(s):
// \uut_vga_ctrl|Mux18~21  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~20  & \uut_sampling|sft_re [56] # !\uut_vga_ctrl|Mux18~20  & (B1_sft_re[40])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~20 )
// \uut_sampling|sft_re [40] = DFFEAS(\uut_vga_ctrl|Mux18~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [56]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [41]),
	.datad(\uut_vga_ctrl|Mux18~20 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~21 ),
	.regout(\uut_sampling|sft_re [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[40] .lut_mask = "bbc0";
defparam \uut_sampling|sft_re[40] .operation_mode = "normal";
defparam \uut_sampling|sft_re[40] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[40] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y12_N5
cyclone_lcell \uut_sampling|sft_re[39] (
// Equation(s):
// \uut_sampling|sft_re [39] = DFFEAS(\uut_sampling|sft_re [40], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[39] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[39] .operation_mode = "normal";
defparam \uut_sampling|sft_re[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[39] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y1_N9
cyclone_lcell \uut_sampling|sft_re[55] (
// Equation(s):
// \uut_vga_ctrl|Mux18~35  = \uut_vga_ctrl|Add2~3  & (B1_sft_re[55] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_re [39] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [55] = DFFEAS(\uut_vga_ctrl|Mux18~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [39]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_re [56]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~35 ),
	.regout(\uut_sampling|sft_re [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[55] .lut_mask = "cce2";
defparam \uut_sampling|sft_re[55] .operation_mode = "normal";
defparam \uut_sampling|sft_re[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y1_N0
cyclone_lcell \uut_sampling|sft_re[54] (
// Equation(s):
// \uut_sampling|sft_re [54] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [55]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[54] .lut_mask = "0000";
defparam \uut_sampling|sft_re[54] .operation_mode = "normal";
defparam \uut_sampling|sft_re[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N5
cyclone_lcell \uut_sampling|sft_re[53] (
// Equation(s):
// \uut_vga_ctrl|Mux18~2  = \uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [6]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_re [61] # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_re[53]))
// \uut_sampling|sft_re [53] = DFFEAS(\uut_vga_ctrl|Mux18~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_re [61]),
	.datac(\uut_sampling|sft_re [54]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~2 ),
	.regout(\uut_sampling|sft_re [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[53] .lut_mask = "44fa";
defparam \uut_sampling|sft_re[53] .operation_mode = "normal";
defparam \uut_sampling|sft_re[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N0
cyclone_lcell \uut_sampling|sft_re[37] (
// Equation(s):
// \uut_vga_ctrl|Mux18~4  = \uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [6]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_re [45] # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_re[37]))
// \uut_sampling|sft_re [37] = DFFEAS(\uut_vga_ctrl|Mux18~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_re [45]),
	.datac(\uut_sampling|sft_re [38]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~4 ),
	.regout(\uut_sampling|sft_re [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[37] .lut_mask = "44fa";
defparam \uut_sampling|sft_re[37] .operation_mode = "normal";
defparam \uut_sampling|sft_re[37] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[37] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y2_N3
cyclone_lcell \uut_sampling|sft_re[36] (
// Equation(s):
// \uut_sampling|sft_re [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[36] .lut_mask = "0000";
defparam \uut_sampling|sft_re[36] .operation_mode = "normal";
defparam \uut_sampling|sft_re[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y2_N1
cyclone_lcell \uut_sampling|sft_re[52] (
// Equation(s):
// \uut_vga_ctrl|Mux18~24  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [5] # B1_sft_re[52]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [5] & (\uut_sampling|sft_re [36])
// \uut_sampling|sft_re [52] = DFFEAS(\uut_vga_ctrl|Mux18~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [53]),
	.datad(\uut_sampling|sft_re [36]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~24 ),
	.regout(\uut_sampling|sft_re [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[52] .lut_mask = "b9a8";
defparam \uut_sampling|sft_re[52] .operation_mode = "normal";
defparam \uut_sampling|sft_re[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y1_N4
cyclone_lcell \uut_sampling|sft_re[3] (
// Equation(s):
// \uut_vga_ctrl|Mux18~34  = \uut_vga_ctrl|Mux18~33  & (\uut_sampling|sft_re [19] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux18~33  & (B1_sft_re[3] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [3] = DFFEAS(\uut_vga_ctrl|Mux18~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux18~33 ),
	.datab(\uut_sampling|sft_re [19]),
	.datac(\uut_sampling|sft_re [4]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~34 ),
	.regout(\uut_sampling|sft_re [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[3] .lut_mask = "d8aa";
defparam \uut_sampling|sft_re[3] .operation_mode = "normal";
defparam \uut_sampling|sft_re[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y1_N8
cyclone_lcell \uut_sampling|sft_re[2] (
// Equation(s):
// \uut_sampling|sft_re [2] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [3]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[2] .lut_mask = "0000";
defparam \uut_sampling|sft_re[2] .operation_mode = "normal";
defparam \uut_sampling|sft_re[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y1_N3
cyclone_lcell \uut_sampling|sft_re[51] (
// Equation(s):
// \uut_sampling|sft_re [51] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [52]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[51] .lut_mask = "0000";
defparam \uut_sampling|sft_re[51] .operation_mode = "normal";
defparam \uut_sampling|sft_re[51] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[51] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y1_N5
cyclone_lcell \uut_sampling|sft_re[35] (
// Equation(s):
// \uut_vga_ctrl|Mux18~36  = \uut_vga_ctrl|Mux18~35  & (\uut_sampling|sft_re [51] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux18~35  & (B1_sft_re[35] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [35] = DFFEAS(\uut_vga_ctrl|Mux18~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux18~35 ),
	.datab(\uut_sampling|sft_re [51]),
	.datac(\uut_sampling|sft_re [36]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~36 ),
	.regout(\uut_sampling|sft_re [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[35] .lut_mask = "d8aa";
defparam \uut_sampling|sft_re[35] .operation_mode = "normal";
defparam \uut_sampling|sft_re[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y3_N2
cyclone_lcell \uut_sampling|sft_re[34] (
// Equation(s):
// \uut_vga_ctrl|Mux18~15  = \uut_vga_ctrl|Mux18~14  & (\uut_sampling|sft_re [2] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux18~14  & (B1_sft_re[34] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [34] = DFFEAS(\uut_vga_ctrl|Mux18~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux18~14 ),
	.datab(\uut_sampling|sft_re [2]),
	.datac(\uut_sampling|sft_re [35]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~15 ),
	.regout(\uut_sampling|sft_re [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[34] .lut_mask = "d8aa";
defparam \uut_sampling|sft_re[34] .operation_mode = "normal";
defparam \uut_sampling|sft_re[34] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[34] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N2
cyclone_lcell \uut_sampling|sft_re[33] (
// Equation(s):
// \uut_vga_ctrl|Mux18~5  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~4  & \uut_sampling|sft_re [41] # !\uut_vga_ctrl|Mux18~4  & (B1_sft_re[33])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~4 )
// \uut_sampling|sft_re [33] = DFFEAS(\uut_vga_ctrl|Mux18~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_re [41]),
	.datac(\uut_sampling|sft_re [34]),
	.datad(\uut_vga_ctrl|Mux18~4 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~5 ),
	.regout(\uut_sampling|sft_re [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[33] .lut_mask = "dda0";
defparam \uut_sampling|sft_re[33] .operation_mode = "normal";
defparam \uut_sampling|sft_re[33] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[33] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y2_N2
cyclone_lcell \uut_sampling|sft_re[32] (
// Equation(s):
// \uut_vga_ctrl|Mux18~25  = \uut_vga_ctrl|Mux18~24  & (\uut_sampling|sft_re [48] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux18~24  & \uut_vga_ctrl|x_cnt [5] & B1_sft_re[32]
// \uut_sampling|sft_re [32] = DFFEAS(\uut_vga_ctrl|Mux18~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux18~24 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [33]),
	.datad(\uut_sampling|sft_re [48]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~25 ),
	.regout(\uut_sampling|sft_re [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[32] .lut_mask = "ea62";
defparam \uut_sampling|sft_re[32] .operation_mode = "normal";
defparam \uut_sampling|sft_re[32] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[32] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y3_N6
cyclone_lcell \uut_sampling|sft_re[58] (
// Equation(s):
// \uut_vga_ctrl|Mux18~18  = \uut_vga_ctrl|Mux18~17  & (\uut_sampling|sft_re [26] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux18~17  & (B1_sft_re[58] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [58] = DFFEAS(\uut_vga_ctrl|Mux18~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux18~17 ),
	.datab(\uut_sampling|sft_re [26]),
	.datac(\uut_sampling|sft_re [59]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~18 ),
	.regout(\uut_sampling|sft_re [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[58] .lut_mask = "d8aa";
defparam \uut_sampling|sft_re[58] .operation_mode = "normal";
defparam \uut_sampling|sft_re[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y3_N4
cyclone_lcell \uut_sampling|sft_re[57] (
// Equation(s):
// \uut_sampling|sft_re [57] = DFFEAS(\uut_sampling|sft_re [58], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[57] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[57] .operation_mode = "normal";
defparam \uut_sampling|sft_re[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[57] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y3_N4
cyclone_lcell \uut_sampling|sft_re[50] (
// Equation(s):
// \uut_vga_ctrl|Mux18~11  = \uut_vga_ctrl|Mux18~10  & (\uut_sampling|sft_re [18] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux18~10  & (B1_sft_re[50] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_re [50] = DFFEAS(\uut_vga_ctrl|Mux18~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [18]),
	.datab(\uut_vga_ctrl|Mux18~10 ),
	.datac(\uut_sampling|sft_re [51]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~11 ),
	.regout(\uut_sampling|sft_re [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[50] .lut_mask = "b8cc";
defparam \uut_sampling|sft_re[50] .operation_mode = "normal";
defparam \uut_sampling|sft_re[50] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[50] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N1
cyclone_lcell \uut_sampling|sft_re[49] (
// Equation(s):
// \uut_vga_ctrl|Mux18~3  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~2  & \uut_sampling|sft_re [57] # !\uut_vga_ctrl|Mux18~2  & (B1_sft_re[49])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~2 )
// \uut_sampling|sft_re [49] = DFFEAS(\uut_vga_ctrl|Mux18~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_sampling|sft_re [57]),
	.datac(\uut_sampling|sft_re [50]),
	.datad(\uut_vga_ctrl|Mux18~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~3 ),
	.regout(\uut_sampling|sft_re [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[49] .lut_mask = "dda0";
defparam \uut_sampling|sft_re[49] .operation_mode = "normal";
defparam \uut_sampling|sft_re[49] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[49] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y3_N9
cyclone_lcell \uut_sampling|sft_re[48] (
// Equation(s):
// \uut_sampling|sft_re [48] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [49]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[48] .lut_mask = "0000";
defparam \uut_sampling|sft_re[48] .operation_mode = "normal";
defparam \uut_sampling|sft_re[48] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[48] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y3_N8
cyclone_lcell \uut_sampling|sft_re[46] (
// Equation(s):
// \uut_sampling|sft_re [46] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [47]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[46] .lut_mask = "0000";
defparam \uut_sampling|sft_re[46] .operation_mode = "normal";
defparam \uut_sampling|sft_re[46] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[46] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y3_N7
cyclone_lcell \uut_sampling|sft_re[45] (
// Equation(s):
// \uut_sampling|sft_re [45] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [46]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[45] .lut_mask = "0000";
defparam \uut_sampling|sft_re[45] .operation_mode = "normal";
defparam \uut_sampling|sft_re[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y3_N6
cyclone_lcell \uut_sampling|sft_re[44] (
// Equation(s):
// \uut_sampling|sft_re [44] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_re [45]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[44] .lut_mask = "0000";
defparam \uut_sampling|sft_re[44] .operation_mode = "normal";
defparam \uut_sampling|sft_re[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y3_N1
cyclone_lcell \uut_sampling|sft_re[59] (
// Equation(s):
// \uut_sampling|sft_re [59] = DFFEAS(\uut_sampling|sft_re [60], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_re [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_re [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[59] .lut_mask = "ff00";
defparam \uut_sampling|sft_re[59] .operation_mode = "normal";
defparam \uut_sampling|sft_re[59] .output_mode = "reg_only";
defparam \uut_sampling|sft_re[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[59] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_re[59] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y3_N1
cyclone_lcell \uut_vga_ctrl|Mux18~37 (
// Equation(s):
// \uut_vga_ctrl|Mux18~37_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux18~34  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux18~36 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~34 ),
	.datab(\uut_vga_ctrl|Mux18~36 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~37 .lut_mask = "fa0c";
defparam \uut_vga_ctrl|Mux18~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y3_N6
cyclone_lcell \uut_vga_ctrl|Mux18~40 (
// Equation(s):
// \uut_vga_ctrl|Mux18~40_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux18~37_combout  & (\uut_vga_ctrl|Mux18~39 ) # !\uut_vga_ctrl|Mux18~37_combout  & \uut_vga_ctrl|Mux18~32 ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux18~37_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~32 ),
	.datab(\uut_vga_ctrl|Mux18~39 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux18~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~40 .lut_mask = "cfa0";
defparam \uut_vga_ctrl|Mux18~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y2_N6
cyclone_lcell \uut_sampling|sft_re[1] (
// Equation(s):
// \uut_vga_ctrl|Mux18~1  = \uut_vga_ctrl|Mux18~0  & (\uut_sampling|sft_re [9] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux18~0  & \uut_vga_ctrl|x_cnt [5] & B1_sft_re[1]
// \uut_sampling|sft_re [1] = DFFEAS(\uut_vga_ctrl|Mux18~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_re [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux18~0 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [2]),
	.datad(\uut_sampling|sft_re [9]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~1 ),
	.regout(\uut_sampling|sft_re [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[1] .lut_mask = "ea62";
defparam \uut_sampling|sft_re[1] .operation_mode = "normal";
defparam \uut_sampling|sft_re[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_re[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y2_N7
cyclone_lcell \uut_vga_ctrl|Mux18~6 (
// Equation(s):
// \uut_vga_ctrl|Mux18~6_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux18~3  # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux18~5  & !\uut_vga_ctrl|Add2~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~3 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Mux18~5 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~6 .lut_mask = "ccb8";
defparam \uut_vga_ctrl|Mux18~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y2_N6
cyclone_lcell \uut_vga_ctrl|Mux18~9 (
// Equation(s):
// \uut_vga_ctrl|Mux18~9_combout  = \uut_vga_ctrl|Mux18~6_combout  & (\uut_vga_ctrl|Mux18~8  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux18~6_combout  & (\uut_vga_ctrl|Mux18~1  & \uut_vga_ctrl|Add2~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~8 ),
	.datab(\uut_vga_ctrl|Mux18~1 ),
	.datac(\uut_vga_ctrl|Mux18~6_combout ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~9 .lut_mask = "acf0";
defparam \uut_vga_ctrl|Mux18~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y3_N9
cyclone_lcell \uut_vga_ctrl|Mux18~16 (
// Equation(s):
// \uut_vga_ctrl|Mux18~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux18~13 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux18~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~15 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux18~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~16 .lut_mask = "f2c2";
defparam \uut_vga_ctrl|Mux18~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y3_N8
cyclone_lcell \uut_vga_ctrl|Mux18~19 (
// Equation(s):
// \uut_vga_ctrl|Mux18~19_combout  = \uut_vga_ctrl|Mux18~16_combout  & (\uut_vga_ctrl|Mux18~18  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux18~16_combout  & \uut_vga_ctrl|Mux18~11  & \uut_vga_ctrl|Add2~3 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~16_combout ),
	.datab(\uut_vga_ctrl|Mux18~11 ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|Mux18~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~19 .lut_mask = "ea4a";
defparam \uut_vga_ctrl|Mux18~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y2_N0
cyclone_lcell \uut_sampling|sft_re[0] (
// Equation(s):
// \uut_vga_ctrl|Mux18~23  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~22  & \uut_sampling|sft_re [16] # !\uut_vga_ctrl|Mux18~22  & (B1_sft_re[0])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux18~22 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_re [16]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_re [1]),
	.datad(\uut_vga_ctrl|Mux18~22 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~23 ),
	.regout(\uut_sampling|sft_re [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_re[0] .lut_mask = "bbc0";
defparam \uut_sampling|sft_re[0] .operation_mode = "normal";
defparam \uut_sampling|sft_re[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_re[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_re[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_re[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y2_N4
cyclone_lcell \uut_vga_ctrl|Mux18~26 (
// Equation(s):
// \uut_vga_ctrl|Mux18~26_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux18~23 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux18~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~25 ),
	.datab(\uut_vga_ctrl|Mux18~23 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~26 .lut_mask = "fc0a";
defparam \uut_vga_ctrl|Mux18~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y2_N7
cyclone_lcell \uut_vga_ctrl|Mux18~29 (
// Equation(s):
// \uut_vga_ctrl|Mux18~29_combout  = \uut_vga_ctrl|Mux18~26_combout  & (\uut_vga_ctrl|Mux18~28  # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux18~26_combout  & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux18~21 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~28 ),
	.datab(\uut_vga_ctrl|Mux18~26_combout ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux18~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~29 .lut_mask = "bc8c";
defparam \uut_vga_ctrl|Mux18~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y3_N7
cyclone_lcell \uut_vga_ctrl|Mux18~30 (
// Equation(s):
// \uut_vga_ctrl|Mux18~30_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux18~19_combout  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux18~29_combout  & !\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~19_combout ),
	.datab(\uut_vga_ctrl|Mux18~29_combout ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~30 .lut_mask = "f0ac";
defparam \uut_vga_ctrl|Mux18~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y3_N8
cyclone_lcell \uut_vga_ctrl|Mux18~41 (
// Equation(s):
// \uut_vga_ctrl|Mux18~41_combout  = \uut_vga_ctrl|Mux18~30_combout  & (\uut_vga_ctrl|Mux18~40_combout  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux18~30_combout  & (\uut_vga_ctrl|Mux18~9_combout  & \uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux18~40_combout ),
	.datab(\uut_vga_ctrl|Mux18~9_combout ),
	.datac(\uut_vga_ctrl|Mux18~30_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux18~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux18~41 .lut_mask = "acf0";
defparam \uut_vga_ctrl|Mux18~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux18~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux18~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux18~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux18~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N0
cyclone_lcell \uut_vga_ctrl|always9~68 (
// Equation(s):
// \uut_vga_ctrl|always9~68_combout  = \uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|Mux18~41_combout  & !\uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|Mux18~41_combout ),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~68 .lut_mask = "0808";
defparam \uut_vga_ctrl|always9~68 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~68 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~68 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~68 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~68 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y4_N4
cyclone_lcell \uut_vga_ctrl|always9~65 (
// Equation(s):
// \uut_vga_ctrl|always9~65_combout  = \uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|always9~48_combout  & \uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|comb~74_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [7]),
	.datab(\uut_vga_ctrl|always9~48_combout ),
	.datac(\uut_vga_ctrl|y_cnt [5]),
	.datad(\uut_vga_ctrl|comb~74_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~65 .lut_mask = "8000";
defparam \uut_vga_ctrl|always9~65 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~65 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~65 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~65 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~65 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y11_N1
cyclone_lcell \uut_sampling|sft_r1[33] (
// Equation(s):
// \uut_sampling|sft_r1 [33] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [34]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[33] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N3
cyclone_lcell \uut_sampling|sft_r1[32] (
// Equation(s):
// \uut_sampling|sft_r1 [32] = DFFEAS(\uut_sampling|sft_r1 [33], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[32] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[32] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y11_N6
cyclone_lcell \uut_sampling|sft_r1[48] (
// Equation(s):
// \uut_vga_ctrl|Mux5~4  = \uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Add2~3  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3  & B1_sft_r1[48] # !\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r1 [32]))
// \uut_sampling|sft_r1 [48] = DFFEAS(\uut_vga_ctrl|Mux5~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r1 [49]),
	.datad(\uut_sampling|sft_r1 [32]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~4 ),
	.regout(\uut_sampling|sft_r1 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[48] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r1[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y11_N6
cyclone_lcell \uut_sampling|sft_r1[50] (
// Equation(s):
// \uut_vga_ctrl|Mux5~0  = \uut_vga_ctrl|Add2~3  & (B1_sft_r1[50] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r1 [34] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r1 [50] = DFFEAS(\uut_vga_ctrl|Mux5~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r1 [34]),
	.datac(\uut_sampling|sft_r1 [51]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~0 ),
	.regout(\uut_sampling|sft_r1 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[50] .lut_mask = "aae4";
defparam \uut_sampling|sft_r1[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[50] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[50] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y12_N7
cyclone_lcell \uut_sampling|sft_r1[46] (
// Equation(s):
// \uut_vga_ctrl|Mux5~20  = \uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & B1_sft_r1[46] # !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r1 [38]))
// \uut_sampling|sft_r1 [46] = DFFEAS(\uut_vga_ctrl|Mux5~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r1 [47]),
	.datad(\uut_sampling|sft_r1 [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~20 ),
	.regout(\uut_sampling|sft_r1 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[46] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r1[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y12_N9
cyclone_lcell \uut_sampling|sft_r1[45] (
// Equation(s):
// \uut_sampling|sft_r1 [45] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [46]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[45] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y12_N5
cyclone_lcell \uut_sampling|sft_r1[44] (
// Equation(s):
// \uut_vga_ctrl|Mux5~24  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r1[44]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r1 [36])
// \uut_sampling|sft_r1 [44] = DFFEAS(\uut_vga_ctrl|Mux5~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r1 [36]),
	.datac(\uut_sampling|sft_r1 [45]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~24 ),
	.regout(\uut_sampling|sft_r1 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[44] .lut_mask = "fa44";
defparam \uut_sampling|sft_r1[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[44] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[44] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y11_N2
cyclone_lcell \uut_sampling|sft_r1[43] (
// Equation(s):
// \uut_vga_ctrl|Mux5~31  = \uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & B1_sft_r1[43] # !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r1 [35]))
// \uut_sampling|sft_r1 [43] = DFFEAS(\uut_vga_ctrl|Mux5~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r1 [44]),
	.datad(\uut_sampling|sft_r1 [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~31 ),
	.regout(\uut_sampling|sft_r1 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[43] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r1[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y11_N2
cyclone_lcell \uut_sampling|sft_r1[42] (
// Equation(s):
// \uut_vga_ctrl|Mux5~1  = \uut_vga_ctrl|Mux5~0  & (\uut_sampling|sft_r1 [58] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux5~0  & \uut_vga_ctrl|Add2~2  & B1_sft_r1[42]
// \uut_sampling|sft_r1 [42] = DFFEAS(\uut_vga_ctrl|Mux5~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux5~0 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r1 [43]),
	.datad(\uut_sampling|sft_r1 [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~1 ),
	.regout(\uut_sampling|sft_r1 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[42] .lut_mask = "ea62";
defparam \uut_sampling|sft_r1[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N5
cyclone_lcell \uut_sampling|sft_r1[41] (
// Equation(s):
// \uut_vga_ctrl|Mux5~35  = \uut_vga_ctrl|Add2~2  & (B1_sft_r1[41] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r1 [33] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r1 [41] = DFFEAS(\uut_vga_ctrl|Mux5~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [33]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r1 [42]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~35 ),
	.regout(\uut_sampling|sft_r1 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[41] .lut_mask = "cce2";
defparam \uut_sampling|sft_r1[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[41] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[41] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N7
cyclone_lcell \uut_sampling|sft_r1[40] (
// Equation(s):
// \uut_vga_ctrl|Mux5~5  = \uut_vga_ctrl|Mux5~4  & (\uut_sampling|sft_r1 [56] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux5~4  & (B1_sft_r1[40] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r1 [40] = DFFEAS(\uut_vga_ctrl|Mux5~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [56]),
	.datab(\uut_vga_ctrl|Mux5~4 ),
	.datac(\uut_sampling|sft_r1 [41]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~5 ),
	.regout(\uut_sampling|sft_r1 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[40] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r1[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[40] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[40] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y10_N5
cyclone_lcell \uut_sampling|sft_r1[39] (
// Equation(s):
// \uut_sampling|sft_r1 [39] = DFFEAS(\uut_sampling|sft_r1 [40], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[39] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[39] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y10_N6
cyclone_lcell \uut_sampling|sft_r1[38] (
// Equation(s):
// \uut_sampling|sft_r1 [38] = DFFEAS(\uut_sampling|sft_r1 [39], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [39]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[38] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[38] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y10_N4
cyclone_lcell \uut_sampling|sft_r1[37] (
// Equation(s):
// \uut_sampling|sft_r1 [37] = DFFEAS(\uut_sampling|sft_r1 [38], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[37] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[37] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y10_N8
cyclone_lcell \uut_sampling|sft_r1[36] (
// Equation(s):
// \uut_sampling|sft_r1 [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[36] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y11_N9
cyclone_lcell \uut_sampling|sft_r1[35] (
// Equation(s):
// \uut_sampling|sft_r1 [35] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [36]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[35] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[35] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[35] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y11_N8
cyclone_lcell \uut_sampling|sft_r1[34] (
// Equation(s):
// \uut_sampling|sft_r1 [34] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [35]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[34] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[34] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[34] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N2
cyclone_lcell \uut_sampling|sft_r1[49] (
// Equation(s):
// \uut_sampling|sft_r1 [49] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [50]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[49] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N9
cyclone_lcell \uut_sampling|sft_r1[47] (
// Equation(s):
// \uut_sampling|sft_r1 [47] = DFFEAS(\uut_sampling|sft_r1 [48], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [48]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[47] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[47] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[47] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[47] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y12_N7
cyclone_lcell \uut_sampling|sft_r1[15] (
// Equation(s):
// \uut_vga_ctrl|Mux5~17  = \uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r1[15] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r1 [47]))
// \uut_sampling|sft_r1 [15] = DFFEAS(\uut_vga_ctrl|Mux5~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r1 [16]),
	.datad(\uut_sampling|sft_r1 [47]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~17 ),
	.regout(\uut_sampling|sft_r1 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[15] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r1[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[15] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[15] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[15] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_110
cyclone_io \signal[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r1 [63]),
	.padio(signal[1]));
// synopsys translate_off
defparam \signal[1]~I .input_async_reset = "clear";
defparam \signal[1]~I .input_power_up = "low";
defparam \signal[1]~I .input_register_mode = "register";
defparam \signal[1]~I .input_sync_reset = "none";
defparam \signal[1]~I .oe_async_reset = "none";
defparam \signal[1]~I .oe_power_up = "low";
defparam \signal[1]~I .oe_register_mode = "none";
defparam \signal[1]~I .oe_sync_reset = "none";
defparam \signal[1]~I .operation_mode = "input";
defparam \signal[1]~I .output_async_reset = "none";
defparam \signal[1]~I .output_power_up = "low";
defparam \signal[1]~I .output_register_mode = "none";
defparam \signal[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X4_Y12_N8
cyclone_lcell \uut_sampling|sft_r1[31] (
// Equation(s):
// \uut_vga_ctrl|Mux5~18  = \uut_vga_ctrl|Mux5~17  & (B1_sft_r1[31] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux5~17  & \uut_sampling|sft_r1 [63] & (\uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r1 [31] = DFFEAS(\uut_vga_ctrl|Mux5~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux5~17 ),
	.datab(\uut_sampling|sft_r1 [63]),
	.datac(\uut_sampling|sft_r1 [32]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~18 ),
	.regout(\uut_sampling|sft_r1 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[31] .lut_mask = "e4aa";
defparam \uut_sampling|sft_r1[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[31] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[31] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y13_N6
cyclone_lcell \uut_sampling|sft_r1[30] (
// Equation(s):
// \uut_sampling|sft_r1 [30] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [31]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[30] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y13_N8
cyclone_lcell \uut_sampling|sft_r1[29] (
// Equation(s):
// \uut_sampling|sft_r1 [29] = DFFEAS(\uut_sampling|sft_r1 [30], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[29] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[29] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y13_N4
cyclone_lcell \uut_sampling|sft_r1[28] (
// Equation(s):
// \uut_sampling|sft_r1 [28] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [29]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[28] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[28] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[28] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y13_N2
cyclone_lcell \uut_sampling|sft_r1[27] (
// Equation(s):
// \uut_sampling|sft_r1 [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[27] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y13_N5
cyclone_lcell \uut_sampling|sft_r1[26] (
// Equation(s):
// \uut_sampling|sft_r1 [26] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [27]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[26] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y12_N8
cyclone_lcell \uut_sampling|sft_r1[25] (
// Equation(s):
// \uut_sampling|sft_r1 [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[25] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y13_N2
cyclone_lcell \uut_sampling|sft_r1[14] (
// Equation(s):
// \uut_sampling|sft_r1 [14] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [15]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[14] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[14] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[14] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y12_N4
cyclone_lcell \uut_sampling|sft_r1[13] (
// Equation(s):
// \uut_vga_ctrl|Mux5~12  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_r1[13]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r1 [45])
// \uut_sampling|sft_r1 [13] = DFFEAS(\uut_vga_ctrl|Mux5~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r1 [45]),
	.datac(\uut_sampling|sft_r1 [14]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~12 ),
	.regout(\uut_sampling|sft_r1 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[13] .lut_mask = "fa44";
defparam \uut_sampling|sft_r1[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y12_N9
cyclone_lcell \uut_sampling|sft_r1[62] (
// Equation(s):
// \uut_vga_ctrl|Mux5~27  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r1[62]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r1 [54])
// \uut_sampling|sft_r1 [62] = DFFEAS(\uut_vga_ctrl|Mux5~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [54]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r1 [63]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~27 ),
	.regout(\uut_sampling|sft_r1 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[62] .lut_mask = "fc22";
defparam \uut_sampling|sft_r1[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[62] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[62] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y12_N6
cyclone_lcell \uut_sampling|sft_r1[61] (
// Equation(s):
// \uut_vga_ctrl|Mux5~13  = \uut_vga_ctrl|Mux5~12  & (\uut_sampling|sft_r1 [29] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux5~12  & (B1_sft_r1[61] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r1 [61] = DFFEAS(\uut_vga_ctrl|Mux5~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [29]),
	.datab(\uut_vga_ctrl|Mux5~12 ),
	.datac(\uut_sampling|sft_r1 [62]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~13 ),
	.regout(\uut_sampling|sft_r1 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[61] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r1[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[61] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[61] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y12_N3
cyclone_lcell \uut_sampling|sft_r1[60] (
// Equation(s):
// \uut_vga_ctrl|Mux5~22  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (B1_sft_r1[60]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r1 [52])
// \uut_sampling|sft_r1 [60] = DFFEAS(\uut_vga_ctrl|Mux5~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r1 [52]),
	.datac(\uut_sampling|sft_r1 [61]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~22 ),
	.regout(\uut_sampling|sft_r1 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[60] .lut_mask = "fa44";
defparam \uut_sampling|sft_r1[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y11_N5
cyclone_lcell \uut_sampling|sft_r1[59] (
// Equation(s):
// \uut_vga_ctrl|Mux5~38  = \uut_vga_ctrl|Add2~2  & (B1_sft_r1[59] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r1 [51] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r1 [59] = DFFEAS(\uut_vga_ctrl|Mux5~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [51]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r1 [60]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~38 ),
	.regout(\uut_sampling|sft_r1 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[59] .lut_mask = "cce2";
defparam \uut_sampling|sft_r1[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[59] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[59] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y12_N2
cyclone_lcell \uut_sampling|sft_r1[20] (
// Equation(s):
// \uut_vga_ctrl|Mux5~23  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux5~22  & (\uut_sampling|sft_r1 [28]) # !\uut_vga_ctrl|Mux5~22  & B1_sft_r1[20]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux5~22 
// \uut_sampling|sft_r1 [20] = DFFEAS(\uut_vga_ctrl|Mux5~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux5~22 ),
	.datac(\uut_sampling|sft_r1 [21]),
	.datad(\uut_sampling|sft_r1 [28]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~23 ),
	.regout(\uut_sampling|sft_r1 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[20] .lut_mask = "ec64";
defparam \uut_sampling|sft_r1[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y11_N9
cyclone_lcell \uut_sampling|sft_r1[19] (
// Equation(s):
// \uut_vga_ctrl|Mux5~39  = \uut_vga_ctrl|Mux5~38  & (\uut_sampling|sft_r1 [27] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux5~38  & (B1_sft_r1[19] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r1 [19] = DFFEAS(\uut_vga_ctrl|Mux5~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [27]),
	.datab(\uut_vga_ctrl|Mux5~38 ),
	.datac(\uut_sampling|sft_r1 [20]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~39 ),
	.regout(\uut_sampling|sft_r1 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[19] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r1[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[19] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[19] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X2_Y13_N2
cyclone_lcell \uut_sampling|sft_r1[12] (
// Equation(s):
// \uut_sampling|sft_r1 [12] = DFFEAS(\uut_sampling|sft_r1 [13], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [13]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[12] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[12] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[12] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[12] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X2_Y13_N4
cyclone_lcell \uut_sampling|sft_r1[11] (
// Equation(s):
// \uut_sampling|sft_r1 [11] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [12]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[11] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y10_N2
cyclone_lcell \uut_sampling|sft_r1[7] (
// Equation(s):
// \uut_vga_ctrl|Mux5~10  = \uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r1[7] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r1 [39]))
// \uut_sampling|sft_r1 [7] = DFFEAS(\uut_vga_ctrl|Mux5~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r1 [8]),
	.datad(\uut_sampling|sft_r1 [39]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~10 ),
	.regout(\uut_sampling|sft_r1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[7] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r1[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[7] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[7] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y12_N8
cyclone_lcell \uut_sampling|sft_r1[6] (
// Equation(s):
// \uut_vga_ctrl|Mux5~21  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux5~20  & \uut_sampling|sft_r1 [14] # !\uut_vga_ctrl|Mux5~20  & (B1_sft_r1[6])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux5~20 )
// \uut_sampling|sft_r1 [6] = DFFEAS(\uut_vga_ctrl|Mux5~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_r1 [14]),
	.datac(\uut_sampling|sft_r1 [7]),
	.datad(\uut_vga_ctrl|Mux5~20 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~21 ),
	.regout(\uut_sampling|sft_r1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[6] .lut_mask = "dda0";
defparam \uut_sampling|sft_r1[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y12_N3
cyclone_lcell \uut_sampling|sft_r1[5] (
// Equation(s):
// \uut_vga_ctrl|Mux5~14  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_r1[5]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r1 [37])
// \uut_sampling|sft_r1 [5] = DFFEAS(\uut_vga_ctrl|Mux5~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r1 [37]),
	.datac(\uut_sampling|sft_r1 [6]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~14 ),
	.regout(\uut_sampling|sft_r1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[5] .lut_mask = "fa44";
defparam \uut_sampling|sft_r1[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y12_N4
cyclone_lcell \uut_sampling|sft_r1[4] (
// Equation(s):
// \uut_vga_ctrl|Mux5~25  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux5~24  & (\uut_sampling|sft_r1 [12]) # !\uut_vga_ctrl|Mux5~24  & B1_sft_r1[4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux5~24 
// \uut_sampling|sft_r1 [4] = DFFEAS(\uut_vga_ctrl|Mux5~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux5~24 ),
	.datac(\uut_sampling|sft_r1 [5]),
	.datad(\uut_sampling|sft_r1 [12]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~25 ),
	.regout(\uut_sampling|sft_r1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[4] .lut_mask = "ec64";
defparam \uut_sampling|sft_r1[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[4] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[4] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y11_N4
cyclone_lcell \uut_sampling|sft_r1[3] (
// Equation(s):
// \uut_vga_ctrl|Mux5~32  = \uut_vga_ctrl|Mux5~31  & (\uut_sampling|sft_r1 [11] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux5~31  & (B1_sft_r1[3] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r1 [3] = DFFEAS(\uut_vga_ctrl|Mux5~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux5~31 ),
	.datab(\uut_sampling|sft_r1 [11]),
	.datac(\uut_sampling|sft_r1 [4]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~32 ),
	.regout(\uut_sampling|sft_r1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[3] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r1[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y11_N3
cyclone_lcell \uut_sampling|sft_r1[2] (
// Equation(s):
// \uut_sampling|sft_r1 [2] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [3]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[2] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y11_N7
cyclone_lcell \uut_sampling|sft_r1[18] (
// Equation(s):
// \uut_vga_ctrl|Mux5~7  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  # B1_sft_r1[18]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r1 [2])
// \uut_sampling|sft_r1 [18] = DFFEAS(\uut_vga_ctrl|Mux5~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r1 [19]),
	.datad(\uut_sampling|sft_r1 [2]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~7 ),
	.regout(\uut_sampling|sft_r1 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[18] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r1[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[18] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[18] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y11_N5
cyclone_lcell \uut_sampling|sft_r1[57] (
// Equation(s):
// \uut_vga_ctrl|Mux5~33  = \uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & B1_sft_r1[57] # !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r1 [49]))
// \uut_sampling|sft_r1 [57] = DFFEAS(\uut_vga_ctrl|Mux5~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [58], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r1 [58]),
	.datad(\uut_sampling|sft_r1 [49]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~33 ),
	.regout(\uut_sampling|sft_r1 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[57] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r1[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[57] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[57] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[57] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y11_N0
cyclone_lcell \uut_sampling|sft_r1[17] (
// Equation(s):
// \uut_vga_ctrl|Mux5~34  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux5~33  & \uut_sampling|sft_r1 [25] # !\uut_vga_ctrl|Mux5~33  & (B1_sft_r1[17])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux5~33 )
// \uut_sampling|sft_r1 [17] = DFFEAS(\uut_vga_ctrl|Mux5~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [25]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r1 [18]),
	.datad(\uut_vga_ctrl|Mux5~33 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~34 ),
	.regout(\uut_sampling|sft_r1 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[17] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r1[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y11_N1
cyclone_lcell \uut_sampling|sft_r1[16] (
// Equation(s):
// \uut_sampling|sft_r1 [16] = DFFEAS(\uut_sampling|sft_r1 [17], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [17]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[16] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[16] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y11_N8
cyclone_lcell \uut_sampling|sft_r1[10] (
// Equation(s):
// \uut_vga_ctrl|Mux5~8  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux5~7  & \uut_sampling|sft_r1 [26] # !\uut_vga_ctrl|Mux5~7  & (B1_sft_r1[10])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux5~7 )
// \uut_sampling|sft_r1 [10] = DFFEAS(\uut_vga_ctrl|Mux5~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [26]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r1 [11]),
	.datad(\uut_vga_ctrl|Mux5~7 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~8 ),
	.regout(\uut_sampling|sft_r1 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[10] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r1[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N1
cyclone_lcell \uut_sampling|sft_r1[9] (
// Equation(s):
// \uut_sampling|sft_r1 [9] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [10]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[9] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[9] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[9] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N8
cyclone_lcell \uut_sampling|sft_r1[1] (
// Equation(s):
// \uut_vga_ctrl|Mux5~36  = \uut_vga_ctrl|Mux5~35  & (\uut_sampling|sft_r1 [9] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux5~35  & (B1_sft_r1[1] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r1 [1] = DFFEAS(\uut_vga_ctrl|Mux5~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [9]),
	.datab(\uut_vga_ctrl|Mux5~35 ),
	.datac(\uut_sampling|sft_r1 [2]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~36 ),
	.regout(\uut_sampling|sft_r1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[1] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r1[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N0
cyclone_lcell \uut_sampling|sft_r1[0] (
// Equation(s):
// \uut_vga_ctrl|Mux5~2  = \uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r1 [16] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (B1_sft_r1[0] & !\uut_vga_ctrl|Add2~2 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [16]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r1 [1]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~2 ),
	.regout(\uut_sampling|sft_r1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[0] .lut_mask = "ccb8";
defparam \uut_sampling|sft_r1[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r1[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y12_N5
cyclone_lcell \uut_sampling|sft_r1[24] (
// Equation(s):
// \uut_sampling|sft_r1 [24] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [25]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[24] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[24] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[24] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y11_N4
cyclone_lcell \uut_sampling|sft_r1[8] (
// Equation(s):
// \uut_vga_ctrl|Mux5~3  = \uut_vga_ctrl|Mux5~2  & (\uut_sampling|sft_r1 [24] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux5~2  & (B1_sft_r1[8] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r1 [8] = DFFEAS(\uut_vga_ctrl|Mux5~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux5~2 ),
	.datab(\uut_sampling|sft_r1 [24]),
	.datac(\uut_sampling|sft_r1 [9]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~3 ),
	.regout(\uut_sampling|sft_r1 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[8] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r1[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[8] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[8] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y12_N9
cyclone_lcell \uut_sampling|sft_r1[23] (
// Equation(s):
// \uut_sampling|sft_r1 [23] = DFFEAS(\uut_sampling|sft_r1 [24], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [24]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[23] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[23] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[23] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[23] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y12_N1
cyclone_lcell \uut_sampling|sft_r1[55] (
// Equation(s):
// \uut_vga_ctrl|Mux5~11  = \uut_vga_ctrl|Mux5~10  & (\uut_sampling|sft_r1 [23] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux5~10  & (B1_sft_r1[55] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r1 [55] = DFFEAS(\uut_vga_ctrl|Mux5~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux5~10 ),
	.datab(\uut_sampling|sft_r1 [23]),
	.datac(\uut_sampling|sft_r1 [56]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~11 ),
	.regout(\uut_sampling|sft_r1 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[55] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r1[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X2_Y12_N2
cyclone_lcell \uut_sampling|sft_r1[54] (
// Equation(s):
// \uut_sampling|sft_r1 [54] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [55]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[54] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y12_N0
cyclone_lcell \uut_sampling|sft_r1[22] (
// Equation(s):
// \uut_vga_ctrl|Mux5~28  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux5~27  & (\uut_sampling|sft_r1 [30]) # !\uut_vga_ctrl|Mux5~27  & B1_sft_r1[22]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux5~27 
// \uut_sampling|sft_r1 [22] = DFFEAS(\uut_vga_ctrl|Mux5~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux5~27 ),
	.datac(\uut_sampling|sft_r1 [23]),
	.datad(\uut_sampling|sft_r1 [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~28 ),
	.regout(\uut_sampling|sft_r1 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[22] .lut_mask = "ec64";
defparam \uut_sampling|sft_r1[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y13_N2
cyclone_lcell \uut_sampling|sft_r1[21] (
// Equation(s):
// \uut_sampling|sft_r1 [21] = DFFEAS(\uut_sampling|sft_r1 [22], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [22]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[21] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[21] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[21] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[21] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y12_N5
cyclone_lcell \uut_sampling|sft_r1[53] (
// Equation(s):
// \uut_vga_ctrl|Mux5~15  = \uut_vga_ctrl|Mux5~14  & (\uut_sampling|sft_r1 [21] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux5~14  & (B1_sft_r1[53] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r1 [53] = DFFEAS(\uut_vga_ctrl|Mux5~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r1 [21]),
	.datab(\uut_vga_ctrl|Mux5~14 ),
	.datac(\uut_sampling|sft_r1 [54]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~15 ),
	.regout(\uut_sampling|sft_r1 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[53] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r1[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r1[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r1[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y11_N7
cyclone_lcell \uut_sampling|sft_r1[52] (
// Equation(s):
// \uut_sampling|sft_r1 [52] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [53]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[52] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[52] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[52] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y11_N0
cyclone_lcell \uut_sampling|sft_r1[51] (
// Equation(s):
// \uut_sampling|sft_r1 [51] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r1 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r1 [52]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[51] .lut_mask = "0000";
defparam \uut_sampling|sft_r1[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[51] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[51] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y11_N3
cyclone_lcell \uut_sampling|sft_r1[58] (
// Equation(s):
// \uut_sampling|sft_r1 [58] = DFFEAS(\uut_sampling|sft_r1 [59], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [59]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[58] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[58] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[58] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[58] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y11_N6
cyclone_lcell \uut_sampling|sft_r1[56] (
// Equation(s):
// \uut_sampling|sft_r1 [56] = DFFEAS(\uut_sampling|sft_r1 [57], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r1 [57]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r1 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r1[56] .lut_mask = "ff00";
defparam \uut_sampling|sft_r1[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r1[56] .output_mode = "reg_only";
defparam \uut_sampling|sft_r1[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r1[56] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r1[56] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y11_N9
cyclone_lcell \uut_vga_ctrl|Mux5~6 (
// Equation(s):
// \uut_vga_ctrl|Mux5~6_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux5~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux5~5 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Mux5~5 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~6 .lut_mask = "f4a4";
defparam \uut_vga_ctrl|Mux5~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y11_N6
cyclone_lcell \uut_vga_ctrl|Mux5~9 (
// Equation(s):
// \uut_vga_ctrl|Mux5~9_combout  = \uut_vga_ctrl|Mux5~6_combout  & (\uut_vga_ctrl|Mux5~8  # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux5~6_combout  & (\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux5~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~6_combout ),
	.datab(\uut_vga_ctrl|Mux5~8 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~9 .lut_mask = "da8a";
defparam \uut_vga_ctrl|Mux5~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y12_N0
cyclone_lcell \uut_vga_ctrl|Mux5~16 (
// Equation(s):
// \uut_vga_ctrl|Mux5~16_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux5~13  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux5~15 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~13 ),
	.datab(\uut_vga_ctrl|Mux5~15 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~16 .lut_mask = "fa0c";
defparam \uut_vga_ctrl|Mux5~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y12_N2
cyclone_lcell \uut_vga_ctrl|Mux5~19 (
// Equation(s):
// \uut_vga_ctrl|Mux5~19_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux5~16_combout  & (\uut_vga_ctrl|Mux5~18 ) # !\uut_vga_ctrl|Mux5~16_combout  & \uut_vga_ctrl|Mux5~11 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux5~16_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~11 ),
	.datab(\uut_vga_ctrl|Mux5~18 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux5~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~19 .lut_mask = "cfa0";
defparam \uut_vga_ctrl|Mux5~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y12_N1
cyclone_lcell \uut_vga_ctrl|Mux5~26 (
// Equation(s):
// \uut_vga_ctrl|Mux5~26_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux5~23  # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux5~25  & !\uut_vga_ctrl|x_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~23 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Mux5~25 ),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~26 .lut_mask = "ccb8";
defparam \uut_vga_ctrl|Mux5~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y12_N6
cyclone_lcell \uut_vga_ctrl|Mux5~29 (
// Equation(s):
// \uut_vga_ctrl|Mux5~29_combout  = \uut_vga_ctrl|Mux5~26_combout  & (\uut_vga_ctrl|Mux5~28  # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux5~26_combout  & (\uut_vga_ctrl|Mux5~21  & \uut_vga_ctrl|x_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~26_combout ),
	.datab(\uut_vga_ctrl|Mux5~28 ),
	.datac(\uut_vga_ctrl|Mux5~21 ),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~29 .lut_mask = "d8aa";
defparam \uut_vga_ctrl|Mux5~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y11_N4
cyclone_lcell \uut_vga_ctrl|Mux5~30 (
// Equation(s):
// \uut_vga_ctrl|Mux5~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux5~19_combout  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux5~29_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~19_combout ),
	.datab(\uut_vga_ctrl|Mux5~29_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~30 .lut_mask = "fa0c";
defparam \uut_vga_ctrl|Mux5~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y11_N2
cyclone_lcell \uut_vga_ctrl|Mux5~37 (
// Equation(s):
// \uut_vga_ctrl|Mux5~37_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux5~34 ) # !\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux5~36 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~36 ),
	.datab(\uut_vga_ctrl|Mux5~34 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~37 .lut_mask = "fc0a";
defparam \uut_vga_ctrl|Mux5~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y11_N5
cyclone_lcell \uut_vga_ctrl|Mux5~40 (
// Equation(s):
// \uut_vga_ctrl|Mux5~40_combout  = \uut_vga_ctrl|Mux5~37_combout  & (\uut_vga_ctrl|Mux5~39  # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux5~37_combout  & (\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux5~32 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~37_combout ),
	.datab(\uut_vga_ctrl|Mux5~39 ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Mux5~32 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~40 .lut_mask = "da8a";
defparam \uut_vga_ctrl|Mux5~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y11_N7
cyclone_lcell \uut_vga_ctrl|Mux5~41 (
// Equation(s):
// \uut_vga_ctrl|Mux5~41_combout  = \uut_vga_ctrl|Mux5~30_combout  & (\uut_vga_ctrl|Mux5~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux5~30_combout  & \uut_vga_ctrl|Mux5~9_combout  & \uut_vga_ctrl|x_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux5~9_combout ),
	.datab(\uut_vga_ctrl|Mux5~30_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|Mux5~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux5~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux5~41 .lut_mask = "ec2c";
defparam \uut_vga_ctrl|Mux5~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux5~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux5~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux5~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux5~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N9
cyclone_lcell \uut_vga_ctrl|always9~71 (
// Equation(s):
// \uut_vga_ctrl|always9~71_combout  = \uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|Mux5~41_combout  & \uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|Mux5~41_combout ),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~71 .lut_mask = "8080";
defparam \uut_vga_ctrl|always9~71 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~71 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~71 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~71 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~71 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y4_N8
cyclone_lcell \uut_vga_ctrl|always9~67 (
// Equation(s):
// \uut_vga_ctrl|always9~67_combout  = \uut_vga_ctrl|dis_topic~7_combout  & \uut_vga_ctrl|always9~48_combout  & \uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|y_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_topic~7_combout ),
	.datab(\uut_vga_ctrl|always9~48_combout ),
	.datac(\uut_vga_ctrl|y_cnt [5]),
	.datad(\uut_vga_ctrl|y_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~67 .lut_mask = "8000";
defparam \uut_vga_ctrl|always9~67 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~67 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~67 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~67 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~67 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_109
cyclone_io \signal[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_r0 [63]),
	.padio(signal[0]));
// synopsys translate_off
defparam \signal[0]~I .input_async_reset = "clear";
defparam \signal[0]~I .input_power_up = "low";
defparam \signal[0]~I .input_register_mode = "register";
defparam \signal[0]~I .input_sync_reset = "none";
defparam \signal[0]~I .oe_async_reset = "none";
defparam \signal[0]~I .oe_power_up = "low";
defparam \signal[0]~I .oe_register_mode = "none";
defparam \signal[0]~I .oe_sync_reset = "none";
defparam \signal[0]~I .operation_mode = "input";
defparam \signal[0]~I .output_async_reset = "none";
defparam \signal[0]~I .output_power_up = "low";
defparam \signal[0]~I .output_register_mode = "none";
defparam \signal[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X9_Y7_N5
cyclone_lcell \uut_sampling|sft_r0[25] (
// Equation(s):
// \uut_sampling|sft_r0 [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[25] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[25] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y7_N5
cyclone_lcell \uut_sampling|sft_r0[62] (
// Equation(s):
// \uut_vga_ctrl|Mux4~12  = \uut_vga_ctrl|Add2~2  & (B1_sft_r0[62] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r0 [54] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r0 [62] = DFFEAS(\uut_vga_ctrl|Mux4~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [54]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [63]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~12 ),
	.regout(\uut_sampling|sft_r0 [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[62] .lut_mask = "cce2";
defparam \uut_sampling|sft_r0[62] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[62] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[62] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y3_N2
cyclone_lcell \uut_sampling|sft_r0[61] (
// Equation(s):
// \uut_sampling|sft_r0 [61] = DFFEAS(\uut_sampling|sft_r0 [62], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [62]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[61] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[61] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[61] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y4_N3
cyclone_lcell \uut_sampling|sft_r0[60] (
// Equation(s):
// \uut_sampling|sft_r0 [60] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [61]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[60] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[60] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[60] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[60] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N9
cyclone_lcell \uut_sampling|sft_r0[59] (
// Equation(s):
// \uut_sampling|sft_r0 [59] = DFFEAS(\uut_sampling|sft_r0 [60], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[59] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[59] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[59] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[59] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[59] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y9_N2
cyclone_lcell \uut_sampling|sft_r0[58] (
// Equation(s):
// \uut_sampling|sft_r0 [58] = DFFEAS(\uut_sampling|sft_r0 [59], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [59]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[58] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[58] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[58] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[58] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[58] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y8_N6
cyclone_lcell \uut_sampling|sft_r0[9] (
// Equation(s):
// \uut_vga_ctrl|Mux4~7  = \uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r0[9] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r0 [41]))
// \uut_sampling|sft_r0 [9] = DFFEAS(\uut_vga_ctrl|Mux4~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r0 [10]),
	.datad(\uut_sampling|sft_r0 [41]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~7 ),
	.regout(\uut_sampling|sft_r0 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[9] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r0[9] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[9] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[9] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y8_N2
cyclone_lcell \uut_sampling|sft_r0[57] (
// Equation(s):
// \uut_vga_ctrl|Mux4~8  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux4~7  & \uut_sampling|sft_r0 [25] # !\uut_vga_ctrl|Mux4~7  & (B1_sft_r0[57])) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux4~7 )
// \uut_sampling|sft_r0 [57] = DFFEAS(\uut_vga_ctrl|Mux4~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [58], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r0 [25]),
	.datac(\uut_sampling|sft_r0 [58]),
	.datad(\uut_vga_ctrl|Mux4~7 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~8 ),
	.regout(\uut_sampling|sft_r0 [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[57] .lut_mask = "dda0";
defparam \uut_sampling|sft_r0[57] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[57] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[57] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[57] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y7_N2
cyclone_lcell \uut_sampling|sft_r0[24] (
// Equation(s):
// \uut_sampling|sft_r0 [24] = DFFEAS(\uut_sampling|sft_r0 [25], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [25]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[24] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[24] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[24] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[24] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[24] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y8_N5
cyclone_lcell \uut_sampling|sft_r0[56] (
// Equation(s):
// \uut_vga_ctrl|Mux4~3  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux4~2  & (\uut_sampling|sft_r0 [24]) # !\uut_vga_ctrl|Mux4~2  & B1_sft_r0[56]) # !\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux4~2 
// \uut_sampling|sft_r0 [56] = DFFEAS(\uut_vga_ctrl|Mux4~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux4~2 ),
	.datac(\uut_sampling|sft_r0 [57]),
	.datad(\uut_sampling|sft_r0 [24]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~3 ),
	.regout(\uut_sampling|sft_r0 [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[56] .lut_mask = "ec64";
defparam \uut_sampling|sft_r0[56] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y7_N0
cyclone_lcell \uut_sampling|sft_r0[55] (
// Equation(s):
// \uut_vga_ctrl|Mux4~17  = \uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r0 [63] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (B1_sft_r0[55] & !\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r0 [55] = DFFEAS(\uut_vga_ctrl|Mux4~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [63]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [56]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~17 ),
	.regout(\uut_sampling|sft_r0 [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[55] .lut_mask = "ccb8";
defparam \uut_sampling|sft_r0[55] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y5_N2
cyclone_lcell \uut_sampling|sft_r0[54] (
// Equation(s):
// \uut_sampling|sft_r0 [54] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [55]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[54] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[54] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N4
cyclone_lcell \uut_sampling|sft_r0[53] (
// Equation(s):
// \uut_vga_ctrl|Mux4~20  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3  & (B1_sft_r0[53]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r0 [37])
// \uut_sampling|sft_r0 [53] = DFFEAS(\uut_vga_ctrl|Mux4~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [37]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [54]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~20 ),
	.regout(\uut_sampling|sft_r0 [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[53] .lut_mask = "fc22";
defparam \uut_sampling|sft_r0[53] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N6
cyclone_lcell \uut_sampling|sft_r0[52] (
// Equation(s):
// \uut_vga_ctrl|Mux4~24  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3  & (B1_sft_r0[52]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r0 [36])
// \uut_sampling|sft_r0 [52] = DFFEAS(\uut_vga_ctrl|Mux4~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [36]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [53]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~24 ),
	.regout(\uut_sampling|sft_r0 [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[52] .lut_mask = "fc22";
defparam \uut_sampling|sft_r0[52] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N8
cyclone_lcell \uut_sampling|sft_r0[51] (
// Equation(s):
// \uut_vga_ctrl|Mux4~31  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  # B1_sft_r0[51]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_r0 [35])
// \uut_sampling|sft_r0 [51] = DFFEAS(\uut_vga_ctrl|Mux4~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [52]),
	.datad(\uut_sampling|sft_r0 [35]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~31 ),
	.regout(\uut_sampling|sft_r0 [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[51] .lut_mask = "b9a8";
defparam \uut_sampling|sft_r0[51] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N8
cyclone_lcell \uut_sampling|sft_r0[50] (
// Equation(s):
// \uut_vga_ctrl|Mux4~35  = \uut_vga_ctrl|Add2~3  & (B1_sft_r0[50] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r0 [34] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r0 [50] = DFFEAS(\uut_vga_ctrl|Mux4~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [34]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_r0 [51]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~35 ),
	.regout(\uut_sampling|sft_r0 [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[50] .lut_mask = "cce2";
defparam \uut_sampling|sft_r0[50] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[50] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[50] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X2_Y5_N4
cyclone_lcell \uut_sampling|sft_r0[15] (
// Equation(s):
// \uut_sampling|sft_r0 [15] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [16]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[15] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[15] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X2_Y5_N2
cyclone_lcell \uut_sampling|sft_r0[14] (
// Equation(s):
// \uut_sampling|sft_r0 [14] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [15]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[14] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[14] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[14] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[14] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y7_N4
cyclone_lcell \uut_sampling|sft_r0[46] (
// Equation(s):
// \uut_vga_ctrl|Mux4~14  = \uut_vga_ctrl|Add2~2  & (B1_sft_r0[46] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r0 [38] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r0 [46] = DFFEAS(\uut_vga_ctrl|Mux4~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [38]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [47]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~14 ),
	.regout(\uut_sampling|sft_r0 [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[46] .lut_mask = "cce2";
defparam \uut_sampling|sft_r0[46] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y8_N4
cyclone_lcell \uut_sampling|sft_r0[8] (
// Equation(s):
// \uut_vga_ctrl|Mux4~2  = \uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r0[8] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r0 [40]))
// \uut_sampling|sft_r0 [8] = DFFEAS(\uut_vga_ctrl|Mux4~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r0 [9]),
	.datad(\uut_sampling|sft_r0 [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~2 ),
	.regout(\uut_sampling|sft_r0 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[8] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r0[8] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[8] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[8] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y7_N8
cyclone_lcell \uut_sampling|sft_r0[47] (
// Equation(s):
// \uut_vga_ctrl|Mux4~10  = \uut_vga_ctrl|Add2~2  & (B1_sft_r0[47] # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_r0 [39] & (!\uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r0 [47] = DFFEAS(\uut_vga_ctrl|Mux4~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [39]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [48]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~10 ),
	.regout(\uut_sampling|sft_r0 [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[47] .lut_mask = "cce2";
defparam \uut_sampling|sft_r0[47] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y7_N9
cyclone_lcell \uut_sampling|sft_r0[7] (
// Equation(s):
// \uut_vga_ctrl|Mux4~11  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux4~10  & \uut_sampling|sft_r0 [15] # !\uut_vga_ctrl|Mux4~10  & (B1_sft_r0[7])) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux4~10 )
// \uut_sampling|sft_r0 [7] = DFFEAS(\uut_vga_ctrl|Mux4~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [15]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r0 [8]),
	.datad(\uut_vga_ctrl|Mux4~10 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~11 ),
	.regout(\uut_sampling|sft_r0 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[7] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r0[7] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[7] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[7] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y7_N1
cyclone_lcell \uut_sampling|sft_r0[6] (
// Equation(s):
// \uut_vga_ctrl|Mux4~15  = \uut_vga_ctrl|Mux4~14  & (\uut_sampling|sft_r0 [14] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux4~14  & (B1_sft_r0[6] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r0 [6] = DFFEAS(\uut_vga_ctrl|Mux4~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [14]),
	.datab(\uut_vga_ctrl|Mux4~14 ),
	.datac(\uut_sampling|sft_r0 [7]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~15 ),
	.regout(\uut_sampling|sft_r0 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[6] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r0[6] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N1
cyclone_lcell \uut_sampling|sft_r0[5] (
// Equation(s):
// \uut_sampling|sft_r0 [5] = DFFEAS(\uut_sampling|sft_r0 [6], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [6]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[5] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[5] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[5] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[5] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N6
cyclone_lcell \uut_sampling|sft_r0[4] (
// Equation(s):
// \uut_sampling|sft_r0 [4] = DFFEAS(\uut_sampling|sft_r0 [5], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[4] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[4] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N0
cyclone_lcell \uut_sampling|sft_r0[3] (
// Equation(s):
// \uut_sampling|sft_r0 [3] = DFFEAS(\uut_sampling|sft_r0 [4], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[3] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[3] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[3] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[3] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[3] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N8
cyclone_lcell \uut_sampling|sft_r0[2] (
// Equation(s):
// \uut_sampling|sft_r0 [2] = DFFEAS(\uut_sampling|sft_r0 [3], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[2] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[2] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y7_N7
cyclone_lcell \uut_sampling|sft_r0[23] (
// Equation(s):
// \uut_vga_ctrl|Mux4~18  = \uut_vga_ctrl|Mux4~17  & (\uut_sampling|sft_r0 [31] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux4~17  & (B1_sft_r0[23] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r0 [23] = DFFEAS(\uut_vga_ctrl|Mux4~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [31]),
	.datab(\uut_vga_ctrl|Mux4~17 ),
	.datac(\uut_sampling|sft_r0 [24]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~18 ),
	.regout(\uut_sampling|sft_r0 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[23] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r0[23] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y7_N6
cyclone_lcell \uut_sampling|sft_r0[22] (
// Equation(s):
// \uut_vga_ctrl|Mux4~13  = \uut_vga_ctrl|Mux4~12  & (\uut_sampling|sft_r0 [30] # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux4~12  & (B1_sft_r0[22] & \uut_vga_ctrl|Add2~1_combout )
// \uut_sampling|sft_r0 [22] = DFFEAS(\uut_vga_ctrl|Mux4~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [30]),
	.datab(\uut_vga_ctrl|Mux4~12 ),
	.datac(\uut_sampling|sft_r0 [23]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~13 ),
	.regout(\uut_sampling|sft_r0 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[22] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r0[22] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N7
cyclone_lcell \uut_sampling|sft_r0[21] (
// Equation(s):
// \uut_vga_ctrl|Mux4~27  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3  & (B1_sft_r0[21]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r0 [5])
// \uut_sampling|sft_r0 [21] = DFFEAS(\uut_vga_ctrl|Mux4~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [5]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [22]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~27 ),
	.regout(\uut_sampling|sft_r0 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[21] .lut_mask = "fc22";
defparam \uut_sampling|sft_r0[21] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[21] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[21] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N9
cyclone_lcell \uut_sampling|sft_r0[20] (
// Equation(s):
// \uut_vga_ctrl|Mux4~22  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~3  & (B1_sft_r0[20]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r0 [4])
// \uut_sampling|sft_r0 [20] = DFFEAS(\uut_vga_ctrl|Mux4~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [4]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [21]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~22 ),
	.regout(\uut_sampling|sft_r0 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[20] .lut_mask = "fc22";
defparam \uut_sampling|sft_r0[20] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N2
cyclone_lcell \uut_sampling|sft_r0[19] (
// Equation(s):
// \uut_vga_ctrl|Mux4~38  = \uut_vga_ctrl|Add2~3  & (B1_sft_r0[19] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r0 [3] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r0 [19] = DFFEAS(\uut_vga_ctrl|Mux4~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r0 [3]),
	.datac(\uut_sampling|sft_r0 [20]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~38 ),
	.regout(\uut_sampling|sft_r0 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[19] .lut_mask = "aae4";
defparam \uut_sampling|sft_r0[19] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[19] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[19] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y8_N1
cyclone_lcell \uut_sampling|sft_r0[18] (
// Equation(s):
// \uut_vga_ctrl|Mux4~33  = \uut_vga_ctrl|Add2~3  & (B1_sft_r0[18] # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_r0 [2] & (!\uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r0 [18] = DFFEAS(\uut_vga_ctrl|Mux4~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r0 [2]),
	.datac(\uut_sampling|sft_r0 [19]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~33 ),
	.regout(\uut_sampling|sft_r0 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[18] .lut_mask = "aae4";
defparam \uut_sampling|sft_r0[18] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[18] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[18] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N7
cyclone_lcell \uut_sampling|sft_r0[17] (
// Equation(s):
// \uut_sampling|sft_r0 [17] = DFFEAS(\uut_sampling|sft_r0 [18], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [18]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[17] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[17] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[17] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[17] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[17] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y5_N2
cyclone_lcell \uut_sampling|sft_r0[16] (
// Equation(s):
// \uut_sampling|sft_r0 [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[16] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[16] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N0
cyclone_lcell \uut_sampling|sft_r0[1] (
// Equation(s):
// \uut_vga_ctrl|Mux4~0  = \uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Add2~1_combout  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  & B1_sft_r0[1] # !\uut_vga_ctrl|Add2~1_combout  & (\uut_sampling|sft_r0 [33]))
// \uut_sampling|sft_r0 [1] = DFFEAS(\uut_vga_ctrl|Mux4~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r0 [2]),
	.datad(\uut_sampling|sft_r0 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~0 ),
	.regout(\uut_sampling|sft_r0 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[1] .lut_mask = "d9c8";
defparam \uut_sampling|sft_r0[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N3
cyclone_lcell \uut_sampling|sft_r0[0] (
// Equation(s):
// \uut_vga_ctrl|Mux4~4  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_r0[0] # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_r0 [32] & (!\uut_vga_ctrl|Add2~3 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [32]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_r0 [1]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~4 ),
	.regout(\uut_sampling|sft_r0 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[0] .lut_mask = "cce2";
defparam \uut_sampling|sft_r0[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r0[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N4
cyclone_lcell \uut_sampling|sft_r0[49] (
// Equation(s):
// \uut_vga_ctrl|Mux4~1  = \uut_vga_ctrl|Mux4~0  & (\uut_sampling|sft_r0 [17] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux4~0  & (B1_sft_r0[49] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r0 [49] = DFFEAS(\uut_vga_ctrl|Mux4~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [17]),
	.datab(\uut_vga_ctrl|Mux4~0 ),
	.datac(\uut_sampling|sft_r0 [50]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~1 ),
	.regout(\uut_sampling|sft_r0 [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[49] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r0[49] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[49] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[49] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N1
cyclone_lcell \uut_sampling|sft_r0[48] (
// Equation(s):
// \uut_vga_ctrl|Mux4~5  = \uut_vga_ctrl|Mux4~4  & (\uut_sampling|sft_r0 [16] # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux4~4  & (B1_sft_r0[48] & \uut_vga_ctrl|Add2~3 )
// \uut_sampling|sft_r0 [48] = DFFEAS(\uut_vga_ctrl|Mux4~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [16]),
	.datab(\uut_vga_ctrl|Mux4~4 ),
	.datac(\uut_sampling|sft_r0 [49]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~5 ),
	.regout(\uut_sampling|sft_r0 [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[48] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r0[48] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N7
cyclone_lcell \uut_sampling|sft_r0[45] (
// Equation(s):
// \uut_vga_ctrl|Mux4~21  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~20  & \uut_sampling|sft_r0 [61] # !\uut_vga_ctrl|Mux4~20  & (B1_sft_r0[45])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~20 )
// \uut_sampling|sft_r0 [45] = DFFEAS(\uut_vga_ctrl|Mux4~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [61]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [46]),
	.datad(\uut_vga_ctrl|Mux4~20 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~21 ),
	.regout(\uut_sampling|sft_r0 [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[45] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r0[45] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[45] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[45] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N0
cyclone_lcell \uut_sampling|sft_r0[44] (
// Equation(s):
// \uut_vga_ctrl|Mux4~25  = \uut_vga_ctrl|Mux4~24  & (\uut_sampling|sft_r0 [60] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux4~24  & \uut_vga_ctrl|Add2~2  & B1_sft_r0[44]
// \uut_sampling|sft_r0 [44] = DFFEAS(\uut_vga_ctrl|Mux4~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux4~24 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [45]),
	.datad(\uut_sampling|sft_r0 [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~25 ),
	.regout(\uut_sampling|sft_r0 [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[44] .lut_mask = "ea62";
defparam \uut_sampling|sft_r0[44] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[44] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[44] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N5
cyclone_lcell \uut_sampling|sft_r0[43] (
// Equation(s):
// \uut_vga_ctrl|Mux4~32  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~31  & \uut_sampling|sft_r0 [59] # !\uut_vga_ctrl|Mux4~31  & (B1_sft_r0[43])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~31 )
// \uut_sampling|sft_r0 [43] = DFFEAS(\uut_vga_ctrl|Mux4~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [59]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [44]),
	.datad(\uut_vga_ctrl|Mux4~31 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~32 ),
	.regout(\uut_sampling|sft_r0 [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[43] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r0[43] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y8_N0
cyclone_lcell \uut_sampling|sft_r0[42] (
// Equation(s):
// \uut_vga_ctrl|Mux4~36  = \uut_vga_ctrl|Mux4~35  & (\uut_sampling|sft_r0 [58] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux4~35  & (B1_sft_r0[42] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r0 [42] = DFFEAS(\uut_vga_ctrl|Mux4~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux4~35 ),
	.datab(\uut_sampling|sft_r0 [58]),
	.datac(\uut_sampling|sft_r0 [43]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~36 ),
	.regout(\uut_sampling|sft_r0 [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[42] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r0[42] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y8_N9
cyclone_lcell \uut_sampling|sft_r0[41] (
// Equation(s):
// \uut_sampling|sft_r0 [41] = DFFEAS(\uut_sampling|sft_r0 [42], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [42]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[41] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[41] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[41] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[41] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[41] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y8_N3
cyclone_lcell \uut_sampling|sft_r0[40] (
// Equation(s):
// \uut_sampling|sft_r0 [40] = DFFEAS(\uut_sampling|sft_r0 [41], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [41]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[40] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[40] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[40] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N4
cyclone_lcell \uut_sampling|sft_r0[39] (
// Equation(s):
// \uut_sampling|sft_r0 [39] = DFFEAS(\uut_sampling|sft_r0 [40], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[39] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[39] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[39] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N9
cyclone_lcell \uut_sampling|sft_r0[38] (
// Equation(s):
// \uut_sampling|sft_r0 [38] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [39]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[38] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[38] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y7_N6
cyclone_lcell \uut_sampling|sft_r0[37] (
// Equation(s):
// \uut_sampling|sft_r0 [37] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [38]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[37] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[37] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N2
cyclone_lcell \uut_sampling|sft_r0[36] (
// Equation(s):
// \uut_sampling|sft_r0 [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[36] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[36] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N1
cyclone_lcell \uut_sampling|sft_r0[35] (
// Equation(s):
// \uut_sampling|sft_r0 [35] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [36]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[35] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[35] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[35] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[35] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N9
cyclone_lcell \uut_sampling|sft_r0[34] (
// Equation(s):
// \uut_sampling|sft_r0 [34] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [35]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[34] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[34] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[34] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[34] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N5
cyclone_lcell \uut_sampling|sft_r0[33] (
// Equation(s):
// \uut_sampling|sft_r0 [33] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [34]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[33] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[33] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N6
cyclone_lcell \uut_sampling|sft_r0[32] (
// Equation(s):
// \uut_sampling|sft_r0 [32] = DFFEAS(\uut_sampling|sft_r0 [33], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [33]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[32] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[32] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[32] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X2_Y5_N6
cyclone_lcell \uut_sampling|sft_r0[31] (
// Equation(s):
// \uut_sampling|sft_r0 [31] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [32]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[31] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[31] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X2_Y5_N5
cyclone_lcell \uut_sampling|sft_r0[30] (
// Equation(s):
// \uut_sampling|sft_r0 [30] = DFFEAS(\uut_sampling|sft_r0 [31], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [31]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[30] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[30] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[30] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N3
cyclone_lcell \uut_sampling|sft_r0[29] (
// Equation(s):
// \uut_sampling|sft_r0 [29] = DFFEAS(\uut_sampling|sft_r0 [30], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[29] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[29] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[29] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N5
cyclone_lcell \uut_sampling|sft_r0[28] (
// Equation(s):
// \uut_sampling|sft_r0 [28] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_r0 [29]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[28] .lut_mask = "0000";
defparam \uut_sampling|sft_r0[28] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[28] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[28] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y4_N4
cyclone_lcell \uut_sampling|sft_r0[27] (
// Equation(s):
// \uut_sampling|sft_r0 [27] = DFFEAS(\uut_sampling|sft_r0 [28], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [28]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[27] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[27] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[27] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N8
cyclone_lcell \uut_sampling|sft_r0[26] (
// Equation(s):
// \uut_sampling|sft_r0 [26] = DFFEAS(\uut_sampling|sft_r0 [27], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_r0 [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_r0 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[26] .lut_mask = "ff00";
defparam \uut_sampling|sft_r0[26] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_r0[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_r0[26] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N4
cyclone_lcell \uut_sampling|sft_r0[13] (
// Equation(s):
// \uut_vga_ctrl|Mux4~28  = \uut_vga_ctrl|Mux4~27  & (\uut_sampling|sft_r0 [29] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux4~27  & (B1_sft_r0[13] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r0 [13] = DFFEAS(\uut_vga_ctrl|Mux4~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux4~27 ),
	.datab(\uut_sampling|sft_r0 [29]),
	.datac(\uut_sampling|sft_r0 [14]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~28 ),
	.regout(\uut_sampling|sft_r0 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[13] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r0[13] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y4_N6
cyclone_lcell \uut_sampling|sft_r0[12] (
// Equation(s):
// \uut_vga_ctrl|Mux4~23  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~22  & \uut_sampling|sft_r0 [28] # !\uut_vga_ctrl|Mux4~22  & (B1_sft_r0[12])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~22 )
// \uut_sampling|sft_r0 [12] = DFFEAS(\uut_vga_ctrl|Mux4~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_r0 [28]),
	.datac(\uut_sampling|sft_r0 [13]),
	.datad(\uut_vga_ctrl|Mux4~22 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~23 ),
	.regout(\uut_sampling|sft_r0 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[12] .lut_mask = "dda0";
defparam \uut_sampling|sft_r0[12] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N5
cyclone_lcell \uut_sampling|sft_r0[11] (
// Equation(s):
// \uut_vga_ctrl|Mux4~39  = \uut_vga_ctrl|Mux4~38  & (\uut_sampling|sft_r0 [27] # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux4~38  & (B1_sft_r0[11] & \uut_vga_ctrl|Add2~2 )
// \uut_sampling|sft_r0 [11] = DFFEAS(\uut_vga_ctrl|Mux4~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux4~38 ),
	.datab(\uut_sampling|sft_r0 [27]),
	.datac(\uut_sampling|sft_r0 [12]),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~39 ),
	.regout(\uut_sampling|sft_r0 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[11] .lut_mask = "d8aa";
defparam \uut_sampling|sft_r0[11] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[11] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[11] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y8_N7
cyclone_lcell \uut_sampling|sft_r0[10] (
// Equation(s):
// \uut_vga_ctrl|Mux4~34  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~33  & \uut_sampling|sft_r0 [26] # !\uut_vga_ctrl|Mux4~33  & (B1_sft_r0[10])) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~33 )
// \uut_sampling|sft_r0 [10] = DFFEAS(\uut_vga_ctrl|Mux4~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r0 [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r0 [26]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_r0 [11]),
	.datad(\uut_vga_ctrl|Mux4~33 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~34 ),
	.regout(\uut_sampling|sft_r0 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r0[10] .lut_mask = "bbc0";
defparam \uut_sampling|sft_r0[10] .operation_mode = "normal";
defparam \uut_sampling|sft_r0[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r0[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r0[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r0[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y4_N9
cyclone_lcell \uut_vga_ctrl|Mux4~6 (
// Equation(s):
// \uut_vga_ctrl|Mux4~6_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux4~3  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & (!\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux4~5 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux4~3 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux4~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~6 .lut_mask = "ada8";
defparam \uut_vga_ctrl|Mux4~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N7
cyclone_lcell \uut_vga_ctrl|Mux4~9 (
// Equation(s):
// \uut_vga_ctrl|Mux4~9_combout  = \uut_vga_ctrl|Mux4~6_combout  & (\uut_vga_ctrl|Mux4~8  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux4~6_combout  & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux4~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux4~6_combout ),
	.datab(\uut_vga_ctrl|Mux4~8 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~9 .lut_mask = "da8a";
defparam \uut_vga_ctrl|Mux4~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y7_N2
cyclone_lcell \uut_vga_ctrl|Mux4~16 (
// Equation(s):
// \uut_vga_ctrl|Mux4~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux4~13  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & (!\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux4~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux4~13 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux4~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~16 .lut_mask = "cbc8";
defparam \uut_vga_ctrl|Mux4~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y7_N3
cyclone_lcell \uut_vga_ctrl|Mux4~19 (
// Equation(s):
// \uut_vga_ctrl|Mux4~19_combout  = \uut_vga_ctrl|Mux4~16_combout  & (\uut_vga_ctrl|Mux4~18  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux4~16_combout  & \uut_vga_ctrl|Mux4~11  & \uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux4~16_combout ),
	.datab(\uut_vga_ctrl|Mux4~11 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux4~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~19 .lut_mask = "ea4a";
defparam \uut_vga_ctrl|Mux4~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N3
cyclone_lcell \uut_vga_ctrl|Mux4~26 (
// Equation(s):
// \uut_vga_ctrl|Mux4~26_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [3] # \uut_vga_ctrl|Mux4~23 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux4~25  & !\uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux4~25 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux4~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~26 .lut_mask = "aea4";
defparam \uut_vga_ctrl|Mux4~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N2
cyclone_lcell \uut_vga_ctrl|Mux4~29 (
// Equation(s):
// \uut_vga_ctrl|Mux4~29_combout  = \uut_vga_ctrl|Mux4~26_combout  & (\uut_vga_ctrl|Mux4~28  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux4~26_combout  & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux4~21 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux4~28 ),
	.datab(\uut_vga_ctrl|Mux4~26_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux4~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~29 .lut_mask = "bc8c";
defparam \uut_vga_ctrl|Mux4~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N0
cyclone_lcell \uut_vga_ctrl|Mux4~30 (
// Equation(s):
// \uut_vga_ctrl|Mux4~30_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux4~19_combout  # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux4~29_combout  & !\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Mux4~19_combout ),
	.datac(\uut_vga_ctrl|Mux4~29_combout ),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~30 .lut_mask = "aad8";
defparam \uut_vga_ctrl|Mux4~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y8_N8
cyclone_lcell \uut_vga_ctrl|Mux4~37 (
// Equation(s):
// \uut_vga_ctrl|Mux4~37_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|x_cnt [3] # \uut_vga_ctrl|Mux4~34 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux4~36  & !\uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux4~36 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux4~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~37 .lut_mask = "cec2";
defparam \uut_vga_ctrl|Mux4~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N8
cyclone_lcell \uut_vga_ctrl|Mux4~40 (
// Equation(s):
// \uut_vga_ctrl|Mux4~40_combout  = \uut_vga_ctrl|Mux4~37_combout  & (\uut_vga_ctrl|Mux4~39  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux4~37_combout  & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux4~32 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux4~37_combout ),
	.datab(\uut_vga_ctrl|Mux4~39 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux4~32 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~40 .lut_mask = "da8a";
defparam \uut_vga_ctrl|Mux4~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N1
cyclone_lcell \uut_vga_ctrl|Mux4~41 (
// Equation(s):
// \uut_vga_ctrl|Mux4~41_combout  = \uut_vga_ctrl|Mux4~30_combout  & (\uut_vga_ctrl|Mux4~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux4~30_combout  & \uut_vga_ctrl|Mux4~9_combout  & (\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux4~9_combout ),
	.datab(\uut_vga_ctrl|Mux4~30_combout ),
	.datac(\uut_vga_ctrl|Mux4~40_combout ),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux4~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux4~41 .lut_mask = "e2cc";
defparam \uut_vga_ctrl|Mux4~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux4~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux4~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux4~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux4~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N2
cyclone_lcell \uut_vga_ctrl|vga_rgb~86 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~86_combout  = \uut_vga_ctrl|always9~67_combout  & (\uut_vga_ctrl|always9~71_combout  # \uut_vga_ctrl|always9~46_combout  & !\uut_vga_ctrl|Mux4~41_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~71_combout ),
	.datab(\uut_vga_ctrl|always9~67_combout ),
	.datac(\uut_vga_ctrl|always9~46_combout ),
	.datad(\uut_vga_ctrl|Mux4~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~86 .lut_mask = "88c8";
defparam \uut_vga_ctrl|vga_rgb~86 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~86 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~86 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~86 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~86 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N3
cyclone_lcell \uut_vga_ctrl|vga_rgb~88 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~88_combout  = \uut_vga_ctrl|vga_rgb~87_combout  # \uut_vga_ctrl|vga_rgb~86_combout  # \uut_vga_ctrl|always9~68_combout  & \uut_vga_ctrl|always9~65_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|vga_rgb~87_combout ),
	.datab(\uut_vga_ctrl|always9~68_combout ),
	.datac(\uut_vga_ctrl|always9~65_combout ),
	.datad(\uut_vga_ctrl|vga_rgb~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~88 .lut_mask = "ffea";
defparam \uut_vga_ctrl|vga_rgb~88 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~88 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~88 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~88 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~88 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y4_N6
cyclone_lcell \uut_vga_ctrl|always9~0 (
// Equation(s):
// \uut_vga_ctrl|always9~0_combout  = !\uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|always9~67_combout  & \uut_vga_ctrl|Mux4~41_combout  & !\uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|always9~67_combout ),
	.datac(\uut_vga_ctrl|Mux4~41_combout ),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~0 .lut_mask = "0040";
defparam \uut_vga_ctrl|always9~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~0 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_124
cyclone_io \signal[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_rb [63]),
	.padio(signal[11]));
// synopsys translate_off
defparam \signal[11]~I .input_async_reset = "clear";
defparam \signal[11]~I .input_power_up = "low";
defparam \signal[11]~I .input_register_mode = "register";
defparam \signal[11]~I .input_sync_reset = "none";
defparam \signal[11]~I .oe_async_reset = "none";
defparam \signal[11]~I .oe_power_up = "low";
defparam \signal[11]~I .oe_register_mode = "none";
defparam \signal[11]~I .oe_sync_reset = "none";
defparam \signal[11]~I .operation_mode = "input";
defparam \signal[11]~I .output_async_reset = "none";
defparam \signal[11]~I .output_power_up = "low";
defparam \signal[11]~I .output_register_mode = "none";
defparam \signal[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X9_Y13_N4
cyclone_lcell \uut_sampling|sft_rb[62] (
// Equation(s):
// \uut_sampling|sft_rb [62] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [63]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[62] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[62] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y11_N9
cyclone_lcell \uut_sampling|sft_rb[30] (
// Equation(s):
// \uut_vga_ctrl|Mux15~17  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rb[30]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rb [62])
// \uut_sampling|sft_rb [30] = DFFEAS(\uut_vga_ctrl|Mux15~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [62]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [31]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~17 ),
	.regout(\uut_sampling|sft_rb [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[30] .lut_mask = "fc22";
defparam \uut_sampling|sft_rb[30] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[30] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[30] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y13_N2
cyclone_lcell \uut_sampling|sft_rb[29] (
// Equation(s):
// \uut_sampling|sft_rb [29] = DFFEAS(\uut_sampling|sft_rb [30], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[29] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[29] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[29] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y11_N2
cyclone_lcell \uut_sampling|sft_rb[55] (
// Equation(s):
// \uut_vga_ctrl|Mux15~35  = \uut_vga_ctrl|Add2~3  & (B1_sft_rb[55] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rb [39] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [55] = DFFEAS(\uut_vga_ctrl|Mux15~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [39]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rb [56]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~35 ),
	.regout(\uut_sampling|sft_rb [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[55] .lut_mask = "cce2";
defparam \uut_sampling|sft_rb[55] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N2
cyclone_lcell \uut_sampling|sft_rb[54] (
// Equation(s):
// \uut_sampling|sft_rb [54] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [55]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[54] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[54] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y13_N2
cyclone_lcell \uut_sampling|sft_rb[61] (
// Equation(s):
// \uut_sampling|sft_rb [61] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [62]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[61] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[61] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N5
cyclone_lcell \uut_sampling|sft_rb[53] (
// Equation(s):
// \uut_vga_ctrl|Mux15~2  = \uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_rb [61] & (!\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_rb[53] # \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [53] = DFFEAS(\uut_vga_ctrl|Mux15~2 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [61]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_sampling|sft_rb [54]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~2 ),
	.regout(\uut_sampling|sft_rb [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[53] .lut_mask = "33b8";
defparam \uut_sampling|sft_rb[53] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N7
cyclone_lcell \uut_sampling|sft_rb[22] (
// Equation(s):
// \uut_vga_ctrl|Mux15~10  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rb[22]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rb [54])
// \uut_sampling|sft_rb [22] = DFFEAS(\uut_vga_ctrl|Mux15~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [54]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [23]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~10 ),
	.regout(\uut_sampling|sft_rb [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[22] .lut_mask = "fc22";
defparam \uut_sampling|sft_rb[22] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y10_N5
cyclone_lcell \uut_sampling|sft_rb[45] (
// Equation(s):
// \uut_sampling|sft_rb [45] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [46]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[45] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[45] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y10_N2
cyclone_lcell \uut_sampling|sft_rb[37] (
// Equation(s):
// \uut_vga_ctrl|Mux15~4  = \uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [6] # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] & (\uut_sampling|sft_rb [45]) # !\uut_vga_ctrl|x_cnt [6] & B1_sft_rb[37])
// \uut_sampling|sft_rb [37] = DFFEAS(\uut_vga_ctrl|Mux15~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_sampling|sft_rb [38]),
	.datad(\uut_sampling|sft_rb [45]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~4 ),
	.regout(\uut_sampling|sft_rb [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[37] .lut_mask = "7632";
defparam \uut_sampling|sft_rb[37] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[37] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[37] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y10_N6
cyclone_lcell \uut_sampling|sft_rb[36] (
// Equation(s):
// \uut_sampling|sft_rb [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[36] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[36] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y12_N8
cyclone_lcell \uut_sampling|sft_rb[52] (
// Equation(s):
// \uut_vga_ctrl|Mux15~24  = \uut_vga_ctrl|Add2~3  & (B1_sft_rb[52] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rb [36] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [52] = DFFEAS(\uut_vga_ctrl|Mux15~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rb [36]),
	.datac(\uut_sampling|sft_rb [53]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~24 ),
	.regout(\uut_sampling|sft_rb [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[52] .lut_mask = "aae4";
defparam \uut_sampling|sft_rb[52] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[52] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[52] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y12_N6
cyclone_lcell \uut_sampling|sft_rb[51] (
// Equation(s):
// \uut_sampling|sft_rb [51] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [52]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[51] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[51] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[51] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[51] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y10_N8
cyclone_lcell \uut_sampling|sft_rb[5] (
// Equation(s):
// \uut_vga_ctrl|Mux15~0  = \uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [6] # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] & (\uut_sampling|sft_rb [13]) # !\uut_vga_ctrl|x_cnt [6] & B1_sft_rb[5])
// \uut_sampling|sft_rb [5] = DFFEAS(\uut_vga_ctrl|Mux15~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_sampling|sft_rb [6]),
	.datad(\uut_sampling|sft_rb [13]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~0 ),
	.regout(\uut_sampling|sft_rb [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[5] .lut_mask = "7632";
defparam \uut_sampling|sft_rb[5] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y10_N4
cyclone_lcell \uut_sampling|sft_rb[4] (
// Equation(s):
// \uut_sampling|sft_rb [4] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [5]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[4] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[4] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N9
cyclone_lcell \uut_sampling|sft_rb[21] (
// Equation(s):
// \uut_vga_ctrl|Mux15~7  = \uut_vga_ctrl|x_cnt [6] & \uut_sampling|sft_rb [29] & (!\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [6] & (B1_sft_rb[21] # \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [21] = DFFEAS(\uut_vga_ctrl|Mux15~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [29]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_sampling|sft_rb [22]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~7 ),
	.regout(\uut_sampling|sft_rb [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[21] .lut_mask = "33b8";
defparam \uut_sampling|sft_rb[21] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[21] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[21] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y12_N1
cyclone_lcell \uut_sampling|sft_rb[20] (
// Equation(s):
// \uut_vga_ctrl|Mux15~22  = \uut_vga_ctrl|Add2~3  & (B1_sft_rb[20] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rb [4] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [20] = DFFEAS(\uut_vga_ctrl|Mux15~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rb [4]),
	.datac(\uut_sampling|sft_rb [21]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~22 ),
	.regout(\uut_sampling|sft_rb [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[20] .lut_mask = "aae4";
defparam \uut_sampling|sft_rb[20] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y12_N2
cyclone_lcell \uut_sampling|sft_rb[19] (
// Equation(s):
// \uut_sampling|sft_rb [19] = DFFEAS(\uut_sampling|sft_rb [20], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [20]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[19] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[19] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[19] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y12_N4
cyclone_lcell \uut_sampling|sft_rb[18] (
// Equation(s):
// \uut_sampling|sft_rb [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[18] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[18] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y11_N7
cyclone_lcell \uut_sampling|sft_rb[50] (
// Equation(s):
// \uut_vga_ctrl|Mux15~11  = \uut_vga_ctrl|Mux15~10  & (\uut_sampling|sft_rb [18] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~10  & \uut_vga_ctrl|x_cnt [5] & B1_sft_rb[50]
// \uut_sampling|sft_rb [50] = DFFEAS(\uut_vga_ctrl|Mux15~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [51], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~10 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [51]),
	.datad(\uut_sampling|sft_rb [18]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~11 ),
	.regout(\uut_sampling|sft_rb [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[50] .lut_mask = "ea62";
defparam \uut_sampling|sft_rb[50] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[50] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[50] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[50] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N6
cyclone_lcell \uut_sampling|sft_rb[49] (
// Equation(s):
// \uut_vga_ctrl|Mux15~3  = \uut_vga_ctrl|Mux15~2  & (\uut_sampling|sft_rb [57] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~2  & (B1_sft_rb[49] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [49] = DFFEAS(\uut_vga_ctrl|Mux15~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~2 ),
	.datab(\uut_sampling|sft_rb [57]),
	.datac(\uut_sampling|sft_rb [50]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~3 ),
	.regout(\uut_sampling|sft_rb [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[49] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rb[49] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[49] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[49] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y12_N2
cyclone_lcell \uut_sampling|sft_rb[48] (
// Equation(s):
// \uut_sampling|sft_rb [48] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [49]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[48] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[48] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[48] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[48] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y11_N8
cyclone_lcell \uut_sampling|sft_rb[47] (
// Equation(s):
// \uut_vga_ctrl|Mux15~31  = \uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_rb [63] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & (B1_sft_rb[47] & !\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [47] = DFFEAS(\uut_vga_ctrl|Mux15~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [63]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rb [48]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~31 ),
	.regout(\uut_sampling|sft_rb [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[47] .lut_mask = "ccb8";
defparam \uut_sampling|sft_rb[47] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y10_N9
cyclone_lcell \uut_sampling|sft_rb[46] (
// Equation(s):
// \uut_sampling|sft_rb [46] = DFFEAS(\uut_sampling|sft_rb [47], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [47]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[46] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[46] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[46] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[46] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[46] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y11_N8
cyclone_lcell \uut_sampling|sft_rb[14] (
// Equation(s):
// \uut_vga_ctrl|Mux15~12  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rb[14]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rb [46])
// \uut_sampling|sft_rb [14] = DFFEAS(\uut_vga_ctrl|Mux15~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [46]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [15]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~12 ),
	.regout(\uut_sampling|sft_rb [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[14] .lut_mask = "fc22";
defparam \uut_sampling|sft_rb[14] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y10_N3
cyclone_lcell \uut_sampling|sft_rb[13] (
// Equation(s):
// \uut_sampling|sft_rb [13] = DFFEAS(\uut_sampling|sft_rb [14], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [14]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[13] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[13] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[13] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[13] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[13] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y12_N1
cyclone_lcell \uut_sampling|sft_rb[12] (
// Equation(s):
// \uut_sampling|sft_rb [12] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [13]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[12] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[12] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[12] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[12] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y12_N2
cyclone_lcell \uut_sampling|sft_rb[28] (
// Equation(s):
// \uut_vga_ctrl|Mux15~27  = \uut_vga_ctrl|Add2~3  & (B1_sft_rb[28] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rb [12] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [28] = DFFEAS(\uut_vga_ctrl|Mux15~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [12]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rb [29]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~27 ),
	.regout(\uut_sampling|sft_rb [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[28] .lut_mask = "cce2";
defparam \uut_sampling|sft_rb[28] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y10_N7
cyclone_lcell \uut_sampling|sft_rb[44] (
// Equation(s):
// \uut_sampling|sft_rb [44] = DFFEAS(\uut_sampling|sft_rb [45], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [45]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[44] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[44] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[44] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y12_N0
cyclone_lcell \uut_sampling|sft_rb[60] (
// Equation(s):
// \uut_vga_ctrl|Mux15~20  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~3  & (B1_sft_rb[60]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rb [44])
// \uut_sampling|sft_rb [60] = DFFEAS(\uut_vga_ctrl|Mux15~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [44]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [61]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~20 ),
	.regout(\uut_sampling|sft_rb [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[60] .lut_mask = "fc22";
defparam \uut_sampling|sft_rb[60] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y11_N2
cyclone_lcell \uut_sampling|sft_rb[59] (
// Equation(s):
// \uut_sampling|sft_rb [59] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [60]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[59] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[59] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[59] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[59] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y11_N3
cyclone_lcell \uut_sampling|sft_rb[43] (
// Equation(s):
// \uut_vga_ctrl|Mux15~32  = \uut_vga_ctrl|Mux15~31  & (\uut_sampling|sft_rb [59] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~31  & (B1_sft_rb[43] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [43] = DFFEAS(\uut_vga_ctrl|Mux15~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [59]),
	.datab(\uut_vga_ctrl|Mux15~31 ),
	.datac(\uut_sampling|sft_rb [44]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~32 ),
	.regout(\uut_sampling|sft_rb [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[43] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rb[43] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y11_N2
cyclone_lcell \uut_sampling|sft_rb[42] (
// Equation(s):
// \uut_vga_ctrl|Mux15~13  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux15~12  & \uut_sampling|sft_rb [10] # !\uut_vga_ctrl|Mux15~12  & (B1_sft_rb[42])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux15~12 )
// \uut_sampling|sft_rb [42] = DFFEAS(\uut_vga_ctrl|Mux15~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [10]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [43]),
	.datad(\uut_vga_ctrl|Mux15~12 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~13 ),
	.regout(\uut_sampling|sft_rb [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[42] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rb[42] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y11_N2
cyclone_lcell \uut_sampling|sft_rb[41] (
// Equation(s):
// \uut_sampling|sft_rb [41] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [42]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[41] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[41] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[41] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[41] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y11_N1
cyclone_lcell \uut_sampling|sft_rb[6] (
// Equation(s):
// \uut_vga_ctrl|Mux15~14  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rb[6]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rb [38])
// \uut_sampling|sft_rb [6] = DFFEAS(\uut_vga_ctrl|Mux15~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [38]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [7]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~14 ),
	.regout(\uut_sampling|sft_rb [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[6] .lut_mask = "fc22";
defparam \uut_sampling|sft_rb[6] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y11_N7
cyclone_lcell \uut_sampling|sft_rb[35] (
// Equation(s):
// \uut_vga_ctrl|Mux15~36  = \uut_vga_ctrl|Mux15~35  & (\uut_sampling|sft_rb [51] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~35  & (B1_sft_rb[35] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [35] = DFFEAS(\uut_vga_ctrl|Mux15~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~35 ),
	.datab(\uut_sampling|sft_rb [51]),
	.datac(\uut_sampling|sft_rb [36]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~36 ),
	.regout(\uut_sampling|sft_rb [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[35] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rb[35] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y12_N5
cyclone_lcell \uut_sampling|sft_rb[27] (
// Equation(s):
// \uut_sampling|sft_rb [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[27] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[27] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y12_N9
cyclone_lcell \uut_sampling|sft_rb[26] (
// Equation(s):
// \uut_sampling|sft_rb [26] = DFFEAS(\uut_sampling|sft_rb [27], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[26] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[26] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[26] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y12_N6
cyclone_lcell \uut_sampling|sft_rb[25] (
// Equation(s):
// \uut_sampling|sft_rb [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[25] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[25] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y12_N3
cyclone_lcell \uut_sampling|sft_rb[24] (
// Equation(s):
// \uut_sampling|sft_rb [24] = DFFEAS(\uut_sampling|sft_rb [25], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [25]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[24] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[24] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[24] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[24] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[24] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y11_N5
cyclone_lcell \uut_sampling|sft_rb[23] (
// Equation(s):
// \uut_vga_ctrl|Mux15~33  = \uut_vga_ctrl|Add2~3  & (B1_sft_rb[23] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rb [7] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [23] = DFFEAS(\uut_vga_ctrl|Mux15~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rb [7]),
	.datac(\uut_sampling|sft_rb [24]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~33 ),
	.regout(\uut_sampling|sft_rb [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[23] .lut_mask = "aae4";
defparam \uut_sampling|sft_rb[23] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y11_N6
cyclone_lcell \uut_sampling|sft_rb[3] (
// Equation(s):
// \uut_vga_ctrl|Mux15~34  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux15~33  & \uut_sampling|sft_rb [19] # !\uut_vga_ctrl|Mux15~33  & (B1_sft_rb[3])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux15~33 )
// \uut_sampling|sft_rb [3] = DFFEAS(\uut_vga_ctrl|Mux15~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [19]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [4]),
	.datad(\uut_vga_ctrl|Mux15~33 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~34 ),
	.regout(\uut_sampling|sft_rb [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[3] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rb[3] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y11_N0
cyclone_lcell \uut_sampling|sft_rb[2] (
// Equation(s):
// \uut_sampling|sft_rb [2] = DFFEAS(\uut_sampling|sft_rb [3], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[2] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[2] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y11_N6
cyclone_lcell \uut_sampling|sft_rb[34] (
// Equation(s):
// \uut_vga_ctrl|Mux15~15  = \uut_vga_ctrl|Mux15~14  & (\uut_sampling|sft_rb [2] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~14  & \uut_vga_ctrl|x_cnt [5] & B1_sft_rb[34]
// \uut_sampling|sft_rb [34] = DFFEAS(\uut_vga_ctrl|Mux15~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~14 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [35]),
	.datad(\uut_sampling|sft_rb [2]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~15 ),
	.regout(\uut_sampling|sft_rb [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[34] .lut_mask = "ea62";
defparam \uut_sampling|sft_rb[34] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[34] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[34] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N4
cyclone_lcell \uut_sampling|sft_rb[33] (
// Equation(s):
// \uut_vga_ctrl|Mux15~5  = \uut_vga_ctrl|Mux15~4  & (\uut_sampling|sft_rb [41] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~4  & (B1_sft_rb[33] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [33] = DFFEAS(\uut_vga_ctrl|Mux15~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~4 ),
	.datab(\uut_sampling|sft_rb [41]),
	.datac(\uut_sampling|sft_rb [34]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~5 ),
	.regout(\uut_sampling|sft_rb [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[33] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rb[33] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[33] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[33] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y12_N5
cyclone_lcell \uut_sampling|sft_rb[32] (
// Equation(s):
// \uut_vga_ctrl|Mux15~25  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux15~24  & \uut_sampling|sft_rb [48] # !\uut_vga_ctrl|Mux15~24  & (B1_sft_rb[32])) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux15~24 )
// \uut_sampling|sft_rb [32] = DFFEAS(\uut_vga_ctrl|Mux15~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [48]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [33]),
	.datad(\uut_vga_ctrl|Mux15~24 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~25 ),
	.regout(\uut_sampling|sft_rb [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[32] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rb[32] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[32] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[32] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y12_N0
cyclone_lcell \uut_sampling|sft_rb[31] (
// Equation(s):
// \uut_vga_ctrl|Mux15~38  = \uut_vga_ctrl|Add2~3  & (B1_sft_rb[31] # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rb [15] & (!\uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [31] = DFFEAS(\uut_vga_ctrl|Mux15~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [15]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rb [32]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~38 ),
	.regout(\uut_sampling|sft_rb [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[31] .lut_mask = "cce2";
defparam \uut_sampling|sft_rb[31] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[31] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[31] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y12_N4
cyclone_lcell \uut_sampling|sft_rb[11] (
// Equation(s):
// \uut_vga_ctrl|Mux15~39  = \uut_vga_ctrl|Mux15~38  & (\uut_sampling|sft_rb [27] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~38  & \uut_vga_ctrl|x_cnt [5] & B1_sft_rb[11]
// \uut_sampling|sft_rb [11] = DFFEAS(\uut_vga_ctrl|Mux15~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~38 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [12]),
	.datad(\uut_sampling|sft_rb [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~39 ),
	.regout(\uut_sampling|sft_rb [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[11] .lut_mask = "ea62";
defparam \uut_sampling|sft_rb[11] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[11] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[11] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y13_N2
cyclone_lcell \uut_sampling|sft_rb[10] (
// Equation(s):
// \uut_sampling|sft_rb [10] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [11]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[10] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[10] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[10] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[10] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y13_N7
cyclone_lcell \uut_sampling|sft_rb[9] (
// Equation(s):
// \uut_sampling|sft_rb [9] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [10]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[9] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[9] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[9] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[9] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y12_N7
cyclone_lcell \uut_sampling|sft_rb[8] (
// Equation(s):
// \uut_vga_ctrl|Mux15~28  = \uut_vga_ctrl|Mux15~27  & (\uut_sampling|sft_rb [24] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~27  & \uut_vga_ctrl|x_cnt [5] & B1_sft_rb[8]
// \uut_sampling|sft_rb [8] = DFFEAS(\uut_vga_ctrl|Mux15~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~27 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [9]),
	.datad(\uut_sampling|sft_rb [24]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~28 ),
	.regout(\uut_sampling|sft_rb [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[8] .lut_mask = "ea62";
defparam \uut_sampling|sft_rb[8] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[8] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[8] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y12_N8
cyclone_lcell \uut_sampling|sft_rb[7] (
// Equation(s):
// \uut_sampling|sft_rb [7] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [8]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[7] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[7] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[7] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[7] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N3
cyclone_lcell \uut_sampling|sft_rb[17] (
// Equation(s):
// \uut_vga_ctrl|Mux15~8  = \uut_vga_ctrl|Mux15~7  & (\uut_sampling|sft_rb [25] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~7  & \uut_vga_ctrl|x_cnt [5] & B1_sft_rb[17]
// \uut_sampling|sft_rb [17] = DFFEAS(\uut_vga_ctrl|Mux15~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~7 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [18]),
	.datad(\uut_sampling|sft_rb [25]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~8 ),
	.regout(\uut_sampling|sft_rb [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[17] .lut_mask = "ea62";
defparam \uut_sampling|sft_rb[17] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y12_N6
cyclone_lcell \uut_sampling|sft_rb[16] (
// Equation(s):
// \uut_sampling|sft_rb [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[16] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[16] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y12_N4
cyclone_lcell \uut_sampling|sft_rb[15] (
// Equation(s):
// \uut_sampling|sft_rb [15] = DFFEAS(\uut_sampling|sft_rb [16], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[15] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[15] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y11_N3
cyclone_lcell \uut_sampling|sft_rb[58] (
// Equation(s):
// \uut_vga_ctrl|Mux15~18  = \uut_vga_ctrl|Mux15~17  & (\uut_sampling|sft_rb [26] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~17  & \uut_vga_ctrl|x_cnt [5] & B1_sft_rb[58]
// \uut_sampling|sft_rb [58] = DFFEAS(\uut_vga_ctrl|Mux15~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~17 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [59]),
	.datad(\uut_sampling|sft_rb [26]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~18 ),
	.regout(\uut_sampling|sft_rb [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[58] .lut_mask = "ea62";
defparam \uut_sampling|sft_rb[58] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y11_N9
cyclone_lcell \uut_sampling|sft_rb[57] (
// Equation(s):
// \uut_sampling|sft_rb [57] = DFFEAS(\uut_sampling|sft_rb [58], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rb [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[57] .lut_mask = "ff00";
defparam \uut_sampling|sft_rb[57] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[57] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y11_N0
cyclone_lcell \uut_sampling|sft_rb[56] (
// Equation(s):
// \uut_sampling|sft_rb [56] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [57]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[56] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[56] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[56] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[56] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y12_N9
cyclone_lcell \uut_sampling|sft_rb[40] (
// Equation(s):
// \uut_vga_ctrl|Mux15~21  = \uut_vga_ctrl|Mux15~20  & (\uut_sampling|sft_rb [56] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~20  & (B1_sft_rb[40] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [40] = DFFEAS(\uut_vga_ctrl|Mux15~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rb [56]),
	.datab(\uut_vga_ctrl|Mux15~20 ),
	.datac(\uut_sampling|sft_rb [41]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~21 ),
	.regout(\uut_sampling|sft_rb [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[40] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rb[40] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[40] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[40] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y11_N4
cyclone_lcell \uut_sampling|sft_rb[39] (
// Equation(s):
// \uut_sampling|sft_rb [39] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [40]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[39] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[39] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[39] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[39] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y11_N5
cyclone_lcell \uut_sampling|sft_rb[38] (
// Equation(s):
// \uut_sampling|sft_rb [38] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rb [39]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rb [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[38] .lut_mask = "0000";
defparam \uut_sampling|sft_rb[38] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_rb[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rb[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N0
cyclone_lcell \uut_sampling|sft_rb[1] (
// Equation(s):
// \uut_vga_ctrl|Mux15~1  = \uut_vga_ctrl|Mux15~0  & (\uut_sampling|sft_rb [9] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~0  & (B1_sft_rb[1] & \uut_vga_ctrl|x_cnt [5])
// \uut_sampling|sft_rb [1] = DFFEAS(\uut_vga_ctrl|Mux15~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rb [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~0 ),
	.datab(\uut_sampling|sft_rb [9]),
	.datac(\uut_sampling|sft_rb [2]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~1 ),
	.regout(\uut_sampling|sft_rb [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[1] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rb[1] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rb[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y11_N8
cyclone_lcell \uut_vga_ctrl|Mux15~6 (
// Equation(s):
// \uut_vga_ctrl|Mux15~6_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~1_combout  # \uut_vga_ctrl|Mux15~3 ) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux15~5 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_vga_ctrl|Mux15~5 ),
	.datad(\uut_vga_ctrl|Mux15~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~6 .lut_mask = "ba98";
defparam \uut_vga_ctrl|Mux15~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y11_N1
cyclone_lcell \uut_vga_ctrl|Mux15~9 (
// Equation(s):
// \uut_vga_ctrl|Mux15~9_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux15~6_combout  & (\uut_vga_ctrl|Mux15~8 ) # !\uut_vga_ctrl|Mux15~6_combout  & \uut_vga_ctrl|Mux15~1 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux15~6_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux15~1 ),
	.datac(\uut_vga_ctrl|Mux15~6_combout ),
	.datad(\uut_vga_ctrl|Mux15~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~9 .lut_mask = "f858";
defparam \uut_vga_ctrl|Mux15~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y12_N7
cyclone_lcell \uut_sampling|sft_rb[0] (
// Equation(s):
// \uut_vga_ctrl|Mux15~23  = \uut_vga_ctrl|Mux15~22  & (\uut_sampling|sft_rb [16] # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux15~22  & \uut_vga_ctrl|x_cnt [5] & B1_sft_rb[0]

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux15~22 ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_sampling|sft_rb [1]),
	.datad(\uut_sampling|sft_rb [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~23 ),
	.regout(\uut_sampling|sft_rb [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rb[0] .lut_mask = "ea62";
defparam \uut_sampling|sft_rb[0] .operation_mode = "normal";
defparam \uut_sampling|sft_rb[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_rb[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rb[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rb[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y12_N3
cyclone_lcell \uut_vga_ctrl|Mux15~26 (
// Equation(s):
// \uut_vga_ctrl|Mux15~26_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux15~23 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux15~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux15~25 ),
	.datac(\uut_vga_ctrl|Mux15~23 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~26 .lut_mask = "fa44";
defparam \uut_vga_ctrl|Mux15~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y12_N4
cyclone_lcell \uut_vga_ctrl|Mux15~29 (
// Equation(s):
// \uut_vga_ctrl|Mux15~29_combout  = \uut_vga_ctrl|Mux15~26_combout  & (\uut_vga_ctrl|Mux15~28  # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux15~26_combout  & \uut_vga_ctrl|Mux15~21  & (\uut_vga_ctrl|Add2~2 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~21 ),
	.datab(\uut_vga_ctrl|Mux15~28 ),
	.datac(\uut_vga_ctrl|Mux15~26_combout ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~29 .lut_mask = "caf0";
defparam \uut_vga_ctrl|Mux15~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y11_N4
cyclone_lcell \uut_vga_ctrl|Mux15~16 (
// Equation(s):
// \uut_vga_ctrl|Mux15~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux15~13 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux15~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~15 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Mux15~13 ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~16 .lut_mask = "fc22";
defparam \uut_vga_ctrl|Mux15~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y11_N5
cyclone_lcell \uut_vga_ctrl|Mux15~19 (
// Equation(s):
// \uut_vga_ctrl|Mux15~19_combout  = \uut_vga_ctrl|Mux15~16_combout  & (\uut_vga_ctrl|Mux15~18  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux15~16_combout  & \uut_vga_ctrl|Mux15~11  & \uut_vga_ctrl|Add2~3 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~11 ),
	.datab(\uut_vga_ctrl|Mux15~16_combout ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|Mux15~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~19 .lut_mask = "ec2c";
defparam \uut_vga_ctrl|Mux15~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N0
cyclone_lcell \uut_vga_ctrl|Mux15~30 (
// Equation(s):
// \uut_vga_ctrl|Mux15~30_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux15~19_combout ) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux15~29_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~29_combout ),
	.datab(\uut_vga_ctrl|Mux15~19_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~30 .lut_mask = "fc0a";
defparam \uut_vga_ctrl|Mux15~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y11_N1
cyclone_lcell \uut_vga_ctrl|Mux15~37 (
// Equation(s):
// \uut_vga_ctrl|Mux15~37_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux15~34  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux15~36 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~34 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_vga_ctrl|Mux15~36 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~37 .lut_mask = "ee30";
defparam \uut_vga_ctrl|Mux15~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y11_N4
cyclone_lcell \uut_vga_ctrl|Mux15~40 (
// Equation(s):
// \uut_vga_ctrl|Mux15~40_combout  = \uut_vga_ctrl|Mux15~37_combout  & (\uut_vga_ctrl|Mux15~39  # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux15~37_combout  & (\uut_vga_ctrl|Mux15~32  & \uut_vga_ctrl|Add2~2 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~39 ),
	.datab(\uut_vga_ctrl|Mux15~32 ),
	.datac(\uut_vga_ctrl|Mux15~37_combout ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~40 .lut_mask = "acf0";
defparam \uut_vga_ctrl|Mux15~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N9
cyclone_lcell \uut_vga_ctrl|Mux15~41 (
// Equation(s):
// \uut_vga_ctrl|Mux15~41_combout  = \uut_vga_ctrl|Mux15~30_combout  & (\uut_vga_ctrl|Mux15~40_combout  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux15~30_combout  & \uut_vga_ctrl|Mux15~9_combout  & \uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~9_combout ),
	.datab(\uut_vga_ctrl|Mux15~30_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux15~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux15~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux15~41 .lut_mask = "ec2c";
defparam \uut_vga_ctrl|Mux15~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux15~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux15~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux15~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux15~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y11_N8
cyclone_lcell \uut_vga_ctrl|always9~3 (
// Equation(s):
// \uut_vga_ctrl|always9~3_combout  = !\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always9~56_combout  & !\uut_vga_ctrl|Mux5~41_combout  & \uut_vga_ctrl|always9~50_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|always9~56_combout ),
	.datac(\uut_vga_ctrl|Mux5~41_combout ),
	.datad(\uut_vga_ctrl|always9~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~3 .lut_mask = "0400";
defparam \uut_vga_ctrl|always9~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y4_N4
cyclone_lcell \uut_vga_ctrl|always9~60 (
// Equation(s):
// \uut_vga_ctrl|always9~60_combout  = \uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always9~53_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|always9~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~60 .lut_mask = "c000";
defparam \uut_vga_ctrl|always9~60 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~60 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~60 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~60 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~60 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N7
cyclone_lcell \uut_vga_ctrl|vga_rgb~81 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~81_combout  = \uut_vga_ctrl|always9~3_combout  # !\uut_vga_ctrl|Mux15~41_combout  & \uut_vga_ctrl|always9~60_combout  & \uut_vga_ctrl|always9~47_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~41_combout ),
	.datab(\uut_vga_ctrl|always9~3_combout ),
	.datac(\uut_vga_ctrl|always9~60_combout ),
	.datad(\uut_vga_ctrl|always9~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~81 .lut_mask = "dccc";
defparam \uut_vga_ctrl|vga_rgb~81 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~81 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~81 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~81 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~81 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N3
cyclone_lcell \uut_sampling|sft_rd[49] (
// Equation(s):
// \uut_sampling|sft_rd [49] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [50], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [50]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[49] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[49] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[49] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N7
cyclone_lcell \uut_sampling|sft_rd[18] (
// Equation(s):
// \uut_sampling|sft_rd [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[18] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[18] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N5
cyclone_lcell \uut_sampling|sft_rd[17] (
// Equation(s):
// \uut_vga_ctrl|Mux17~31  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_rd[17] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rd [49] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [17] = DFFEAS(\uut_vga_ctrl|Mux17~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [18], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_rd [49]),
	.datac(\uut_sampling|sft_rd [18]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~31 ),
	.regout(\uut_sampling|sft_rd [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[17] .lut_mask = "aae4";
defparam \uut_sampling|sft_rd[17] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[17] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[17] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[17] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N1
cyclone_lcell \uut_sampling|sft_rd[51] (
// Equation(s):
// \uut_vga_ctrl|Mux17~32  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~31  & \uut_sampling|sft_rd [19] # !\uut_vga_ctrl|Mux17~31  & (B1_sft_rd[51])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~31 )
// \uut_sampling|sft_rd [51] = DFFEAS(\uut_vga_ctrl|Mux17~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_rd [19]),
	.datac(\uut_sampling|sft_rd [52]),
	.datad(\uut_vga_ctrl|Mux17~31 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~32 ),
	.regout(\uut_sampling|sft_rd [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[51] .lut_mask = "dda0";
defparam \uut_sampling|sft_rd[51] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N4
cyclone_lcell \uut_sampling|sft_rd[50] (
// Equation(s):
// \uut_sampling|sft_rd [50] = DFFEAS(\uut_sampling|sft_rd [51], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [51]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[50] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[50] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[50] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[50] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[50] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N6
cyclone_lcell \uut_sampling|sft_rd[16] (
// Equation(s):
// \uut_sampling|sft_rd [16] = DFFEAS(\uut_sampling|sft_rd [17], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [17]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[16] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[16] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[16] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N9
cyclone_lcell \uut_sampling|sft_rd[15] (
// Equation(s):
// \uut_sampling|sft_rd [15] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [16]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[15] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[15] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y7_N4
cyclone_lcell \uut_sampling|sft_rd[5] (
// Equation(s):
// \uut_sampling|sft_rd [5] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [6]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[5] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[5] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[5] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[5] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y7_N8
cyclone_lcell \uut_sampling|sft_rd[14] (
// Equation(s):
// \uut_sampling|sft_rd [14] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [15]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[14] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[14] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[14] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[14] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y7_N5
cyclone_lcell \uut_sampling|sft_rd[13] (
// Equation(s):
// \uut_vga_ctrl|Mux17~10  = \uut_vga_ctrl|Add2~2  & (B1_sft_rd[13] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rd [5] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [13] = DFFEAS(\uut_vga_ctrl|Mux17~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_rd [5]),
	.datac(\uut_sampling|sft_rd [14]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~10 ),
	.regout(\uut_sampling|sft_rd [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[13] .lut_mask = "aae4";
defparam \uut_sampling|sft_rd[13] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[13] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[13] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y7_N2
cyclone_lcell \uut_sampling|sft_rd[40] (
// Equation(s):
// \uut_sampling|sft_rd [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[40] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[40] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y5_N6
cyclone_lcell \uut_sampling|sft_rd[30] (
// Equation(s):
// \uut_sampling|sft_rd [30] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [31]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[30] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[30] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[30] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[30] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[30] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_128
cyclone_io \signal[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_rd [63]),
	.padio(signal[13]));
// synopsys translate_off
defparam \signal[13]~I .input_async_reset = "clear";
defparam \signal[13]~I .input_power_up = "low";
defparam \signal[13]~I .input_register_mode = "register";
defparam \signal[13]~I .input_sync_reset = "none";
defparam \signal[13]~I .oe_async_reset = "none";
defparam \signal[13]~I .oe_power_up = "low";
defparam \signal[13]~I .oe_register_mode = "none";
defparam \signal[13]~I .oe_sync_reset = "none";
defparam \signal[13]~I .operation_mode = "input";
defparam \signal[13]~I .output_async_reset = "none";
defparam \signal[13]~I .output_power_up = "low";
defparam \signal[13]~I .output_register_mode = "none";
defparam \signal[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X12_Y5_N8
cyclone_lcell \uut_sampling|sft_rd[29] (
// Equation(s):
// \uut_vga_ctrl|Mux17~17  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_rd[29]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_rd [21])
// \uut_sampling|sft_rd [29] = DFFEAS(\uut_vga_ctrl|Mux17~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [30], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [30]),
	.datad(\uut_sampling|sft_rd [21]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~17 ),
	.regout(\uut_sampling|sft_rd [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[29] .lut_mask = "b9a8";
defparam \uut_sampling|sft_rd[29] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[29] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[29] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[29] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y6_N7
cyclone_lcell \uut_sampling|sft_rd[28] (
// Equation(s):
// \uut_vga_ctrl|Mux17~27  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rd[28]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rd [60])
// \uut_sampling|sft_rd [28] = DFFEAS(\uut_vga_ctrl|Mux17~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [60]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [29]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~27 ),
	.regout(\uut_sampling|sft_rd [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[28] .lut_mask = "fc22";
defparam \uut_sampling|sft_rd[28] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y6_N8
cyclone_lcell \uut_sampling|sft_rd[62] (
// Equation(s):
// \uut_vga_ctrl|Mux17~28  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~27  & \uut_sampling|sft_rd [30] # !\uut_vga_ctrl|Mux17~27  & (B1_sft_rd[62])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~27 )
// \uut_sampling|sft_rd [62] = DFFEAS(\uut_vga_ctrl|Mux17~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [63], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [30]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [63]),
	.datad(\uut_vga_ctrl|Mux17~27 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~28 ),
	.regout(\uut_sampling|sft_rd [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[62] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rd[62] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[62] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[62] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[62] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y6_N5
cyclone_lcell \uut_sampling|sft_rd[61] (
// Equation(s):
// \uut_vga_ctrl|Mux17~12  = \uut_vga_ctrl|Add2~2  & (B1_sft_rd[61] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rd [53] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [61] = DFFEAS(\uut_vga_ctrl|Mux17~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [53]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rd [62]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~12 ),
	.regout(\uut_sampling|sft_rd [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[61] .lut_mask = "cce2";
defparam \uut_sampling|sft_rd[61] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[61] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[61] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y6_N1
cyclone_lcell \uut_sampling|sft_rd[60] (
// Equation(s):
// \uut_sampling|sft_rd [60] = DFFEAS(\uut_sampling|sft_rd [61], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [61]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[60] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[60] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[60] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[60] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[60] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N3
cyclone_lcell \uut_sampling|sft_rd[27] (
// Equation(s):
// \uut_sampling|sft_rd [27] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [28], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [28]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[27] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[27] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[27] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y7_N2
cyclone_lcell \uut_sampling|sft_rd[26] (
// Equation(s):
// \uut_sampling|sft_rd [26] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [27]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[26] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[26] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[26] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[26] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y5_N7
cyclone_lcell \uut_sampling|sft_rd[25] (
// Equation(s):
// \uut_vga_ctrl|Mux17~38  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_rd[25] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rd [57] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [25] = DFFEAS(\uut_vga_ctrl|Mux17~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_rd [57]),
	.datac(\uut_sampling|sft_rd [26]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~38 ),
	.regout(\uut_sampling|sft_rd [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[25] .lut_mask = "aae4";
defparam \uut_sampling|sft_rd[25] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[25] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[25] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y6_N9
cyclone_lcell \uut_sampling|sft_rd[59] (
// Equation(s):
// \uut_vga_ctrl|Mux17~39  = \uut_vga_ctrl|Mux17~38  & (\uut_sampling|sft_rd [27] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~38  & \uut_vga_ctrl|x_cnt [4] & B1_sft_rd[59]
// \uut_sampling|sft_rd [59] = DFFEAS(\uut_vga_ctrl|Mux17~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [60], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux17~38 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [60]),
	.datad(\uut_sampling|sft_rd [27]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~39 ),
	.regout(\uut_sampling|sft_rd [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[59] .lut_mask = "ea62";
defparam \uut_sampling|sft_rd[59] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[59] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[59] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[59] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y6_N0
cyclone_lcell \uut_sampling|sft_rd[58] (
// Equation(s):
// \uut_sampling|sft_rd [58] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [59]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[58] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[58] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[58] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[58] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N9
cyclone_lcell \uut_sampling|sft_rd[57] (
// Equation(s):
// \uut_sampling|sft_rd [57] = DFFEAS(\uut_sampling|sft_rd [58], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [58]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[57] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[57] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[57] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N8
cyclone_lcell \uut_sampling|sft_rd[56] (
// Equation(s):
// \uut_vga_ctrl|Mux17~0  = \uut_vga_ctrl|Add2~3  & (B1_sft_rd[56] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rd [40] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [56] = DFFEAS(\uut_vga_ctrl|Mux17~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rd [40]),
	.datac(\uut_sampling|sft_rd [57]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~0 ),
	.regout(\uut_sampling|sft_rd [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[56] .lut_mask = "aae4";
defparam \uut_sampling|sft_rd[56] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y7_N6
cyclone_lcell \uut_sampling|sft_rd[12] (
// Equation(s):
// \uut_vga_ctrl|Mux17~22  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rd[12]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rd [44])
// \uut_sampling|sft_rd [12] = DFFEAS(\uut_vga_ctrl|Mux17~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_rd [44]),
	.datac(\uut_sampling|sft_rd [13]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~22 ),
	.regout(\uut_sampling|sft_rd [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[12] .lut_mask = "fa44";
defparam \uut_sampling|sft_rd[12] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y5_N5
cyclone_lcell \uut_sampling|sft_rd[48] (
// Equation(s):
// \uut_vga_ctrl|Mux17~4  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|x_cnt [4] # B1_sft_rd[48]) # !\uut_vga_ctrl|Add2~3  & !\uut_vga_ctrl|x_cnt [4] & (\uut_sampling|sft_rd [32])
// \uut_sampling|sft_rd [48] = DFFEAS(\uut_vga_ctrl|Mux17~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [49]),
	.datad(\uut_sampling|sft_rd [32]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~4 ),
	.regout(\uut_sampling|sft_rd [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[48] .lut_mask = "b9a8";
defparam \uut_sampling|sft_rd[48] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y6_N0
cyclone_lcell \uut_sampling|sft_rd[47] (
// Equation(s):
// \uut_sampling|sft_rd [47] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [48]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[47] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[47] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[47] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[47] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y6_N5
cyclone_lcell \uut_sampling|sft_rd[46] (
// Equation(s):
// \uut_vga_ctrl|Mux17~23  = \uut_vga_ctrl|Mux17~22  & (\uut_sampling|sft_rd [14] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~22  & \uut_vga_ctrl|x_cnt [4] & B1_sft_rd[46]
// \uut_sampling|sft_rd [46] = DFFEAS(\uut_vga_ctrl|Mux17~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux17~22 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [47]),
	.datad(\uut_sampling|sft_rd [14]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~23 ),
	.regout(\uut_sampling|sft_rd [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[46] .lut_mask = "ea62";
defparam \uut_sampling|sft_rd[46] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[46] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[46] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y6_N7
cyclone_lcell \uut_sampling|sft_rd[45] (
// Equation(s):
// \uut_vga_ctrl|Mux17~14  = \uut_vga_ctrl|Add2~2  & (B1_sft_rd[45] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rd [37] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [45] = DFFEAS(\uut_vga_ctrl|Mux17~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [46], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [37]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rd [46]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~14 ),
	.regout(\uut_sampling|sft_rd [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[45] .lut_mask = "cce2";
defparam \uut_sampling|sft_rd[45] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[45] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[45] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[45] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y7_N5
cyclone_lcell \uut_sampling|sft_rd[44] (
// Equation(s):
// \uut_sampling|sft_rd [44] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [45]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[44] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[44] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[44] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[44] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y7_N3
cyclone_lcell \uut_sampling|sft_rd[11] (
// Equation(s):
// \uut_sampling|sft_rd [11] = DFFEAS(\uut_sampling|sft_rd [12], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [12]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[11] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[11] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[11] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N6
cyclone_lcell \uut_sampling|sft_rd[24] (
// Equation(s):
// \uut_vga_ctrl|Mux17~7  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & (B1_sft_rd[24]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rd [8])
// \uut_sampling|sft_rd [24] = DFFEAS(\uut_vga_ctrl|Mux17~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [8]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [25]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~7 ),
	.regout(\uut_sampling|sft_rd [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[24] .lut_mask = "fc22";
defparam \uut_sampling|sft_rd[24] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y5_N3
cyclone_lcell \uut_sampling|sft_rd[10] (
// Equation(s):
// \uut_vga_ctrl|Mux17~8  = \uut_vga_ctrl|Mux17~7  & (\uut_sampling|sft_rd [26] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~7  & (B1_sft_rd[10] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [10] = DFFEAS(\uut_vga_ctrl|Mux17~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux17~7 ),
	.datab(\uut_sampling|sft_rd [26]),
	.datac(\uut_sampling|sft_rd [11]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~8 ),
	.regout(\uut_sampling|sft_rd [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[10] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rd[10] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y7_N8
cyclone_lcell \uut_sampling|sft_rd[9] (
// Equation(s):
// \uut_vga_ctrl|Mux17~33  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rd[9]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rd [41])
// \uut_sampling|sft_rd [9] = DFFEAS(\uut_vga_ctrl|Mux17~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_rd [41]),
	.datac(\uut_sampling|sft_rd [10]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~33 ),
	.regout(\uut_sampling|sft_rd [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[9] .lut_mask = "fa44";
defparam \uut_sampling|sft_rd[9] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[9] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[9] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y7_N9
cyclone_lcell \uut_sampling|sft_rd[43] (
// Equation(s):
// \uut_vga_ctrl|Mux17~34  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~33  & \uut_sampling|sft_rd [11] # !\uut_vga_ctrl|Mux17~33  & (B1_sft_rd[43])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~33 )
// \uut_sampling|sft_rd [43] = DFFEAS(\uut_vga_ctrl|Mux17~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_sampling|sft_rd [11]),
	.datac(\uut_sampling|sft_rd [44]),
	.datad(\uut_vga_ctrl|Mux17~33 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~34 ),
	.regout(\uut_sampling|sft_rd [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[43] .lut_mask = "dda0";
defparam \uut_sampling|sft_rd[43] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[43] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[43] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y5_N4
cyclone_lcell \uut_sampling|sft_rd[42] (
// Equation(s):
// \uut_vga_ctrl|Mux17~1  = \uut_vga_ctrl|Mux17~0  & (\uut_sampling|sft_rd [58] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~0  & (B1_sft_rd[42] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [42] = DFFEAS(\uut_vga_ctrl|Mux17~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux17~0 ),
	.datab(\uut_sampling|sft_rd [58]),
	.datac(\uut_sampling|sft_rd [43]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~1 ),
	.regout(\uut_sampling|sft_rd [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[42] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rd[42] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y7_N4
cyclone_lcell \uut_sampling|sft_rd[41] (
// Equation(s):
// \uut_sampling|sft_rd [41] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [42]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[41] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[41] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[41] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[41] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y7_N7
cyclone_lcell \uut_sampling|sft_rd[8] (
// Equation(s):
// \uut_sampling|sft_rd [8] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [9]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[8] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[8] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y7_N6
cyclone_lcell \uut_sampling|sft_rd[7] (
// Equation(s):
// \uut_vga_ctrl|Mux17~11  = \uut_vga_ctrl|Mux17~10  & (\uut_sampling|sft_rd [15] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~10  & (B1_sft_rd[7] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [7] = DFFEAS(\uut_vga_ctrl|Mux17~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [8], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [15]),
	.datab(\uut_vga_ctrl|Mux17~10 ),
	.datac(\uut_sampling|sft_rd [8]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~11 ),
	.regout(\uut_sampling|sft_rd [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[7] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rd[7] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[7] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[7] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y7_N2
cyclone_lcell \uut_sampling|sft_rd[6] (
// Equation(s):
// \uut_sampling|sft_rd [6] = DFFEAS(\uut_sampling|sft_rd [7], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [7]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[6] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[6] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[6] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[6] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[6] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N3
cyclone_lcell \uut_sampling|sft_rd[39] (
// Equation(s):
// \uut_vga_ctrl|Mux17~15  = \uut_vga_ctrl|Mux17~14  & (\uut_sampling|sft_rd [47] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~14  & (B1_sft_rd[39] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [39] = DFFEAS(\uut_vga_ctrl|Mux17~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux17~14 ),
	.datab(\uut_sampling|sft_rd [47]),
	.datac(\uut_sampling|sft_rd [40]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~15 ),
	.regout(\uut_sampling|sft_rd [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[39] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rd[39] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[39] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[39] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y5_N4
cyclone_lcell \uut_sampling|sft_rd[4] (
// Equation(s):
// \uut_vga_ctrl|Mux17~24  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_rd[4] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rd [36] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [4] = DFFEAS(\uut_vga_ctrl|Mux17~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [5], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [36]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_rd [5]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~24 ),
	.regout(\uut_sampling|sft_rd [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[4] .lut_mask = "cce2";
defparam \uut_sampling|sft_rd[4] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[4] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[4] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y6_N6
cyclone_lcell \uut_sampling|sft_rd[38] (
// Equation(s):
// \uut_vga_ctrl|Mux17~25  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~24  & \uut_sampling|sft_rd [6] # !\uut_vga_ctrl|Mux17~24  & (B1_sft_rd[38])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~24 )
// \uut_sampling|sft_rd [38] = DFFEAS(\uut_vga_ctrl|Mux17~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [6]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [39]),
	.datad(\uut_vga_ctrl|Mux17~24 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~25 ),
	.regout(\uut_sampling|sft_rd [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[38] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rd[38] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[38] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[38] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y6_N9
cyclone_lcell \uut_sampling|sft_rd[37] (
// Equation(s):
// \uut_sampling|sft_rd [37] = DFFEAS(\uut_sampling|sft_rd [38], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [38]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[37] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[37] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[37] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[37] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[37] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y5_N7
cyclone_lcell \uut_sampling|sft_rd[36] (
// Equation(s):
// \uut_sampling|sft_rd [36] = DFFEAS(\uut_sampling|sft_rd [37], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [37]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[36] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[36] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[36] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y5_N9
cyclone_lcell \uut_sampling|sft_rd[3] (
// Equation(s):
// \uut_sampling|sft_rd [3] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [4]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[3] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[3] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[3] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[3] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y5_N5
cyclone_lcell \uut_sampling|sft_rd[1] (
// Equation(s):
// \uut_vga_ctrl|Mux17~35  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rd[1]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rd [33])
// \uut_sampling|sft_rd [1] = DFFEAS(\uut_vga_ctrl|Mux17~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [33]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [2]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~35 ),
	.regout(\uut_sampling|sft_rd [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[1] .lut_mask = "fc22";
defparam \uut_sampling|sft_rd[1] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y5_N9
cyclone_lcell \uut_sampling|sft_rd[0] (
// Equation(s):
// \uut_vga_ctrl|Mux17~2  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rd [16] # !\uut_vga_ctrl|Add2~3  & (B1_sft_rd[0]))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [16]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [1]),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~2 ),
	.regout(\uut_sampling|sft_rd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[0] .lut_mask = "ee30";
defparam \uut_sampling|sft_rd[0] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_rd[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y5_N8
cyclone_lcell \uut_sampling|sft_rd[2] (
// Equation(s):
// \uut_vga_ctrl|Mux17~3  = \uut_vga_ctrl|Mux17~2  & (\uut_sampling|sft_rd [18] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~2  & (B1_sft_rd[2] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [2] = DFFEAS(\uut_vga_ctrl|Mux17~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [3], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux17~2 ),
	.datab(\uut_sampling|sft_rd [18]),
	.datac(\uut_sampling|sft_rd [3]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~3 ),
	.regout(\uut_sampling|sft_rd [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[2] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rd[2] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[2] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[2] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y5_N8
cyclone_lcell \uut_sampling|sft_rd[35] (
// Equation(s):
// \uut_vga_ctrl|Mux17~36  = \uut_vga_ctrl|Mux17~35  & (\uut_sampling|sft_rd [3] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~35  & (B1_sft_rd[35] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [35] = DFFEAS(\uut_vga_ctrl|Mux17~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [3]),
	.datab(\uut_vga_ctrl|Mux17~35 ),
	.datac(\uut_sampling|sft_rd [36]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~36 ),
	.regout(\uut_sampling|sft_rd [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[35] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rd[35] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y5_N0
cyclone_lcell \uut_sampling|sft_rd[34] (
// Equation(s):
// \uut_vga_ctrl|Mux17~5  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~4  & \uut_sampling|sft_rd [50] # !\uut_vga_ctrl|Mux17~4  & (B1_sft_rd[34])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~4 )
// \uut_sampling|sft_rd [34] = DFFEAS(\uut_vga_ctrl|Mux17~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [50]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [35]),
	.datad(\uut_vga_ctrl|Mux17~4 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~5 ),
	.regout(\uut_sampling|sft_rd [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[34] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rd[34] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[34] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[34] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y5_N7
cyclone_lcell \uut_sampling|sft_rd[33] (
// Equation(s):
// \uut_sampling|sft_rd [33] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [34]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[33] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[33] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[33] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[33] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y5_N9
cyclone_lcell \uut_sampling|sft_rd[32] (
// Equation(s):
// \uut_sampling|sft_rd [32] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [33]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[32] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[32] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y5_N4
cyclone_lcell \uut_sampling|sft_rd[31] (
// Equation(s):
// \uut_sampling|sft_rd [31] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [32]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[31] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[31] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[31] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[31] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y5_N1
cyclone_lcell \uut_sampling|sft_rd[23] (
// Equation(s):
// \uut_vga_ctrl|Mux17~18  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~17  & \uut_sampling|sft_rd [31] # !\uut_vga_ctrl|Mux17~17  & (B1_sft_rd[23])) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux17~17 )
// \uut_sampling|sft_rd [23] = DFFEAS(\uut_vga_ctrl|Mux17~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rd [31]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [24]),
	.datad(\uut_vga_ctrl|Mux17~17 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~18 ),
	.regout(\uut_sampling|sft_rd [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[23] .lut_mask = "bbc0";
defparam \uut_sampling|sft_rd[23] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[23] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[23] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y5_N2
cyclone_lcell \uut_sampling|sft_rd[22] (
// Equation(s):
// \uut_sampling|sft_rd [22] = DFFEAS(\uut_sampling|sft_rd [23], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rd [23]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[22] .lut_mask = "ff00";
defparam \uut_sampling|sft_rd[22] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[22] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[22] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[22] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y5_N3
cyclone_lcell \uut_sampling|sft_rd[21] (
// Equation(s):
// \uut_sampling|sft_rd [21] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [22]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[21] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[21] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[21] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[21] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N2
cyclone_lcell \uut_sampling|sft_rd[20] (
// Equation(s):
// \uut_vga_ctrl|Mux17~20  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_rd[20] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rd [52] & (!\uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [20] = DFFEAS(\uut_vga_ctrl|Mux17~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [21], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_rd [52]),
	.datac(\uut_sampling|sft_rd [21]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~20 ),
	.regout(\uut_sampling|sft_rd [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[20] .lut_mask = "aae4";
defparam \uut_sampling|sft_rd[20] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[20] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[20] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[20] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y6_N6
cyclone_lcell \uut_sampling|sft_rd[55] (
// Equation(s):
// \uut_vga_ctrl|Mux17~13  = \uut_vga_ctrl|Mux17~12  & (\uut_sampling|sft_rd [63] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~12  & (B1_sft_rd[55] & \uut_vga_ctrl|x_cnt [4])
// \uut_sampling|sft_rd [55] = DFFEAS(\uut_vga_ctrl|Mux17~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux17~12 ),
	.datab(\uut_sampling|sft_rd [63]),
	.datac(\uut_sampling|sft_rd [56]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~13 ),
	.regout(\uut_sampling|sft_rd [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[55] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rd[55] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y6_N1
cyclone_lcell \uut_sampling|sft_rd[54] (
// Equation(s):
// \uut_vga_ctrl|Mux17~21  = \uut_vga_ctrl|Mux17~20  & (\uut_sampling|sft_rd [22] # !\uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|Mux17~20  & \uut_vga_ctrl|x_cnt [4] & B1_sft_rd[54]
// \uut_sampling|sft_rd [54] = DFFEAS(\uut_vga_ctrl|Mux17~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux17~20 ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_sampling|sft_rd [55]),
	.datad(\uut_sampling|sft_rd [22]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~21 ),
	.regout(\uut_sampling|sft_rd [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[54] .lut_mask = "ea62";
defparam \uut_sampling|sft_rd[54] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[54] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rd[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[54] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rd[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y6_N2
cyclone_lcell \uut_sampling|sft_rd[53] (
// Equation(s):
// \uut_sampling|sft_rd [53] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [54]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[53] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[53] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[53] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[53] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N0
cyclone_lcell \uut_sampling|sft_rd[52] (
// Equation(s):
// \uut_sampling|sft_rd [52] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [53]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[52] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[52] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[52] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[52] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N8
cyclone_lcell \uut_sampling|sft_rd[19] (
// Equation(s):
// \uut_sampling|sft_rd [19] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rd [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rd [20]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rd [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rd[19] .lut_mask = "0000";
defparam \uut_sampling|sft_rd[19] .operation_mode = "normal";
defparam \uut_sampling|sft_rd[19] .output_mode = "reg_only";
defparam \uut_sampling|sft_rd[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rd[19] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rd[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y5_N0
cyclone_lcell \uut_vga_ctrl|Mux17~37 (
// Equation(s):
// \uut_vga_ctrl|Mux17~37_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux17~34  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux17~36 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux17~34 ),
	.datab(\uut_vga_ctrl|Mux17~36 ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~37 .lut_mask = "fa0c";
defparam \uut_vga_ctrl|Mux17~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y5_N6
cyclone_lcell \uut_vga_ctrl|Mux17~40 (
// Equation(s):
// \uut_vga_ctrl|Mux17~40_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux17~37_combout  & (\uut_vga_ctrl|Mux17~39 ) # !\uut_vga_ctrl|Mux17~37_combout  & \uut_vga_ctrl|Mux17~32 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux17~37_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux17~32 ),
	.datab(\uut_vga_ctrl|Mux17~39 ),
	.datac(\uut_vga_ctrl|Add2~3 ),
	.datad(\uut_vga_ctrl|Mux17~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~40 .lut_mask = "cfa0";
defparam \uut_vga_ctrl|Mux17~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N1
cyclone_lcell \uut_vga_ctrl|Mux17~6 (
// Equation(s):
// \uut_vga_ctrl|Mux17~6_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux17~3  # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux17~5  & (!\uut_vga_ctrl|Add2~2 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Mux17~5 ),
	.datac(\uut_vga_ctrl|Mux17~3 ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~6 .lut_mask = "aae4";
defparam \uut_vga_ctrl|Mux17~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N2
cyclone_lcell \uut_vga_ctrl|Mux17~9 (
// Equation(s):
// \uut_vga_ctrl|Mux17~9_combout  = \uut_vga_ctrl|Mux17~6_combout  & (\uut_vga_ctrl|Mux17~8  # !\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Mux17~6_combout  & \uut_vga_ctrl|Mux17~1  & (\uut_vga_ctrl|Add2~2 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux17~6_combout ),
	.datab(\uut_vga_ctrl|Mux17~1 ),
	.datac(\uut_vga_ctrl|Mux17~8 ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~9 .lut_mask = "e4aa";
defparam \uut_vga_ctrl|Mux17~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N4
cyclone_lcell \uut_vga_ctrl|Mux17~26 (
// Equation(s):
// \uut_vga_ctrl|Mux17~26_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux17~23 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux17~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux17~25 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux17~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~26 .lut_mask = "f2c2";
defparam \uut_vga_ctrl|Mux17~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N2
cyclone_lcell \uut_vga_ctrl|Mux17~29 (
// Equation(s):
// \uut_vga_ctrl|Mux17~29_combout  = \uut_vga_ctrl|Mux17~26_combout  & (\uut_vga_ctrl|Mux17~28  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux17~26_combout  & \uut_vga_ctrl|Mux17~21  & (\uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux17~21 ),
	.datab(\uut_vga_ctrl|Mux17~28 ),
	.datac(\uut_vga_ctrl|Mux17~26_combout ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~29 .lut_mask = "caf0";
defparam \uut_vga_ctrl|Mux17~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N4
cyclone_lcell \uut_vga_ctrl|Mux17~16 (
// Equation(s):
// \uut_vga_ctrl|Mux17~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux17~13  # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux17~15  & (!\uut_vga_ctrl|Add2~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux17~15 ),
	.datac(\uut_vga_ctrl|Mux17~13 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~16 .lut_mask = "aae4";
defparam \uut_vga_ctrl|Mux17~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y5_N5
cyclone_lcell \uut_vga_ctrl|Mux17~19 (
// Equation(s):
// \uut_vga_ctrl|Mux17~19_combout  = \uut_vga_ctrl|Mux17~16_combout  & (\uut_vga_ctrl|Mux17~18  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux17~16_combout  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux17~11 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux17~18 ),
	.datab(\uut_vga_ctrl|Mux17~16_combout ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux17~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~19 .lut_mask = "bc8c";
defparam \uut_vga_ctrl|Mux17~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y5_N1
cyclone_lcell \uut_vga_ctrl|Mux17~30 (
// Equation(s):
// \uut_vga_ctrl|Mux17~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux17~19_combout ) # !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux17~29_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux17~29_combout ),
	.datab(\uut_vga_ctrl|Mux17~19_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~30 .lut_mask = "fc0a";
defparam \uut_vga_ctrl|Mux17~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y5_N3
cyclone_lcell \uut_vga_ctrl|Mux17~41 (
// Equation(s):
// \uut_vga_ctrl|Mux17~41_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux17~30_combout  & \uut_vga_ctrl|Mux17~40_combout  # !\uut_vga_ctrl|Mux17~30_combout  & (\uut_vga_ctrl|Mux17~9_combout )) # !\uut_vga_ctrl|x_cnt [5] & 
// (\uut_vga_ctrl|Mux17~30_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux17~40_combout ),
	.datab(\uut_vga_ctrl|Mux17~9_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|Mux17~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux17~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux17~41 .lut_mask = "afc0";
defparam \uut_vga_ctrl|Mux17~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux17~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux17~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux17~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux17~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y5_N2
cyclone_lcell \uut_vga_ctrl|always9~66 (
// Equation(s):
// \uut_vga_ctrl|always9~66_combout  = !\uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|Mux17~41_combout  & !\uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|Mux17~41_combout ),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~66 .lut_mask = "0003";
defparam \uut_vga_ctrl|always9~66 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~66 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~66 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~66 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~66 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y3_N9
cyclone_lcell \uut_vga_ctrl|vga_rgb~84 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~84_combout  = \uut_vga_ctrl|always9~65_combout  & (\uut_vga_ctrl|always9~66_combout  # !\uut_vga_ctrl|Mux18~41_combout  & \uut_vga_ctrl|always9~43_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~66_combout ),
	.datab(\uut_vga_ctrl|Mux18~41_combout ),
	.datac(\uut_vga_ctrl|always9~65_combout ),
	.datad(\uut_vga_ctrl|always9~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~84 .lut_mask = "b0a0";
defparam \uut_vga_ctrl|vga_rgb~84 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~84 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~84 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~84 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~84 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N2
cyclone_lcell \uut_vga_ctrl|always9~63 (
// Equation(s):
// \uut_vga_ctrl|always9~63_combout  = !\uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|y_cnt [3] & !\uut_vga_ctrl|y_cnt [6]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(\uut_vga_ctrl|y_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~63 .lut_mask = "0003";
defparam \uut_vga_ctrl|always9~63 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~63 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~63 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~63 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~63 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y6_N0
cyclone_lcell \uut_vga_ctrl|always9~58 (
// Equation(s):
// \uut_vga_ctrl|always9~58_combout  = !\uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|always9~53_combout  & !\uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|always9~53_combout ),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~58 .lut_mask = "0040";
defparam \uut_vga_ctrl|always9~58 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~58 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~58 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~58 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~58 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y10_N8
cyclone_lcell \uut_vga_ctrl|always9~15 (
// Equation(s):
// \uut_vga_ctrl|always9~15_combout  = !\uut_vga_ctrl|Mux11~41_combout  & (!\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always9~58_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux11~41_combout ),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|always9~58_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~15 .lut_mask = "0500";
defparam \uut_vga_ctrl|always9~15 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~15 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~15 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~15 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~15 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N2
cyclone_lcell \uut_vga_ctrl|vga_rgb~83 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~83_combout  = \uut_vga_ctrl|always9~15_combout  # \uut_vga_ctrl|always9~63_combout  & \uut_vga_ctrl|Mux12~41_combout  & \uut_vga_ctrl|always9~54_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~63_combout ),
	.datab(\uut_vga_ctrl|Mux12~41_combout ),
	.datac(\uut_vga_ctrl|always9~54_combout ),
	.datad(\uut_vga_ctrl|always9~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~83 .lut_mask = "ff80";
defparam \uut_vga_ctrl|vga_rgb~83 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~83 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~83 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~83 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~83 .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_125
cyclone_io \signal[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.inclkena(\uut_sampling|sampling_start~4_combout ),
	.areset(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\uut_sampling|sft_rc [63]),
	.padio(signal[12]));
// synopsys translate_off
defparam \signal[12]~I .input_async_reset = "clear";
defparam \signal[12]~I .input_power_up = "low";
defparam \signal[12]~I .input_register_mode = "register";
defparam \signal[12]~I .input_sync_reset = "none";
defparam \signal[12]~I .oe_async_reset = "none";
defparam \signal[12]~I .oe_power_up = "low";
defparam \signal[12]~I .oe_register_mode = "none";
defparam \signal[12]~I .oe_sync_reset = "none";
defparam \signal[12]~I .operation_mode = "input";
defparam \signal[12]~I .output_async_reset = "none";
defparam \signal[12]~I .output_power_up = "low";
defparam \signal[12]~I .output_register_mode = "none";
defparam \signal[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LC_X12_Y10_N9
cyclone_lcell \uut_sampling|sft_rc[62] (
// Equation(s):
// \uut_sampling|sft_rc [62] = DFFEAS(\uut_sampling|sft_rc [63], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [63]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[62] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[62] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[62] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[62] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[62] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[62] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y10_N5
cyclone_lcell \uut_sampling|sft_rc[30] (
// Equation(s):
// \uut_vga_ctrl|Mux16~17  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_rc[30] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rc [62] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [30] = DFFEAS(\uut_vga_ctrl|Mux16~17 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [31], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [62]),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_sampling|sft_rc [31]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~17 ),
	.regout(\uut_sampling|sft_rc [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[30] .lut_mask = "cce2";
defparam \uut_sampling|sft_rc[30] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[30] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[30] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[30] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[30] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y10_N7
cyclone_lcell \uut_sampling|sft_rc[61] (
// Equation(s):
// \uut_sampling|sft_rc [61] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [62], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [62]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[61] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[61] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[61] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[61] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[61] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[61] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y9_N6
cyclone_lcell \uut_sampling|sft_rc[60] (
// Equation(s):
// \uut_vga_ctrl|Mux16~22  = \uut_vga_ctrl|Add2~2  & (B1_sft_rc[60] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rc [52] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [60] = DFFEAS(\uut_vga_ctrl|Mux16~22 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [61], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [52]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rc [61]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~22 ),
	.regout(\uut_sampling|sft_rc [60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[60] .lut_mask = "cce2";
defparam \uut_sampling|sft_rc[60] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[60] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[60] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[60] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[60] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y11_N6
cyclone_lcell \uut_sampling|sft_rc[26] (
// Equation(s):
// \uut_vga_ctrl|Mux16~38  = \uut_vga_ctrl|Add2~2  & (B1_sft_rc[26] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rc [18] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [26] = DFFEAS(\uut_vga_ctrl|Mux16~38 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [27], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_sampling|sft_rc [18]),
	.datac(\uut_sampling|sft_rc [27]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~38 ),
	.regout(\uut_sampling|sft_rc [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[26] .lut_mask = "aae4";
defparam \uut_sampling|sft_rc[26] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[26] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[26] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[26] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[26] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y10_N8
cyclone_lcell \uut_sampling|sft_rc[25] (
// Equation(s):
// \uut_sampling|sft_rc [25] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [26], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [26]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[25] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[25] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[25] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[25] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[25] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[25] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y10_N5
cyclone_lcell \uut_sampling|sft_rc[24] (
// Equation(s):
// \uut_vga_ctrl|Mux16~7  = \uut_vga_ctrl|Add2~3  & (B1_sft_rc[24] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rc [8] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [24] = DFFEAS(\uut_vga_ctrl|Mux16~7 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [25], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_rc [8]),
	.datac(\uut_sampling|sft_rc [25]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~7 ),
	.regout(\uut_sampling|sft_rc [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[24] .lut_mask = "aae4";
defparam \uut_sampling|sft_rc[24] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[24] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[24] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[24] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[24] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N5
cyclone_lcell \uut_sampling|sft_rc[14] (
// Equation(s):
// \uut_vga_ctrl|Mux16~12  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_rc[14] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rc [46] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [14] = DFFEAS(\uut_vga_ctrl|Mux16~12 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [15], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_rc [46]),
	.datac(\uut_sampling|sft_rc [15]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~12 ),
	.regout(\uut_sampling|sft_rc [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[14] .lut_mask = "aae4";
defparam \uut_sampling|sft_rc[14] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[14] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[14] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[14] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N7
cyclone_lcell \uut_sampling|sft_rc[13] (
// Equation(s):
// \uut_sampling|sft_rc [13] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [14], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [14]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[13] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[13] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[13] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[13] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[13] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y9_N9
cyclone_lcell \uut_sampling|sft_rc[12] (
// Equation(s):
// \uut_vga_ctrl|Mux16~20  = \uut_vga_ctrl|Add2~2  & (B1_sft_rc[12] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rc [4] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [12] = DFFEAS(\uut_vga_ctrl|Mux16~20 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [13], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [4]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rc [13]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~20 ),
	.regout(\uut_sampling|sft_rc [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[12] .lut_mask = "cce2";
defparam \uut_sampling|sft_rc[12] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[12] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[12] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[12] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y9_N0
cyclone_lcell \uut_sampling|sft_rc[7] (
// Equation(s):
// \uut_sampling|sft_rc [7] = DFFEAS(\uut_sampling|sft_rc [8], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [8]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[7] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[7] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[7] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[7] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[7] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[7] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y10_N0
cyclone_lcell \uut_sampling|sft_rc[58] (
// Equation(s):
// \uut_vga_ctrl|Mux16~33  = \uut_vga_ctrl|Add2~2  & (B1_sft_rc[58] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rc [50] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [58] = DFFEAS(\uut_vga_ctrl|Mux16~33 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [59], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [50]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rc [59]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~33 ),
	.regout(\uut_sampling|sft_rc [58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[58] .lut_mask = "cce2";
defparam \uut_sampling|sft_rc[58] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[58] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[58] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[58] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[58] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y10_N2
cyclone_lcell \uut_sampling|sft_rc[57] (
// Equation(s):
// \uut_sampling|sft_rc [57] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [58], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [58]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[57] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[57] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[57] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[57] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[57] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[57] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y10_N5
cyclone_lcell \uut_sampling|sft_rc[56] (
// Equation(s):
// \uut_vga_ctrl|Mux16~0  = \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Add2~3  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~3  & B1_sft_rc[56] # !\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_rc [40]))
// \uut_sampling|sft_rc [56] = DFFEAS(\uut_vga_ctrl|Mux16~0 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [57], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rc [57]),
	.datad(\uut_sampling|sft_rc [40]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~0 ),
	.regout(\uut_sampling|sft_rc [56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[56] .lut_mask = "d9c8";
defparam \uut_sampling|sft_rc[56] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[56] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[56] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[56] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[56] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N9
cyclone_lcell \uut_sampling|sft_rc[35] (
// Equation(s):
// \uut_vga_ctrl|Mux16~36  = \uut_vga_ctrl|Mux16~35  & (\uut_sampling|sft_rc [43] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~35  & (B1_sft_rc[35] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [35] = DFFEAS(\uut_vga_ctrl|Mux16~36 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [36], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~35 ),
	.datab(\uut_sampling|sft_rc [43]),
	.datac(\uut_sampling|sft_rc [36]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~36 ),
	.regout(\uut_sampling|sft_rc [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[35] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rc[35] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[35] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[35] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[35] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[35] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N3
cyclone_lcell \uut_sampling|sft_rc[34] (
// Equation(s):
// \uut_sampling|sft_rc [34] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [35], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [35]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[34] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[34] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[34] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[34] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[34] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[34] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N5
cyclone_lcell \uut_sampling|sft_rc[42] (
// Equation(s):
// \uut_vga_ctrl|Mux16~35  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|x_cnt [3] # B1_sft_rc[42]) # !\uut_vga_ctrl|Add2~2  & !\uut_vga_ctrl|x_cnt [3] & (\uut_sampling|sft_rc [34])
// \uut_sampling|sft_rc [42] = DFFEAS(\uut_vga_ctrl|Mux16~35 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [43], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_sampling|sft_rc [43]),
	.datad(\uut_sampling|sft_rc [34]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~35 ),
	.regout(\uut_sampling|sft_rc [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[42] .lut_mask = "b9a8";
defparam \uut_sampling|sft_rc[42] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[42] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[42] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[42] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[42] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y10_N7
cyclone_lcell \uut_sampling|sft_rc[41] (
// Equation(s):
// \uut_vga_ctrl|Mux16~1  = \uut_vga_ctrl|Mux16~0  & (\uut_sampling|sft_rc [57] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~0  & (B1_sft_rc[41] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [41] = DFFEAS(\uut_vga_ctrl|Mux16~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [42], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [57]),
	.datab(\uut_vga_ctrl|Mux16~0 ),
	.datac(\uut_sampling|sft_rc [42]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~1 ),
	.regout(\uut_sampling|sft_rc [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[41] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rc[41] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[41] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[41] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[41] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[41] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y10_N3
cyclone_lcell \uut_sampling|sft_rc[40] (
// Equation(s):
// \uut_sampling|sft_rc [40] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [41], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [41]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[40] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[40] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[40] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[40] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[40] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[40] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y9_N1
cyclone_lcell \uut_sampling|sft_rc[6] (
// Equation(s):
// \uut_vga_ctrl|Mux16~14  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~1_combout  & (B1_sft_rc[6]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rc [38])
// \uut_sampling|sft_rc [6] = DFFEAS(\uut_vga_ctrl|Mux16~14 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [7], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_rc [38]),
	.datac(\uut_sampling|sft_rc [7]),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~14 ),
	.regout(\uut_sampling|sft_rc [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[6] .lut_mask = "fa44";
defparam \uut_sampling|sft_rc[6] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[6] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[6] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[6] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y9_N2
cyclone_lcell \uut_sampling|sft_rc[39] (
// Equation(s):
// \uut_vga_ctrl|Mux16~15  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux16~14  & \uut_sampling|sft_rc [7] # !\uut_vga_ctrl|Mux16~14  & (B1_sft_rc[39])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux16~14 )
// \uut_sampling|sft_rc [39] = DFFEAS(\uut_vga_ctrl|Mux16~15 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [40], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_rc [7]),
	.datac(\uut_sampling|sft_rc [40]),
	.datad(\uut_vga_ctrl|Mux16~14 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~15 ),
	.regout(\uut_sampling|sft_rc [39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[39] .lut_mask = "dda0";
defparam \uut_sampling|sft_rc[39] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[39] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[39] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[39] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[39] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y9_N3
cyclone_lcell \uut_sampling|sft_rc[38] (
// Equation(s):
// \uut_sampling|sft_rc [38] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [39], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [39]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[38] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[38] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[38] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[38] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[38] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[38] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y9_N2
cyclone_lcell \uut_sampling|sft_rc[5] (
// Equation(s):
// \uut_vga_ctrl|Mux16~21  = \uut_vga_ctrl|Mux16~20  & (\uut_sampling|sft_rc [13] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~20  & (B1_sft_rc[5] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [5] = DFFEAS(\uut_vga_ctrl|Mux16~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [6], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~20 ),
	.datab(\uut_sampling|sft_rc [13]),
	.datac(\uut_sampling|sft_rc [6]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~21 ),
	.regout(\uut_sampling|sft_rc [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[5] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rc[5] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[5] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[5] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[5] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X22_Y13_N2
cyclone_lcell \uut_sampling|sft_rc[4] (
// Equation(s):
// \uut_sampling|sft_rc [4] = DFFEAS(\uut_sampling|sft_rc [5], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [5]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[4] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[4] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[4] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[4] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[4] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y10_N4
cyclone_lcell \uut_sampling|sft_rc[11] (
// Equation(s):
// \uut_sampling|sft_rc [11] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [12], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [12]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[11] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[11] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[11] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[11] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[11] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y10_N1
cyclone_lcell \uut_sampling|sft_rc[10] (
// Equation(s):
// \uut_vga_ctrl|Mux16~31  = \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & B1_sft_rc[10] # !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_rc [2]))
// \uut_sampling|sft_rc [10] = DFFEAS(\uut_vga_ctrl|Mux16~31 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [11], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rc [11]),
	.datad(\uut_sampling|sft_rc [2]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~31 ),
	.regout(\uut_sampling|sft_rc [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[10] .lut_mask = "d9c8";
defparam \uut_sampling|sft_rc[10] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[10] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[10] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[10] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y10_N8
cyclone_lcell \uut_sampling|sft_rc[3] (
// Equation(s):
// \uut_vga_ctrl|Mux16~32  = \uut_vga_ctrl|Mux16~31  & (\uut_sampling|sft_rc [11] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~31  & (B1_sft_rc[3] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [3] = DFFEAS(\uut_vga_ctrl|Mux16~32 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [4], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~31 ),
	.datab(\uut_sampling|sft_rc [11]),
	.datac(\uut_sampling|sft_rc [4]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~32 ),
	.regout(\uut_sampling|sft_rc [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[3] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rc[3] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[3] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[3] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[3] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y10_N3
cyclone_lcell \uut_sampling|sft_rc[2] (
// Equation(s):
// \uut_sampling|sft_rc [2] = DFFEAS(\uut_sampling|sft_rc [3], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[2] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[2] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[2] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[2] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[2] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y10_N9
cyclone_lcell \uut_sampling|sft_rc[9] (
// Equation(s):
// \uut_vga_ctrl|Mux16~8  = \uut_vga_ctrl|Mux16~7  & (\uut_sampling|sft_rc [25] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~7  & (B1_sft_rc[9] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [9] = DFFEAS(\uut_vga_ctrl|Mux16~8 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [10], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [25]),
	.datab(\uut_vga_ctrl|Mux16~7 ),
	.datac(\uut_sampling|sft_rc [10]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~8 ),
	.regout(\uut_sampling|sft_rc [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[9] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rc[9] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[9] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[9] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[9] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y10_N0
cyclone_lcell \uut_sampling|sft_rc[8] (
// Equation(s):
// \uut_sampling|sft_rc [8] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [9], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [9]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[8] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[8] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[8] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[8] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[8] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N6
cyclone_lcell \uut_sampling|sft_rc[23] (
// Equation(s):
// \uut_sampling|sft_rc [23] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [24], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [24]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[23] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[23] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[23] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[23] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[23] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[23] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N4
cyclone_lcell \uut_sampling|sft_rc[22] (
// Equation(s):
// \uut_vga_ctrl|Mux16~10  = \uut_vga_ctrl|Add2~1_combout  & (B1_sft_rc[22] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~1_combout  & \uut_sampling|sft_rc [54] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [22] = DFFEAS(\uut_vga_ctrl|Mux16~10 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [23], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_sampling|sft_rc [54]),
	.datac(\uut_sampling|sft_rc [23]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~10 ),
	.regout(\uut_sampling|sft_rc [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[22] .lut_mask = "aae4";
defparam \uut_sampling|sft_rc[22] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[22] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[22] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[22] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[22] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N8
cyclone_lcell \uut_sampling|sft_rc[55] (
// Equation(s):
// \uut_vga_ctrl|Mux16~11  = \uut_vga_ctrl|Mux16~10  & (\uut_sampling|sft_rc [23] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~10  & (B1_sft_rc[55] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [55] = DFFEAS(\uut_vga_ctrl|Mux16~11 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [56], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [23]),
	.datab(\uut_vga_ctrl|Mux16~10 ),
	.datac(\uut_sampling|sft_rc [56]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~11 ),
	.regout(\uut_sampling|sft_rc [55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[55] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rc[55] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[55] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[55] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[55] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[55] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N3
cyclone_lcell \uut_sampling|sft_rc[54] (
// Equation(s):
// \uut_sampling|sft_rc [54] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [55], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [55]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[54] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[54] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[54] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[54] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[54] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[54] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y9_N5
cyclone_lcell \uut_sampling|sft_rc[53] (
// Equation(s):
// \uut_vga_ctrl|Mux16~23  = \uut_vga_ctrl|Mux16~22  & (\uut_sampling|sft_rc [61] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~22  & (B1_sft_rc[53] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [53] = DFFEAS(\uut_vga_ctrl|Mux16~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [54], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~22 ),
	.datab(\uut_sampling|sft_rc [61]),
	.datac(\uut_sampling|sft_rc [54]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~23 ),
	.regout(\uut_sampling|sft_rc [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[53] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rc[53] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[53] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[53] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[53] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[53] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y8_N2
cyclone_lcell \uut_sampling|sft_rc[52] (
// Equation(s):
// \uut_sampling|sft_rc [52] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [53], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [53]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[52] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[52] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[52] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[52] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[52] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[52] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y10_N2
cyclone_lcell \uut_sampling|sft_rc[59] (
// Equation(s):
// \uut_sampling|sft_rc [59] = DFFEAS(\uut_sampling|sft_rc [60], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [60]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[59] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[59] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[59] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[59] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[59] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[59] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y10_N5
cyclone_lcell \uut_sampling|sft_rc[51] (
// Equation(s):
// \uut_vga_ctrl|Mux16~34  = \uut_vga_ctrl|Mux16~33  & (\uut_sampling|sft_rc [59] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~33  & (B1_sft_rc[51] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [51] = DFFEAS(\uut_vga_ctrl|Mux16~34 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [52], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [59]),
	.datab(\uut_vga_ctrl|Mux16~33 ),
	.datac(\uut_sampling|sft_rc [52]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~34 ),
	.regout(\uut_sampling|sft_rc [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[51] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rc[51] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[51] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[51] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[51] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[51] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y10_N9
cyclone_lcell \uut_sampling|sft_rc[50] (
// Equation(s):
// \uut_sampling|sft_rc [50] = DFFEAS(\uut_sampling|sft_rc [51], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [51]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[50] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[50] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[50] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[50] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[50] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[50] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y10_N3
cyclone_lcell \uut_sampling|sft_rc[49] (
// Equation(s):
// \uut_sampling|sft_rc [49] = DFFEAS(\uut_sampling|sft_rc [50], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [50]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[49] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[49] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[49] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[49] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[49] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[49] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y10_N2
cyclone_lcell \uut_sampling|sft_rc[48] (
// Equation(s):
// \uut_vga_ctrl|Mux16~4  = \uut_vga_ctrl|Add2~3  & (B1_sft_rc[48] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & \uut_sampling|sft_rc [32] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [48] = DFFEAS(\uut_vga_ctrl|Mux16~4 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [49], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [32]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rc [49]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~4 ),
	.regout(\uut_sampling|sft_rc [48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[48] .lut_mask = "cce2";
defparam \uut_sampling|sft_rc[48] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[48] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[48] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[48] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[48] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y10_N4
cyclone_lcell \uut_sampling|sft_rc[33] (
// Equation(s):
// \uut_vga_ctrl|Mux16~5  = \uut_vga_ctrl|Mux16~4  & (\uut_sampling|sft_rc [49] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~4  & (B1_sft_rc[33] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [33] = DFFEAS(\uut_vga_ctrl|Mux16~5 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [34], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~4 ),
	.datab(\uut_sampling|sft_rc [49]),
	.datac(\uut_sampling|sft_rc [34]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~5 ),
	.regout(\uut_sampling|sft_rc [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[33] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rc[33] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[33] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[33] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[33] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[33] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y10_N1
cyclone_lcell \uut_sampling|sft_rc[32] (
// Equation(s):
// \uut_sampling|sft_rc [32] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [33], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [33]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[32] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[32] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[32] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[32] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[32] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[32] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y10_N8
cyclone_lcell \uut_sampling|sft_rc[31] (
// Equation(s):
// \uut_vga_ctrl|Mux16~18  = \uut_vga_ctrl|Mux16~17  & (B1_sft_rc[31] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~17  & \uut_sampling|sft_rc [63] & (\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [31] = DFFEAS(\uut_vga_ctrl|Mux16~18 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [32], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~17 ),
	.datab(\uut_sampling|sft_rc [63]),
	.datac(\uut_sampling|sft_rc [32]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~18 ),
	.regout(\uut_sampling|sft_rc [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[31] .lut_mask = "e4aa";
defparam \uut_sampling|sft_rc[31] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[31] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[31] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[31] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[31] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y10_N6
cyclone_lcell \uut_sampling|sft_rc[29] (
// Equation(s):
// \uut_sampling|sft_rc [29] = DFFEAS(\uut_sampling|sft_rc [30], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [30]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[29] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[29] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[29] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[29] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[29] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[29] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y9_N1
cyclone_lcell \uut_sampling|sft_rc[28] (
// Equation(s):
// \uut_vga_ctrl|Mux16~27  = \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~2  & B1_sft_rc[28] # !\uut_vga_ctrl|Add2~2  & (\uut_sampling|sft_rc [20]))
// \uut_sampling|sft_rc [28] = DFFEAS(\uut_vga_ctrl|Mux16~27 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [29], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rc [29]),
	.datad(\uut_sampling|sft_rc [20]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~27 ),
	.regout(\uut_sampling|sft_rc [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[28] .lut_mask = "d9c8";
defparam \uut_sampling|sft_rc[28] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[28] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[28] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[28] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[28] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y9_N3
cyclone_lcell \uut_sampling|sft_rc[21] (
// Equation(s):
// \uut_vga_ctrl|Mux16~28  = \uut_vga_ctrl|Mux16~27  & (\uut_sampling|sft_rc [29] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~27  & (B1_sft_rc[21] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [21] = DFFEAS(\uut_vga_ctrl|Mux16~28 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [22], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~27 ),
	.datab(\uut_sampling|sft_rc [29]),
	.datac(\uut_sampling|sft_rc [22]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~28 ),
	.regout(\uut_sampling|sft_rc [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[21] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rc[21] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[21] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[21] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[21] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[21] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y11_N8
cyclone_lcell \uut_sampling|sft_rc[20] (
// Equation(s):
// \uut_sampling|sft_rc [20] = DFFEAS(\uut_sampling|sft_rc [21], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [21]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[20] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[20] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[20] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[20] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[20] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[20] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y11_N5
cyclone_lcell \uut_sampling|sft_rc[27] (
// Equation(s):
// \uut_sampling|sft_rc [27] = DFFEAS(\uut_sampling|sft_rc [28], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [28]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[27] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[27] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[27] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[27] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[27] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[27] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y11_N2
cyclone_lcell \uut_sampling|sft_rc[19] (
// Equation(s):
// \uut_vga_ctrl|Mux16~39  = \uut_vga_ctrl|Mux16~38  & (\uut_sampling|sft_rc [27] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~38  & (B1_sft_rc[19] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [19] = DFFEAS(\uut_vga_ctrl|Mux16~39 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [20], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~38 ),
	.datab(\uut_sampling|sft_rc [27]),
	.datac(\uut_sampling|sft_rc [20]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~39 ),
	.regout(\uut_sampling|sft_rc [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[19] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rc[19] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[19] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[19] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[19] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[19] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y11_N0
cyclone_lcell \uut_sampling|sft_rc[18] (
// Equation(s):
// \uut_sampling|sft_rc [18] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [19], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [19]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[18] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[18] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[18] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[18] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[18] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[18] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y10_N4
cyclone_lcell \uut_sampling|sft_rc[17] (
// Equation(s):
// \uut_sampling|sft_rc [17] = DFFEAS(\uut_sampling|sft_rc [18], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [18]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[17] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[17] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[17] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[17] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[17] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[17] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y10_N9
cyclone_lcell \uut_sampling|sft_rc[16] (
// Equation(s):
// \uut_sampling|sft_rc [16] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [17], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [17]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[16] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[16] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[16] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[16] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[16] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[16] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N0
cyclone_lcell \uut_sampling|sft_rc[15] (
// Equation(s):
// \uut_sampling|sft_rc [15] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [16], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [16]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[15] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[15] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[15] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[15] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[15] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N2
cyclone_lcell \uut_sampling|sft_rc[47] (
// Equation(s):
// \uut_vga_ctrl|Mux16~13  = \uut_vga_ctrl|Mux16~12  & (\uut_sampling|sft_rc [15] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~12  & (B1_sft_rc[47] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [47] = DFFEAS(\uut_vga_ctrl|Mux16~13 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [48], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Mux16~12 ),
	.datab(\uut_sampling|sft_rc [15]),
	.datac(\uut_sampling|sft_rc [48]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~13 ),
	.regout(\uut_sampling|sft_rc [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[47] .lut_mask = "d8aa";
defparam \uut_sampling|sft_rc[47] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[47] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[47] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[47] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[47] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N9
cyclone_lcell \uut_sampling|sft_rc[46] (
// Equation(s):
// \uut_sampling|sft_rc [46] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [47], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [47]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[46] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[46] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[46] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[46] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[46] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[46] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y9_N1
cyclone_lcell \uut_sampling|sft_rc[45] (
// Equation(s):
// \uut_sampling|sft_rc [45] = DFFEAS(\uut_sampling|sft_rc [46], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_sampling|sft_rc [46]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[45] .lut_mask = "ff00";
defparam \uut_sampling|sft_rc[45] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[45] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[45] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[45] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[45] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y9_N4
cyclone_lcell \uut_sampling|sft_rc[44] (
// Equation(s):
// \uut_vga_ctrl|Mux16~24  = \uut_vga_ctrl|Add2~2  & (B1_sft_rc[44] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~2  & \uut_sampling|sft_rc [36] & (!\uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [44] = DFFEAS(\uut_vga_ctrl|Mux16~24 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [45], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [36]),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_sampling|sft_rc [45]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~24 ),
	.regout(\uut_sampling|sft_rc [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[44] .lut_mask = "cce2";
defparam \uut_sampling|sft_rc[44] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[44] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[44] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[44] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[44] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y9_N0
cyclone_lcell \uut_sampling|sft_rc[37] (
// Equation(s):
// \uut_vga_ctrl|Mux16~25  = \uut_vga_ctrl|Mux16~24  & (\uut_sampling|sft_rc [45] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux16~24  & (B1_sft_rc[37] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_rc [37] = DFFEAS(\uut_vga_ctrl|Mux16~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [38], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_rc [45]),
	.datab(\uut_vga_ctrl|Mux16~24 ),
	.datac(\uut_sampling|sft_rc [38]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~25 ),
	.regout(\uut_sampling|sft_rc [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[37] .lut_mask = "b8cc";
defparam \uut_sampling|sft_rc[37] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[37] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[37] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[37] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[37] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N7
cyclone_lcell \uut_sampling|sft_rc[36] (
// Equation(s):
// \uut_sampling|sft_rc [36] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [37], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [37]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[36] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[36] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[36] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[36] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[36] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[36] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X18_Y10_N8
cyclone_lcell \uut_sampling|sft_rc[43] (
// Equation(s):
// \uut_sampling|sft_rc [43] = DFFEAS(GND, GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [44], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_sampling|sft_rc [44]),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_sampling|sft_rc [43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[43] .lut_mask = "0000";
defparam \uut_sampling|sft_rc[43] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[43] .output_mode = "reg_only";
defparam \uut_sampling|sft_rc[43] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[43] .sum_lutc_input = "datac";
defparam \uut_sampling|sft_rc[43] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X15_Y10_N6
cyclone_lcell \uut_vga_ctrl|Mux16~37 (
// Equation(s):
// \uut_vga_ctrl|Mux16~37_combout  = \uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Add2~3  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux16~34 ) # !\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux16~36 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~1_combout ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|Mux16~36 ),
	.datad(\uut_vga_ctrl|Mux16~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~37 .lut_mask = "dc98";
defparam \uut_vga_ctrl|Mux16~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y10_N7
cyclone_lcell \uut_vga_ctrl|Mux16~40 (
// Equation(s):
// \uut_vga_ctrl|Mux16~40_combout  = \uut_vga_ctrl|Mux16~37_combout  & (\uut_vga_ctrl|Mux16~39  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux16~37_combout  & (\uut_vga_ctrl|Mux16~32  & \uut_vga_ctrl|Add2~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux16~37_combout ),
	.datab(\uut_vga_ctrl|Mux16~39 ),
	.datac(\uut_vga_ctrl|Mux16~32 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~40 .lut_mask = "d8aa";
defparam \uut_vga_ctrl|Mux16~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y9_N7
cyclone_lcell \uut_vga_ctrl|Mux16~26 (
// Equation(s):
// \uut_vga_ctrl|Mux16~26_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux16~23  # \uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~3  & (!\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux16~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux16~23 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux16~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~26 .lut_mask = "ada8";
defparam \uut_vga_ctrl|Mux16~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y9_N8
cyclone_lcell \uut_vga_ctrl|Mux16~29 (
// Equation(s):
// \uut_vga_ctrl|Mux16~29_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux16~26_combout  & (\uut_vga_ctrl|Mux16~28 ) # !\uut_vga_ctrl|Mux16~26_combout  & \uut_vga_ctrl|Mux16~21 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux16~26_combout 
// )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux16~21 ),
	.datab(\uut_vga_ctrl|Mux16~28 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux16~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~29 .lut_mask = "cfa0";
defparam \uut_vga_ctrl|Mux16~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y9_N7
cyclone_lcell \uut_vga_ctrl|Mux16~16 (
// Equation(s):
// \uut_vga_ctrl|Mux16~16_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux16~13  # \uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux16~15  & (!\uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux16~15 ),
	.datab(\uut_vga_ctrl|Mux16~13 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~16 .lut_mask = "f0ca";
defparam \uut_vga_ctrl|Mux16~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y9_N4
cyclone_lcell \uut_vga_ctrl|Mux16~19 (
// Equation(s):
// \uut_vga_ctrl|Mux16~19_combout  = \uut_vga_ctrl|Mux16~16_combout  & (\uut_vga_ctrl|Mux16~18  # !\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Mux16~16_combout  & (\uut_vga_ctrl|Mux16~11  & \uut_vga_ctrl|Add2~3 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux16~16_combout ),
	.datab(\uut_vga_ctrl|Mux16~18 ),
	.datac(\uut_vga_ctrl|Mux16~11 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~19 .lut_mask = "d8aa";
defparam \uut_vga_ctrl|Mux16~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y9_N9
cyclone_lcell \uut_vga_ctrl|Mux16~30 (
// Equation(s):
// \uut_vga_ctrl|Mux16~30_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux16~19_combout  # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Mux16~29_combout  & (!\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|Mux16~29_combout ),
	.datac(\uut_vga_ctrl|Mux16~19_combout ),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~30 .lut_mask = "aae4";
defparam \uut_vga_ctrl|Mux16~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y10_N8
cyclone_lcell \uut_sampling|sft_rc[1] (
// Equation(s):
// \uut_vga_ctrl|Mux16~3  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux16~2  & \uut_sampling|sft_rc [17] # !\uut_vga_ctrl|Mux16~2  & (B1_sft_rc[1])) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux16~2 )
// \uut_sampling|sft_rc [1] = DFFEAS(\uut_vga_ctrl|Mux16~3 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_rc [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_sampling|sft_rc [17]),
	.datac(\uut_sampling|sft_rc [2]),
	.datad(\uut_vga_ctrl|Mux16~2 ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~3 ),
	.regout(\uut_sampling|sft_rc [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[1] .lut_mask = "dda0";
defparam \uut_sampling|sft_rc[1] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_rc[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y10_N6
cyclone_lcell \uut_sampling|sft_rc[0] (
// Equation(s):
// \uut_vga_ctrl|Mux16~2  = \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Add2~3  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_rc [16]) # !\uut_vga_ctrl|Add2~3  & B1_sft_rc[0])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_sampling|sft_rc [1]),
	.datad(\uut_sampling|sft_rc [16]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~2 ),
	.regout(\uut_sampling|sft_rc [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_rc[0] .lut_mask = "dc98";
defparam \uut_sampling|sft_rc[0] .operation_mode = "normal";
defparam \uut_sampling|sft_rc[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_rc[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_rc[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_rc[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y9_N5
cyclone_lcell \uut_vga_ctrl|Mux16~6 (
// Equation(s):
// \uut_vga_ctrl|Mux16~6_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux16~3  # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux16~5 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux16~3 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_vga_ctrl|Mux16~5 ),
	.datad(\uut_vga_ctrl|Add2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~6 .lut_mask = "ee30";
defparam \uut_vga_ctrl|Mux16~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y9_N6
cyclone_lcell \uut_vga_ctrl|Mux16~9 (
// Equation(s):
// \uut_vga_ctrl|Mux16~9_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux16~6_combout  & \uut_vga_ctrl|Mux16~8  # !\uut_vga_ctrl|Mux16~6_combout  & (\uut_vga_ctrl|Mux16~1 )) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux16~6_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux16~8 ),
	.datab(\uut_vga_ctrl|Mux16~1 ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux16~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~9 .lut_mask = "afc0";
defparam \uut_vga_ctrl|Mux16~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y9_N8
cyclone_lcell \uut_vga_ctrl|Mux16~41 (
// Equation(s):
// \uut_vga_ctrl|Mux16~41_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|Mux16~30_combout  & \uut_vga_ctrl|Mux16~40_combout  # !\uut_vga_ctrl|Mux16~30_combout  & (\uut_vga_ctrl|Mux16~9_combout )) # !\uut_vga_ctrl|x_cnt [5] & 
// (\uut_vga_ctrl|Mux16~30_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux16~40_combout ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|Mux16~30_combout ),
	.datad(\uut_vga_ctrl|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux16~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux16~41 .lut_mask = "bcb0";
defparam \uut_vga_ctrl|Mux16~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux16~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux16~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux16~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux16~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y4_N2
cyclone_lcell \uut_vga_ctrl|always9~70 (
// Equation(s):
// \uut_vga_ctrl|always9~70_combout  = \uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|Mux17~41_combout  & \uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|y_cnt [6]),
	.datac(\uut_vga_ctrl|Mux17~41_combout ),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~70 .lut_mask = "2000";
defparam \uut_vga_ctrl|always9~70 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~70 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~70 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~70 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~70 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y4_N1
cyclone_lcell \uut_vga_ctrl|vga_rgb~82 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~82_combout  = \uut_vga_ctrl|always9~49_combout  & (\uut_vga_ctrl|always9~70_combout  # \uut_vga_ctrl|always9~64_combout  & !\uut_vga_ctrl|Mux16~41_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~64_combout ),
	.datab(\uut_vga_ctrl|Mux16~41_combout ),
	.datac(\uut_vga_ctrl|always9~70_combout ),
	.datad(\uut_vga_ctrl|always9~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~82 .lut_mask = "f200";
defparam \uut_vga_ctrl|vga_rgb~82 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~82 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~82 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~82 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~82 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N3
cyclone_lcell \uut_vga_ctrl|vga_rgb~85 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~85_combout  = \uut_vga_ctrl|vga_rgb~81_combout  # \uut_vga_ctrl|vga_rgb~84_combout  # \uut_vga_ctrl|vga_rgb~83_combout  # \uut_vga_ctrl|vga_rgb~82_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|vga_rgb~81_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~84_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~83_combout ),
	.datad(\uut_vga_ctrl|vga_rgb~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~85 .lut_mask = "fffe";
defparam \uut_vga_ctrl|vga_rgb~85 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~85 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~85 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~85 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~85 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y8_N5
cyclone_lcell \uut_vga_ctrl|Mux8~16 (
// Equation(s):
// \uut_vga_ctrl|Mux8~16_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux8~13  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & (!\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux8~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~13 ),
	.datab(\uut_vga_ctrl|Add2~3 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux8~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~16 .lut_mask = "cbc8";
defparam \uut_vga_ctrl|Mux8~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y8_N2
cyclone_lcell \uut_vga_ctrl|Mux8~19 (
// Equation(s):
// \uut_vga_ctrl|Mux8~19_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux8~16_combout  & (\uut_vga_ctrl|Mux8~18 ) # !\uut_vga_ctrl|Mux8~16_combout  & \uut_vga_ctrl|Mux8~11 ) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux8~16_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~11 ),
	.datab(\uut_vga_ctrl|Mux8~18 ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Mux8~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~19 .lut_mask = "cfa0";
defparam \uut_vga_ctrl|Mux8~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y8_N9
cyclone_lcell \uut_vga_ctrl|Mux8~26 (
// Equation(s):
// \uut_vga_ctrl|Mux8~26_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux8~23 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux8~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~25 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_vga_ctrl|Mux8~23 ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~26 .lut_mask = "fc22";
defparam \uut_vga_ctrl|Mux8~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y8_N4
cyclone_lcell \uut_vga_ctrl|Mux8~29 (
// Equation(s):
// \uut_vga_ctrl|Mux8~29_combout  = \uut_vga_ctrl|Mux8~26_combout  & (\uut_vga_ctrl|Mux8~28  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux8~26_combout  & \uut_vga_ctrl|Mux8~21  & \uut_vga_ctrl|Add2~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~26_combout ),
	.datab(\uut_vga_ctrl|Mux8~21 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Mux8~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~29 .lut_mask = "ea4a";
defparam \uut_vga_ctrl|Mux8~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y8_N3
cyclone_lcell \uut_vga_ctrl|Mux8~30 (
// Equation(s):
// \uut_vga_ctrl|Mux8~30_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux8~19_combout  # \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|Mux8~29_combout  & !\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~19_combout ),
	.datab(\uut_vga_ctrl|Mux8~29_combout ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~30 .lut_mask = "f0ac";
defparam \uut_vga_ctrl|Mux8~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y7_N8
cyclone_lcell \uut_vga_ctrl|Mux8~37 (
// Equation(s):
// \uut_vga_ctrl|Mux8~37_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux8~34  # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux8~36  & (!\uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux8~36 ),
	.datac(\uut_vga_ctrl|Mux8~34 ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~37 .lut_mask = "aae4";
defparam \uut_vga_ctrl|Mux8~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y7_N5
cyclone_lcell \uut_vga_ctrl|Mux8~40 (
// Equation(s):
// \uut_vga_ctrl|Mux8~40_combout  = \uut_vga_ctrl|Mux8~37_combout  & (\uut_vga_ctrl|Mux8~39  # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux8~37_combout  & (\uut_vga_ctrl|Mux8~32  & \uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~39 ),
	.datab(\uut_vga_ctrl|Mux8~32 ),
	.datac(\uut_vga_ctrl|Mux8~37_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~40 .lut_mask = "acf0";
defparam \uut_vga_ctrl|Mux8~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y8_N2
cyclone_lcell \uut_vga_ctrl|Mux8~6 (
// Equation(s):
// \uut_vga_ctrl|Mux8~6_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux8~3  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux8~5 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~3 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_vga_ctrl|Add2~2 ),
	.datad(\uut_vga_ctrl|Mux8~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~6 .lut_mask = "e3e0";
defparam \uut_vga_ctrl|Mux8~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y8_N9
cyclone_lcell \uut_sampling|sft_r4[1] (
// Equation(s):
// \uut_vga_ctrl|Mux8~1  = \uut_vga_ctrl|Mux8~0  & (\uut_sampling|sft_r4 [17] # !\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Mux8~0  & (B1_sft_r4[1] & \uut_vga_ctrl|x_cnt [3])
// \uut_sampling|sft_r4 [1] = DFFEAS(\uut_vga_ctrl|Mux8~1 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_sampling|sampling_start~4_combout , \uut_sampling|sft_r4 [2], , , VCC)

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_sampling|sft_r4 [17]),
	.datab(\uut_vga_ctrl|Mux8~0 ),
	.datac(\uut_sampling|sft_r4 [2]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~1 ),
	.regout(\uut_sampling|sft_r4 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[1] .lut_mask = "b8cc";
defparam \uut_sampling|sft_r4[1] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[1] .output_mode = "reg_and_comb";
defparam \uut_sampling|sft_r4[1] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[1] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X24_Y8_N0
cyclone_lcell \uut_sampling|sft_r4[0] (
// Equation(s):
// \uut_vga_ctrl|Mux8~0  = \uut_vga_ctrl|Add2~3  & (\uut_sampling|sft_r4 [16] # \uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|Add2~3  & (B1_sft_r4[0] & !\uut_vga_ctrl|x_cnt [3])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk1 ),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_sampling|sft_r4 [16]),
	.datac(\uut_sampling|sft_r4 [1]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uut_sampling|sampling_start~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~0 ),
	.regout(\uut_sampling|sft_r4 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_sampling|sft_r4[0] .lut_mask = "aad8";
defparam \uut_sampling|sft_r4[0] .operation_mode = "normal";
defparam \uut_sampling|sft_r4[0] .output_mode = "comb_only";
defparam \uut_sampling|sft_r4[0] .register_cascade_mode = "off";
defparam \uut_sampling|sft_r4[0] .sum_lutc_input = "qfbk";
defparam \uut_sampling|sft_r4[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y8_N5
cyclone_lcell \uut_vga_ctrl|Mux8~9 (
// Equation(s):
// \uut_vga_ctrl|Mux8~9_combout  = \uut_vga_ctrl|Mux8~6_combout  & (\uut_vga_ctrl|Mux8~8  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux8~6_combout  & \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux8~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~6_combout ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_vga_ctrl|Mux8~8 ),
	.datad(\uut_vga_ctrl|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~9 .lut_mask = "e6a2";
defparam \uut_vga_ctrl|Mux8~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N1
cyclone_lcell \uut_vga_ctrl|Mux8~41 (
// Equation(s):
// \uut_vga_ctrl|Mux8~41_combout  = \uut_vga_ctrl|Mux8~30_combout  & (\uut_vga_ctrl|Mux8~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux8~30_combout  & (\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|Mux8~9_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~30_combout ),
	.datab(\uut_vga_ctrl|Mux8~40_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|Mux8~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux8~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux8~41 .lut_mask = "da8a";
defparam \uut_vga_ctrl|Mux8~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux8~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux8~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux8~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux8~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y8_N4
cyclone_lcell \uut_vga_ctrl|always9~22 (
// Equation(s):
// \uut_vga_ctrl|always9~22_combout  = \uut_vga_ctrl|Mux15~41_combout  & !\uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|always9~60_combout  & \uut_vga_ctrl|y_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux15~41_combout ),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|always9~60_combout ),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~22 .lut_mask = "2000";
defparam \uut_vga_ctrl|always9~22 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~22 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~22 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~22 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~22 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y8_N2
cyclone_lcell \uut_vga_ctrl|always9~61 (
// Equation(s):
// \uut_vga_ctrl|always9~61_combout  = \uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always9~50_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|always9~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~61 .lut_mask = "f000";
defparam \uut_vga_ctrl|always9~61 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~61 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~61 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~61 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~61 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N6
cyclone_lcell \uut_vga_ctrl|vga_rgb~77 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~77_combout  = \uut_vga_ctrl|always9~22_combout  # \uut_vga_ctrl|Mux8~41_combout  & \uut_vga_ctrl|always9~56_combout  & \uut_vga_ctrl|always9~61_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux8~41_combout ),
	.datab(\uut_vga_ctrl|always9~22_combout ),
	.datac(\uut_vga_ctrl|always9~56_combout ),
	.datad(\uut_vga_ctrl|always9~61_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~77 .lut_mask = "eccc";
defparam \uut_vga_ctrl|vga_rgb~77 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~77 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~77 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~77 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~77 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N7
cyclone_lcell \uut_vga_ctrl|always9~69 (
// Equation(s):
// \uut_vga_ctrl|always9~69_combout  = !\uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|y_cnt [3] & !\uut_vga_ctrl|Mux8~41_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(\uut_vga_ctrl|Mux8~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~69 .lut_mask = "0010";
defparam \uut_vga_ctrl|always9~69 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~69 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~69 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~69 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~69 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N0
cyclone_lcell \uut_vga_ctrl|always9~62 (
// Equation(s):
// \uut_vga_ctrl|always9~62_combout  = !\uut_vga_ctrl|y_cnt [5] & (\uut_vga_ctrl|y_cnt [3] & \uut_vga_ctrl|y_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [5]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~62 .lut_mask = "5000";
defparam \uut_vga_ctrl|always9~62 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~62 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~62 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~62 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~62 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N8
cyclone_lcell \uut_vga_ctrl|vga_rgb~78 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~78_combout  = \uut_vga_ctrl|always9~61_combout  & (\uut_vga_ctrl|always9~69_combout  # \uut_vga_ctrl|Mux9~41_combout  & \uut_vga_ctrl|always9~62_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~69_combout ),
	.datab(\uut_vga_ctrl|always9~61_combout ),
	.datac(\uut_vga_ctrl|Mux9~41_combout ),
	.datad(\uut_vga_ctrl|always9~62_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~78 .lut_mask = "c888";
defparam \uut_vga_ctrl|vga_rgb~78 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~78 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~78 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~78 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~78 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N5
cyclone_lcell \uut_vga_ctrl|Mux14~37 (
// Equation(s):
// \uut_vga_ctrl|Mux14~37_combout  = \uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux14~34  # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux14~36 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_vga_ctrl|Mux14~34 ),
	.datad(\uut_vga_ctrl|Mux14~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~37 .lut_mask = "d9c8";
defparam \uut_vga_ctrl|Mux14~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N7
cyclone_lcell \uut_vga_ctrl|Mux14~40 (
// Equation(s):
// \uut_vga_ctrl|Mux14~40_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux14~37_combout  & (\uut_vga_ctrl|Mux14~39 ) # !\uut_vga_ctrl|Mux14~37_combout  & \uut_vga_ctrl|Mux14~32 ) # !\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux14~37_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux14~37_combout ),
	.datac(\uut_vga_ctrl|Mux14~32 ),
	.datad(\uut_vga_ctrl|Mux14~39 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~40 .lut_mask = "ec64";
defparam \uut_vga_ctrl|Mux14~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N4
cyclone_lcell \uut_vga_ctrl|Mux14~26 (
// Equation(s):
// \uut_vga_ctrl|Mux14~26_combout  = \uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Add2~2  # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux14~23 ) # !\uut_vga_ctrl|Add2~2  & \uut_vga_ctrl|Mux14~25 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Add2~2 ),
	.datac(\uut_vga_ctrl|Mux14~25 ),
	.datad(\uut_vga_ctrl|Mux14~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~26 .lut_mask = "dc98";
defparam \uut_vga_ctrl|Mux14~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N9
cyclone_lcell \uut_vga_ctrl|Mux14~29 (
// Equation(s):
// \uut_vga_ctrl|Mux14~29_combout  = \uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux14~26_combout  & \uut_vga_ctrl|Mux14~28  # !\uut_vga_ctrl|Mux14~26_combout  & (\uut_vga_ctrl|Mux14~21 )) # !\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux14~26_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~3 ),
	.datab(\uut_vga_ctrl|Mux14~28 ),
	.datac(\uut_vga_ctrl|Mux14~26_combout ),
	.datad(\uut_vga_ctrl|Mux14~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~29 .lut_mask = "dad0";
defparam \uut_vga_ctrl|Mux14~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N6
cyclone_lcell \uut_vga_ctrl|Mux14~16 (
// Equation(s):
// \uut_vga_ctrl|Mux14~16_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~3 ) # !\uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Add2~3  & (\uut_vga_ctrl|Mux14~13 ) # !\uut_vga_ctrl|Add2~3  & \uut_vga_ctrl|Mux14~15 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux14~15 ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_vga_ctrl|Mux14~13 ),
	.datad(\uut_vga_ctrl|Add2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~16 .lut_mask = "fc22";
defparam \uut_vga_ctrl|Mux14~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N8
cyclone_lcell \uut_vga_ctrl|Mux14~19 (
// Equation(s):
// \uut_vga_ctrl|Mux14~19_combout  = \uut_vga_ctrl|Mux14~16_combout  & (\uut_vga_ctrl|Mux14~18  # !\uut_vga_ctrl|Add2~1_combout ) # !\uut_vga_ctrl|Mux14~16_combout  & \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux14~11 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux14~16_combout ),
	.datab(\uut_vga_ctrl|Add2~1_combout ),
	.datac(\uut_vga_ctrl|Mux14~18 ),
	.datad(\uut_vga_ctrl|Mux14~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~19 .lut_mask = "e6a2";
defparam \uut_vga_ctrl|Mux14~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N3
cyclone_lcell \uut_vga_ctrl|Mux14~30 (
// Equation(s):
// \uut_vga_ctrl|Mux14~30_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Mux14~19_combout ) # !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Mux14~29_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux14~29_combout ),
	.datab(\uut_vga_ctrl|Mux14~19_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~30 .lut_mask = "fc0a";
defparam \uut_vga_ctrl|Mux14~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y10_N8
cyclone_lcell \uut_vga_ctrl|Mux14~6 (
// Equation(s):
// \uut_vga_ctrl|Mux14~6_combout  = \uut_vga_ctrl|Add2~1_combout  & (\uut_vga_ctrl|Mux14~3  # \uut_vga_ctrl|Add2~2 ) # !\uut_vga_ctrl|Add2~1_combout  & \uut_vga_ctrl|Mux14~5  & (!\uut_vga_ctrl|Add2~2 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux14~5 ),
	.datab(\uut_vga_ctrl|Mux14~3 ),
	.datac(\uut_vga_ctrl|Add2~1_combout ),
	.datad(\uut_vga_ctrl|Add2~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~6 .lut_mask = "f0ca";
defparam \uut_vga_ctrl|Mux14~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y10_N5
cyclone_lcell \uut_vga_ctrl|Mux14~9 (
// Equation(s):
// \uut_vga_ctrl|Mux14~9_combout  = \uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux14~6_combout  & \uut_vga_ctrl|Mux14~8  # !\uut_vga_ctrl|Mux14~6_combout  & (\uut_vga_ctrl|Mux14~1 )) # !\uut_vga_ctrl|Add2~2  & (\uut_vga_ctrl|Mux14~6_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add2~2 ),
	.datab(\uut_vga_ctrl|Mux14~8 ),
	.datac(\uut_vga_ctrl|Mux14~1 ),
	.datad(\uut_vga_ctrl|Mux14~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~9 .lut_mask = "dda0";
defparam \uut_vga_ctrl|Mux14~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N2
cyclone_lcell \uut_vga_ctrl|Mux14~41 (
// Equation(s):
// \uut_vga_ctrl|Mux14~41_combout  = \uut_vga_ctrl|Mux14~30_combout  & (\uut_vga_ctrl|Mux14~40_combout  # !\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|Mux14~30_combout  & (\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|Mux14~9_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux14~40_combout ),
	.datab(\uut_vga_ctrl|Mux14~30_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|Mux14~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux14~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux14~41 .lut_mask = "bc8c";
defparam \uut_vga_ctrl|Mux14~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux14~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux14~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux14~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux14~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N5
cyclone_lcell \uut_vga_ctrl|always9~21 (
// Equation(s):
// \uut_vga_ctrl|always9~21_combout  = !\uut_vga_ctrl|Mux14~41_combout  & \uut_vga_ctrl|always9~62_combout  & \uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always9~53_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux14~41_combout ),
	.datab(\uut_vga_ctrl|always9~62_combout ),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|always9~53_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~21 .lut_mask = "4000";
defparam \uut_vga_ctrl|always9~21 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~21 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~21 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~21 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~21 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N9
cyclone_lcell \uut_vga_ctrl|vga_rgb~79 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~79_combout  = \uut_vga_ctrl|always9~21_combout  # \uut_vga_ctrl|always9~49_combout  & \uut_vga_ctrl|always9~63_combout  & \uut_vga_ctrl|Mux16~41_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always9~49_combout ),
	.datab(\uut_vga_ctrl|always9~21_combout ),
	.datac(\uut_vga_ctrl|always9~63_combout ),
	.datad(\uut_vga_ctrl|Mux16~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~79 .lut_mask = "eccc";
defparam \uut_vga_ctrl|vga_rgb~79 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~79 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~79 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~79 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~79 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y9_N1
cyclone_lcell \uut_vga_ctrl|always9~20 (
// Equation(s):
// \uut_vga_ctrl|always9~20_combout  = \uut_vga_ctrl|Mux14~41_combout  & (\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always9~58_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux14~41_combout ),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|always9~58_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always9~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always9~20 .lut_mask = "a000";
defparam \uut_vga_ctrl|always9~20 .operation_mode = "normal";
defparam \uut_vga_ctrl|always9~20 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always9~20 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always9~20 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always9~20 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N3
cyclone_lcell \uut_vga_ctrl|vga_rgb~76 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~76_combout  = \uut_vga_ctrl|always9~20_combout  # \uut_vga_ctrl|Mux13~41_combout  & \uut_vga_ctrl|always9~59_combout  & \uut_vga_ctrl|always9~54_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux13~41_combout ),
	.datab(\uut_vga_ctrl|always9~59_combout ),
	.datac(\uut_vga_ctrl|always9~20_combout ),
	.datad(\uut_vga_ctrl|always9~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~76 .lut_mask = "f8f0";
defparam \uut_vga_ctrl|vga_rgb~76 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~76 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~76 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~76 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~76 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y8_N4
cyclone_lcell \uut_vga_ctrl|vga_rgb~80 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~80_combout  = \uut_vga_ctrl|vga_rgb~77_combout  # \uut_vga_ctrl|vga_rgb~78_combout  # \uut_vga_ctrl|vga_rgb~79_combout  # \uut_vga_ctrl|vga_rgb~76_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|vga_rgb~77_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~78_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~79_combout ),
	.datad(\uut_vga_ctrl|vga_rgb~76_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~80 .lut_mask = "fffe";
defparam \uut_vga_ctrl|vga_rgb~80 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~80 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~80 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~80 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~80 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N0
cyclone_lcell \uut_vga_ctrl|vga_rgb~89 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~89_combout  = \uut_vga_ctrl|vga_rgb~88_combout  # \uut_vga_ctrl|always9~0_combout  # \uut_vga_ctrl|vga_rgb~85_combout  # \uut_vga_ctrl|vga_rgb~80_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|vga_rgb~88_combout ),
	.datab(\uut_vga_ctrl|always9~0_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~85_combout ),
	.datad(\uut_vga_ctrl|vga_rgb~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~89 .lut_mask = "fffe";
defparam \uut_vga_ctrl|vga_rgb~89 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~89 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~89 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~89 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~89 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N7
cyclone_lcell \uut_vga_ctrl|dis_prd_value~0 (
// Equation(s):
// \uut_vga_ctrl|dis_prd_value~0_combout  = !\uut_vga_ctrl|x_cnt [8] & (\uut_vga_ctrl|x_cnt [9])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_prd_value~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_prd_value~0 .lut_mask = "5500";
defparam \uut_vga_ctrl|dis_prd_value~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_prd_value~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_prd_value~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_prd_value~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_prd_value~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N3
cyclone_lcell \uut_vga_ctrl|dis_prd_value~1 (
// Equation(s):
// \uut_vga_ctrl|dis_prd_value~1_combout  = !\uut_vga_ctrl|x_cnt [3] # !\uut_vga_ctrl|x_cnt [2] # !\uut_vga_ctrl|x_cnt [1]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [1]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [2]),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_prd_value~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_prd_value~1 .lut_mask = "5fff";
defparam \uut_vga_ctrl|dis_prd_value~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_prd_value~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_prd_value~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_prd_value~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_prd_value~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N8
cyclone_lcell \uut_vga_ctrl|dis_prd_value~2 (
// Equation(s):
// \uut_vga_ctrl|dis_prd_value~2_combout  = \uut_vga_ctrl|x_cnt [4] & (!\uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|dis_prd_value~1_combout ) # !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|LessThan64~0_combout 
// )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|LessThan64~0_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|dis_prd_value~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_prd_value~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_prd_value~2 .lut_mask = "5e0e";
defparam \uut_vga_ctrl|dis_prd_value~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_prd_value~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_prd_value~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_prd_value~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_prd_value~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N4
cyclone_lcell \uut_vga_ctrl|dis_prd_value~3 (
// Equation(s):
// \uut_vga_ctrl|dis_prd_value~3_combout  = !\uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|dis_prd_value~0_combout  & \uut_vga_ctrl|dis_topic~1_combout  & \uut_vga_ctrl|dis_prd_value~2_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~99_combout ),
	.datab(\uut_vga_ctrl|dis_prd_value~0_combout ),
	.datac(\uut_vga_ctrl|dis_topic~1_combout ),
	.datad(\uut_vga_ctrl|dis_prd_value~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_prd_value~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_prd_value~3 .lut_mask = "4000";
defparam \uut_vga_ctrl|dis_prd_value~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_prd_value~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_prd_value~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_prd_value~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_prd_value~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N3
cyclone_lcell \uut_vga_ctrl|vga_rgb~90 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~90_combout  = \uut_sampling|sampling_end~regout  & !\uut_vga_ctrl|dis_prd_value~3_combout  & (\uut_vga_ctrl|vga_rgb~75_combout  # \uut_vga_ctrl|vga_rgb~89_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|vga_rgb~75_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~89_combout ),
	.datac(\uut_sampling|sampling_end~regout ),
	.datad(\uut_vga_ctrl|dis_prd_value~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~90 .lut_mask = "00e0";
defparam \uut_vga_ctrl|vga_rgb~90 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~90 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~90 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~90 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~90 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N5
cyclone_lcell \uut_vga_ctrl|always8~17 (
// Equation(s):
// \uut_vga_ctrl|always8~17_combout  = \uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|y_cnt [7] $ (\uut_vga_ctrl|y_cnt [8] & !\uut_vga_ctrl|y_cnt [5])) # !\uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|y_cnt [8] $ (\uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|y_cnt [5]))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always8~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always8~17 .lut_mask = "d26a";
defparam \uut_vga_ctrl|always8~17 .operation_mode = "normal";
defparam \uut_vga_ctrl|always8~17 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always8~17 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always8~17 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always8~17 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N1
cyclone_lcell \uut_vga_ctrl|always8~16 (
// Equation(s):
// \uut_vga_ctrl|always8~16_combout  = \uut_vga_ctrl|y_cnt [7] $ (\uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|y_cnt [8] # !\uut_vga_ctrl|y_cnt [5]) # !\uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|y_cnt [5]))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always8~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always8~16 .lut_mask = "4b3c";
defparam \uut_vga_ctrl|always8~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|always8~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always8~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always8~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always8~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N8
cyclone_lcell \uut_vga_ctrl|always8~18 (
// Equation(s):
// \uut_vga_ctrl|always8~18_combout  = \uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always8~16_combout  & (\uut_vga_ctrl|always8~17_combout  $ \uut_vga_ctrl|y_cnt [4]) # !\uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|always8~17_combout  & (\uut_vga_ctrl|y_cnt [4] $ 
// !\uut_vga_ctrl|always8~16_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|always8~17_combout ),
	.datac(\uut_vga_ctrl|y_cnt [4]),
	.datad(\uut_vga_ctrl|always8~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always8~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always8~18 .lut_mask = "6804";
defparam \uut_vga_ctrl|always8~18 .operation_mode = "normal";
defparam \uut_vga_ctrl|always8~18 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always8~18 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always8~18 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always8~18 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N5
cyclone_lcell \uut_vga_ctrl|always8~15 (
// Equation(s):
// \uut_vga_ctrl|always8~15_combout  = \uut_vga_ctrl|y_cnt [2] & !\uut_vga_ctrl|y_cnt [9] & !\uut_vga_ctrl|y_cnt [0]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [2]),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always8~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always8~15 .lut_mask = "0202";
defparam \uut_vga_ctrl|always8~15 .operation_mode = "normal";
defparam \uut_vga_ctrl|always8~15 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always8~15 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always8~15 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always8~15 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N2
cyclone_lcell \uut_vga_ctrl|Equal2~18 (
// Equation(s):
// \uut_vga_ctrl|Equal2~18_combout  = !\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|Equal2~4_combout  & \uut_vga_ctrl|x_cnt [0] & \uut_vga_ctrl|Equal2~5_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|Equal2~4_combout ),
	.datac(\uut_vga_ctrl|x_cnt [0]),
	.datad(\uut_vga_ctrl|Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~18 .lut_mask = "4000";
defparam \uut_vga_ctrl|Equal2~18 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~18 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~18 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~18 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~18 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N5
cyclone_lcell \uut_vga_ctrl|ch_bit[0] (
// Equation(s):
// \uut_vga_ctrl|ch_bit [0] = DFFEAS(!\uut_vga_ctrl|y_cnt [1] & \uut_vga_ctrl|always8~18_combout  & \uut_vga_ctrl|always8~15_combout  # !\uut_vga_ctrl|ch_bit [0], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_vga_ctrl|Equal2~18_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|y_cnt [1]),
	.datab(\uut_vga_ctrl|ch_bit [0]),
	.datac(\uut_vga_ctrl|always8~18_combout ),
	.datad(\uut_vga_ctrl|always8~15_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_vga_ctrl|Equal2~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|ch_bit [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|ch_bit[0] .lut_mask = "7333";
defparam \uut_vga_ctrl|ch_bit[0] .operation_mode = "normal";
defparam \uut_vga_ctrl|ch_bit[0] .output_mode = "reg_only";
defparam \uut_vga_ctrl|ch_bit[0] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|ch_bit[0] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|ch_bit[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y5_N0
cyclone_lcell \uut_vga_ctrl|Add4~24 (
// Equation(s):
// \uut_vga_ctrl|Add4~24_combout  = !\uut_vga_ctrl|char_addr [0]
// \uut_vga_ctrl|Add4~25  = CARRY(\uut_vga_ctrl|char_addr [0])
// \uut_vga_ctrl|Add4~25COUT1_51  = CARRY(\uut_vga_ctrl|char_addr [0])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~24_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add4~25 ),
	.cout1(\uut_vga_ctrl|Add4~25COUT1_51 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~24 .lut_mask = "55aa";
defparam \uut_vga_ctrl|Add4~24 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add4~24 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~24 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~24 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Add4~24 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N5
cyclone_lcell \uut_vga_ctrl|WideNor1~2 (
// Equation(s):
// \uut_vga_ctrl|WideNor1~2_combout  = \uut_vga_ctrl|x_cnt [9] & !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|x_cnt [7] # !\uut_vga_ctrl|x_cnt [9] & \uut_vga_ctrl|x_cnt [8] & (\uut_vga_ctrl|x_cnt [6] $ !\uut_vga_ctrl|x_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [9]),
	.datab(\uut_vga_ctrl|x_cnt [8]),
	.datac(\uut_vga_ctrl|x_cnt [6]),
	.datad(\uut_vga_ctrl|x_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideNor1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideNor1~2 .lut_mask = "4024";
defparam \uut_vga_ctrl|WideNor1~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideNor1~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideNor1~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideNor1~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideNor1~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N9
cyclone_lcell \uut_vga_ctrl|WideNor1~3 (
// Equation(s):
// \uut_vga_ctrl|WideNor1~3_combout  = \uut_vga_ctrl|x_cnt [9] & !\uut_vga_ctrl|x_cnt [8] & !\uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|x_cnt [7] # !\uut_vga_ctrl|x_cnt [9] & (\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [9]),
	.datab(\uut_vga_ctrl|x_cnt [8]),
	.datac(\uut_vga_ctrl|x_cnt [6]),
	.datad(\uut_vga_ctrl|x_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideNor1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideNor1~3 .lut_mask = "5002";
defparam \uut_vga_ctrl|WideNor1~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideNor1~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideNor1~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideNor1~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideNor1~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N4
cyclone_lcell \uut_vga_ctrl|WideNor1~0 (
// Equation(s):
// \uut_vga_ctrl|WideNor1~0_combout  = \uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|x_cnt [4] # !\uut_vga_ctrl|x_cnt [7] & (\uut_vga_ctrl|x_cnt [3] # \uut_vga_ctrl|x_cnt [4])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideNor1~0 .lut_mask = "f330";
defparam \uut_vga_ctrl|WideNor1~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideNor1~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideNor1~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideNor1~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N0
cyclone_lcell \uut_vga_ctrl|WideNor1~1 (
// Equation(s):
// \uut_vga_ctrl|WideNor1~1_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] # \uut_vga_ctrl|WideNor1~0_combout ) # !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|WideNor1~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|WideNor1~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideNor1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideNor1~1 .lut_mask = "e8e8";
defparam \uut_vga_ctrl|WideNor1~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideNor1~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideNor1~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideNor1~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideNor1~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N7
cyclone_lcell \uut_vga_ctrl|WideNor1~4 (
// Equation(s):
// \uut_vga_ctrl|WideNor1~4_combout  = \uut_vga_ctrl|WideNor1~3_combout  $ (\uut_vga_ctrl|WideNor1~1_combout  # !\uut_vga_ctrl|WideNor1~2_combout ) # !\uut_vga_ctrl|Equal2~13 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~13 ),
	.datab(\uut_vga_ctrl|WideNor1~2_combout ),
	.datac(\uut_vga_ctrl|WideNor1~3_combout ),
	.datad(\uut_vga_ctrl|WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideNor1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideNor1~4 .lut_mask = "5fd7";
defparam \uut_vga_ctrl|WideNor1~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideNor1~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideNor1~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideNor1~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideNor1~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N4
cyclone_lcell \uut_vga_ctrl|Equal2~48 (
// Equation(s):
// \uut_vga_ctrl|Equal2~48_combout  = \uut_vga_ctrl|dis_prd_value~0_combout  & \uut_vga_ctrl|x_cnt [2] & !\uut_vga_ctrl|x_cnt [1] & !\uut_vga_ctrl|x_cnt [0]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_prd_value~0_combout ),
	.datab(\uut_vga_ctrl|x_cnt [2]),
	.datac(\uut_vga_ctrl|x_cnt [1]),
	.datad(\uut_vga_ctrl|x_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~48 .lut_mask = "0008";
defparam \uut_vga_ctrl|Equal2~48 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~48 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~48 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~48 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~48 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N5
cyclone_lcell \uut_vga_ctrl|WideNor0~0 (
// Equation(s):
// \uut_vga_ctrl|WideNor0~0_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|x_cnt [3] # \uut_vga_ctrl|x_cnt [4]) # !\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|x_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideNor0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideNor0~0 .lut_mask = "a880";
defparam \uut_vga_ctrl|WideNor0~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideNor0~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideNor0~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideNor0~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideNor0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N2
cyclone_lcell \uut_vga_ctrl|WideNor0~1 (
// Equation(s):
// \uut_vga_ctrl|WideNor0~1_combout  = \uut_vga_ctrl|x_cnt [7] & (\uut_vga_ctrl|WideNor0~0_combout ) # !\uut_vga_ctrl|x_cnt [7] & !\uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|WideNor0~0_combout  # !\uut_vga_ctrl|Equal2~48_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~48_combout ),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(\uut_vga_ctrl|x_cnt [6]),
	.datad(\uut_vga_ctrl|WideNor0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideNor0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideNor0~1 .lut_mask = "dd57";
defparam \uut_vga_ctrl|WideNor0~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideNor0~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideNor0~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideNor0~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideNor0~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y5_N6
cyclone_lcell \uut_vga_ctrl|char_addr[0]~228 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~228_combout  = \uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|WideNor1~4_combout  # !\uut_vga_ctrl|comb~99_combout  & (\uut_vga_ctrl|WideNor0~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~99_combout ),
	.datab(\uut_vga_ctrl|WideNor1~4_combout ),
	.datac(vcc),
	.datad(\uut_vga_ctrl|WideNor0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~228_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~228 .lut_mask = "dd88";
defparam \uut_vga_ctrl|char_addr[0]~228 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~228 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~228 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~228 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~228 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N1
cyclone_lcell \uut_vga_ctrl|dis_topic~8 (
// Equation(s):
// \uut_vga_ctrl|dis_topic~8_combout  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [8])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_topic~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_topic~8 .lut_mask = "0088";
defparam \uut_vga_ctrl|dis_topic~8 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_topic~8 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_topic~8 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_topic~8 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_topic~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N0
cyclone_lcell \uut_vga_ctrl|Equal2~21 (
// Equation(s):
// \uut_vga_ctrl|Equal2~21_combout  = !\uut_vga_ctrl|x_cnt [2] & !\uut_vga_ctrl|x_cnt [9] & \uut_vga_ctrl|x_cnt [1] & \uut_vga_ctrl|x_cnt [7]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(\uut_vga_ctrl|x_cnt [9]),
	.datac(\uut_vga_ctrl|x_cnt [1]),
	.datad(\uut_vga_ctrl|x_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~21 .lut_mask = "1000";
defparam \uut_vga_ctrl|Equal2~21 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~21 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~21 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~21 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~21 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N4
cyclone_lcell \uut_vga_ctrl|Equal2~20 (
// Equation(s):
// \uut_vga_ctrl|Equal2~20_combout  = !\uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|x_cnt [0])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~20 .lut_mask = "3300";
defparam \uut_vga_ctrl|Equal2~20 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~20 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~20 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~20 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~20 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N2
cyclone_lcell \uut_vga_ctrl|Equal2~22 (
// Equation(s):
// \uut_vga_ctrl|Equal2~22_combout  = \uut_vga_ctrl|dis_topic~8_combout  & \uut_vga_ctrl|Equal2~21_combout  & \uut_vga_ctrl|Equal2~20_combout  & \uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_topic~8_combout ),
	.datab(\uut_vga_ctrl|Equal2~21_combout ),
	.datac(\uut_vga_ctrl|Equal2~20_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~22 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal2~22 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~22 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~22 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~22 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~22 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N9
cyclone_lcell \uut_vga_ctrl|Selector7~0 (
// Equation(s):
// \uut_vga_ctrl|Selector7~0_combout  = !\uut_vga_ctrl|x_cnt [9] & \uut_vga_ctrl|x_cnt [7] & (\uut_vga_ctrl|x_cnt [6])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [9]),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~0 .lut_mask = "4400";
defparam \uut_vga_ctrl|Selector7~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N3
cyclone_lcell \uut_vga_ctrl|Equal2~19 (
// Equation(s):
// \uut_vga_ctrl|Equal2~19_combout  = \uut_vga_ctrl|x_cnt [1] & !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|Selector7~0_combout  & \uut_vga_ctrl|x_cnt [0]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [1]),
	.datab(\uut_vga_ctrl|x_cnt [8]),
	.datac(\uut_vga_ctrl|Selector7~0_combout ),
	.datad(\uut_vga_ctrl|x_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~19 .lut_mask = "2000";
defparam \uut_vga_ctrl|Equal2~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N8
cyclone_lcell \uut_vga_ctrl|char_addr[0]~229 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~229_combout  = !\uut_vga_ctrl|x_cnt [2] & \uut_vga_ctrl|Equal2~19_combout  & !\uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(\uut_vga_ctrl|Equal2~19_combout ),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~229_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~229 .lut_mask = "0004";
defparam \uut_vga_ctrl|char_addr[0]~229 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~229 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~229 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~229 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~229 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N1
cyclone_lcell \uut_vga_ctrl|char_addr[0]~230 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~230_combout  = \uut_vga_ctrl|comb~62_combout  & (!\uut_vga_ctrl|Equal2~22_combout  & !\uut_vga_ctrl|char_addr[0]~229_combout ) # !\uut_vga_ctrl|comb~62_combout  & \uut_vga_ctrl|char_addr[0]~228_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~228_combout ),
	.datab(\uut_vga_ctrl|comb~62_combout ),
	.datac(\uut_vga_ctrl|Equal2~22_combout ),
	.datad(\uut_vga_ctrl|char_addr[0]~229_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~230_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~230 .lut_mask = "222e";
defparam \uut_vga_ctrl|char_addr[0]~230 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~230 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~230 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~230 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~230 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N7
cyclone_lcell \uut_vga_ctrl|comb~103 (
// Equation(s):
// \uut_vga_ctrl|comb~103_combout  = \uut_vga_ctrl|y_cnt [6] # !\uut_vga_ctrl|comb~81_combout  # !\uut_vga_ctrl|y_cnt [8]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [8]),
	.datac(\uut_vga_ctrl|y_cnt [6]),
	.datad(\uut_vga_ctrl|comb~81_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~103 .lut_mask = "f3ff";
defparam \uut_vga_ctrl|comb~103 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~103 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~103 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~103 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~103 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N8
cyclone_lcell \uut_vga_ctrl|char_addr~233 (
// Equation(s):
// \uut_vga_ctrl|char_addr~233_combout  = \uut_vga_ctrl|comb~77_combout  & \uut_vga_ctrl|comb~78_combout  & \uut_vga_ctrl|comb~80_combout  & \uut_vga_ctrl|comb~103_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~77_combout ),
	.datab(\uut_vga_ctrl|comb~78_combout ),
	.datac(\uut_vga_ctrl|comb~80_combout ),
	.datad(\uut_vga_ctrl|comb~103_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~233_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~233 .lut_mask = "8000";
defparam \uut_vga_ctrl|char_addr~233 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~233 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~233 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~233 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~233 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y2_N6
cyclone_lcell \uut_vga_ctrl|always7~17 (
// Equation(s):
// \uut_vga_ctrl|always7~17_combout  = \uut_vga_ctrl|y_cnt [2] & \uut_vga_ctrl|y_cnt [1]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always7~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always7~17 .lut_mask = "f000";
defparam \uut_vga_ctrl|always7~17 .operation_mode = "normal";
defparam \uut_vga_ctrl|always7~17 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always7~17 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always7~17 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always7~17 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N0
cyclone_lcell \uut_vga_ctrl|always7~18 (
// Equation(s):
// \uut_vga_ctrl|always7~18_combout  = \uut_vga_ctrl|y_cnt [5] & (\uut_vga_ctrl|y_cnt [4] # \uut_vga_ctrl|y_cnt [3] & \uut_vga_ctrl|always7~17_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(\uut_vga_ctrl|always7~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always7~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always7~18 .lut_mask = "c888";
defparam \uut_vga_ctrl|always7~18 .operation_mode = "normal";
defparam \uut_vga_ctrl|always7~18 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always7~18 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always7~18 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always7~18 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y2_N4
cyclone_lcell \uut_vga_ctrl|always7~19 (
// Equation(s):
// \uut_vga_ctrl|always7~19_combout  = \uut_vga_ctrl|y_cnt [6] # \uut_vga_ctrl|always7~18_combout  # \uut_vga_ctrl|LessThan53~0_combout  # !\uut_vga_ctrl|y_cnt [7]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|always7~18_combout ),
	.datac(\uut_vga_ctrl|y_cnt [7]),
	.datad(\uut_vga_ctrl|LessThan53~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always7~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always7~19 .lut_mask = "ffef";
defparam \uut_vga_ctrl|always7~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|always7~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always7~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always7~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always7~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N1
cyclone_lcell \uut_vga_ctrl|char_addr[0]~275 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~275_combout  = \uut_vga_ctrl|y_cnt [8] & !\uut_vga_ctrl|y_cnt [9] & (!\uut_vga_ctrl|comb~96_combout  # !\uut_vga_ctrl|always7~19_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|always7~19_combout ),
	.datab(\uut_vga_ctrl|y_cnt [8]),
	.datac(\uut_vga_ctrl|comb~96_combout ),
	.datad(\uut_vga_ctrl|y_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~275_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~275 .lut_mask = "004c";
defparam \uut_vga_ctrl|char_addr[0]~275 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~275 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~275 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~275 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~275 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N7
cyclone_lcell \uut_vga_ctrl|char_addr[0]~235 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~235_combout  = !\uut_vga_ctrl|x_cnt [8] & !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|char_addr[0]~234  & !\uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|char_addr[0]~234 ),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~235_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~235 .lut_mask = "0010";
defparam \uut_vga_ctrl|char_addr[0]~235 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~235 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~235 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~235 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~235 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N3
cyclone_lcell \uut_vga_ctrl|Equal2~23 (
// Equation(s):
// \uut_vga_ctrl|Equal2~23_combout  = !\uut_vga_ctrl|x_cnt [2] & \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|char_addr[0]~235_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_vga_ctrl|char_addr[0]~235_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~23 .lut_mask = "4040";
defparam \uut_vga_ctrl|Equal2~23 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~23 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~23 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~23 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~23 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N1
cyclone_lcell \uut_vga_ctrl|char_addr[0]~236 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~236_combout  = \uut_vga_ctrl|char_addr~225_combout  & \uut_vga_ctrl|char_addr~224_combout  & \uut_vga_ctrl|Equal2~23_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|char_addr~225_combout ),
	.datac(\uut_vga_ctrl|char_addr~224_combout ),
	.datad(\uut_vga_ctrl|Equal2~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~236_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~236 .lut_mask = "c000";
defparam \uut_vga_ctrl|char_addr[0]~236 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~236 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~236 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~236 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~236 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N2
cyclone_lcell \uut_vga_ctrl|char_addr[0]~237 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~237_combout  = \uut_vga_ctrl|char_addr~233_combout  & \uut_vga_ctrl|char_addr[0]~226_combout  & !\uut_vga_ctrl|char_addr[0]~275_combout  & \uut_vga_ctrl|char_addr[0]~236_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr~233_combout ),
	.datab(\uut_vga_ctrl|char_addr[0]~226_combout ),
	.datac(\uut_vga_ctrl|char_addr[0]~275_combout ),
	.datad(\uut_vga_ctrl|char_addr[0]~236_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~237_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~237 .lut_mask = "0800";
defparam \uut_vga_ctrl|char_addr[0]~237 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~237 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~237 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~237 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~237 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N9
cyclone_lcell \uut_vga_ctrl|char_addr[0]~232 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~232_combout  = \uut_vga_ctrl|y_cnt [8] & (!\uut_vga_ctrl|comb~97_combout ) # !\uut_vga_ctrl|y_cnt [8] & (\uut_vga_ctrl|comb~98_combout  # \uut_vga_ctrl|y_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~98_combout ),
	.datab(\uut_vga_ctrl|y_cnt [7]),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|comb~97_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~232_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~232 .lut_mask = "0efe";
defparam \uut_vga_ctrl|char_addr[0]~232 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~232 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~232 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~232 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~232 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N4
cyclone_lcell \uut_vga_ctrl|char_addr[0]~238 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~238_combout  = \uut_vga_ctrl|comb~62_combout  & !\uut_vga_ctrl|char_addr[0]~237_combout  # !\uut_vga_ctrl|comb~62_combout  & (!\uut_vga_ctrl|y_cnt [9] & !\uut_vga_ctrl|char_addr[0]~232_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~237_combout ),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|comb~62_combout ),
	.datad(\uut_vga_ctrl|char_addr[0]~232_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~238_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~238 .lut_mask = "5053";
defparam \uut_vga_ctrl|char_addr[0]~238 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~238 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~238 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~238 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~238 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N8
cyclone_lcell \uut_vga_ctrl|char_addr[0] (
// Equation(s):
// \uut_vga_ctrl|char_addr [0] = DFFEAS(\uut_vga_ctrl|Add4~24_combout  & \uut_vga_ctrl|char_addr[0]~230_combout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_vga_ctrl|char_addr[0]~238_combout , 
// , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Add4~24_combout ),
	.datad(\uut_vga_ctrl|char_addr[0]~230_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_vga_ctrl|char_addr[0]~238_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0] .lut_mask = "f000";
defparam \uut_vga_ctrl|char_addr[0] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[0] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y5_N1
cyclone_lcell \uut_vga_ctrl|Add4~26 (
// Equation(s):
// \uut_vga_ctrl|Add4~26_combout  = \uut_vga_ctrl|char_addr [1] $ \uut_vga_ctrl|Add4~25 
// \uut_vga_ctrl|Add4~27  = CARRY(!\uut_vga_ctrl|Add4~25  # !\uut_vga_ctrl|char_addr [1])
// \uut_vga_ctrl|Add4~27COUT1_53  = CARRY(!\uut_vga_ctrl|Add4~25COUT1_51  # !\uut_vga_ctrl|char_addr [1])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|char_addr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|Add4~25 ),
	.cin1(\uut_vga_ctrl|Add4~25COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~26_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add4~27 ),
	.cout1(\uut_vga_ctrl|Add4~27COUT1_53 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~26 .cin0_used = "true";
defparam \uut_vga_ctrl|Add4~26 .cin1_used = "true";
defparam \uut_vga_ctrl|Add4~26 .lut_mask = "3c3f";
defparam \uut_vga_ctrl|Add4~26 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add4~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~26 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add4~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N5
cyclone_lcell \uut_vga_ctrl|char_addr[1] (
// Equation(s):
// \uut_vga_ctrl|char_addr [1] = DFFEAS(\uut_vga_ctrl|Add4~26_combout  & (\uut_vga_ctrl|char_addr[0]~230_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_vga_ctrl|char_addr[0]~238_combout 
// , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Add4~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|char_addr[0]~230_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_vga_ctrl|char_addr[0]~238_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[1] .lut_mask = "aa00";
defparam \uut_vga_ctrl|char_addr[1] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[1] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[1] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[1] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y5_N2
cyclone_lcell \uut_vga_ctrl|Add4~28 (
// Equation(s):
// \uut_vga_ctrl|Add4~28_combout  = \uut_vga_ctrl|char_addr [2] $ !\uut_vga_ctrl|Add4~27 
// \uut_vga_ctrl|Add4~29  = CARRY(\uut_vga_ctrl|char_addr [2] & !\uut_vga_ctrl|Add4~27 )
// \uut_vga_ctrl|Add4~29COUT1_55  = CARRY(\uut_vga_ctrl|char_addr [2] & !\uut_vga_ctrl|Add4~27COUT1_53 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|char_addr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|Add4~27 ),
	.cin1(\uut_vga_ctrl|Add4~27COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~28_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add4~29 ),
	.cout1(\uut_vga_ctrl|Add4~29COUT1_55 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~28 .cin0_used = "true";
defparam \uut_vga_ctrl|Add4~28 .cin1_used = "true";
defparam \uut_vga_ctrl|Add4~28 .lut_mask = "c30c";
defparam \uut_vga_ctrl|Add4~28 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add4~28 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~28 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~28 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add4~28 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N9
cyclone_lcell \uut_vga_ctrl|char_addr[2] (
// Equation(s):
// \uut_vga_ctrl|char_addr [2] = DFFEAS(\uut_vga_ctrl|Add4~28_combout  & (\uut_vga_ctrl|char_addr[0]~230_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_vga_ctrl|char_addr[0]~238_combout 
// , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|Add4~28_combout ),
	.datac(vcc),
	.datad(\uut_vga_ctrl|char_addr[0]~230_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_vga_ctrl|char_addr[0]~238_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[2] .lut_mask = "cc00";
defparam \uut_vga_ctrl|char_addr[2] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[2] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[2] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[2] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y7_N1
cyclone_lcell \uut_vga_ctrl|WideOr3~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr3~0_combout  = \uut_sampling|sampling_rate [2] & (\uut_sampling|sampling_rate [3] # !\uut_sampling|sampling_rate [1] & !\uut_sampling|sampling_rate [0]) # !\uut_sampling|sampling_rate [2] & (\uut_sampling|sampling_rate [1] # 
// \uut_sampling|sampling_rate [0])

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [1]),
	.datab(\uut_sampling|sampling_rate [3]),
	.datac(\uut_sampling|sampling_rate [2]),
	.datad(\uut_sampling|sampling_rate [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr3~0 .lut_mask = "cfda";
defparam \uut_vga_ctrl|WideOr3~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr3~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr3~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr3~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N1
cyclone_lcell \uut_vga_ctrl|LessThan21~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan21~0_combout  = \uut_sampling|sampling_rate [3] # \uut_sampling|sampling_rate [2] & (\uut_sampling|sampling_rate [1] # \uut_sampling|sampling_rate [0])

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [1]),
	.datac(\uut_sampling|sampling_rate [2]),
	.datad(\uut_sampling|sampling_rate [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan21~0 .lut_mask = "faea";
defparam \uut_vga_ctrl|LessThan21~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan21~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan21~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan21~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan21~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y5_N3
cyclone_lcell \uut_vga_ctrl|Add4~30 (
// Equation(s):
// \uut_vga_ctrl|Add4~30_combout  = \uut_vga_ctrl|char_addr [3] $ \uut_vga_ctrl|Add4~29 
// \uut_vga_ctrl|Add4~31  = CARRY(!\uut_vga_ctrl|Add4~29  # !\uut_vga_ctrl|char_addr [3])
// \uut_vga_ctrl|Add4~31COUT1_57  = CARRY(!\uut_vga_ctrl|Add4~29COUT1_55  # !\uut_vga_ctrl|char_addr [3])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|char_addr [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|Add4~29 ),
	.cin1(\uut_vga_ctrl|Add4~29COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add4~31 ),
	.cout1(\uut_vga_ctrl|Add4~31COUT1_57 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~30 .cin0_used = "true";
defparam \uut_vga_ctrl|Add4~30 .cin1_used = "true";
defparam \uut_vga_ctrl|Add4~30 .lut_mask = "3c3f";
defparam \uut_vga_ctrl|Add4~30 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add4~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~30 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add4~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N8
cyclone_lcell \uut_vga_ctrl|Equal2~24 (
// Equation(s):
// \uut_vga_ctrl|Equal2~24_combout  = \uut_vga_ctrl|coordinate~0_combout  & \uut_vga_ctrl|dis_topic~1_combout  & \uut_vga_ctrl|dis_prd_value~0_combout  & \uut_vga_ctrl|x_cnt [2]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|coordinate~0_combout ),
	.datab(\uut_vga_ctrl|dis_topic~1_combout ),
	.datac(\uut_vga_ctrl|dis_prd_value~0_combout ),
	.datad(\uut_vga_ctrl|x_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~24 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal2~24 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~24 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~24 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~24 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~24 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N8
cyclone_lcell \uut_vga_ctrl|Equal2~25 (
// Equation(s):
// \uut_vga_ctrl|Equal2~25_combout  = \uut_vga_ctrl|Equal2~24_combout  & !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~24_combout ),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~25 .lut_mask = "2000";
defparam \uut_vga_ctrl|Equal2~25 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~25 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~25 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~25 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~25 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N5
cyclone_lcell \uut_vga_ctrl|Selector5~0 (
// Equation(s):
// \uut_vga_ctrl|Selector5~0_combout  = \uut_vga_ctrl|LessThan21~0_combout  & \uut_vga_ctrl|Add4~30_combout  & (\uut_vga_ctrl|WideNor0~1_combout ) # !\uut_vga_ctrl|LessThan21~0_combout  & (\uut_vga_ctrl|Equal2~25_combout  # \uut_vga_ctrl|Add4~30_combout  & 
// \uut_vga_ctrl|WideNor0~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan21~0_combout ),
	.datab(\uut_vga_ctrl|Add4~30_combout ),
	.datac(\uut_vga_ctrl|Equal2~25_combout ),
	.datad(\uut_vga_ctrl|WideNor0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector5~0 .lut_mask = "dc50";
defparam \uut_vga_ctrl|Selector5~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector5~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector5~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector5~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N1
cyclone_lcell \uut_vga_ctrl|WideOr15~1 (
// Equation(s):
// \uut_vga_ctrl|WideOr15~1_combout  = \uut_vga_ctrl|x_cnt [7] & (\uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|x_cnt [3] # !\uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [3]))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr15~1 .lut_mask = "2500";
defparam \uut_vga_ctrl|WideOr15~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr15~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr15~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr15~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr15~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N3
cyclone_lcell \uut_vga_ctrl|WideOr15~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr15~0_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [3] & !\uut_vga_ctrl|x_cnt [7]) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4] & (!\uut_vga_ctrl|x_cnt [7]) # !\uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [3] & 
// \uut_vga_ctrl|x_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr15~0 .lut_mask = "01e4";
defparam \uut_vga_ctrl|WideOr15~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr15~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr15~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr15~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr15~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N9
cyclone_lcell \uut_vga_ctrl|Selector5~1 (
// Equation(s):
// \uut_vga_ctrl|Selector5~1_combout  = \uut_vga_ctrl|Equal2~48_combout  & (\uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|WideOr15~0_combout ) # !\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|WideOr15~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|WideOr15~1_combout ),
	.datab(\uut_vga_ctrl|WideOr15~0_combout ),
	.datac(\uut_vga_ctrl|Equal2~48_combout ),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector5~1 .lut_mask = "c0a0";
defparam \uut_vga_ctrl|Selector5~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector5~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector5~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector5~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector5~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N0
cyclone_lcell \uut_vga_ctrl|Selector5~2 (
// Equation(s):
// \uut_vga_ctrl|Selector5~2_combout  = !\uut_sampling|sampling_rate [3] & \uut_sampling|sampling_rate [2] & !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [2]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector5~2 .lut_mask = "0400";
defparam \uut_vga_ctrl|Selector5~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector5~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector5~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector5~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector5~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N7
cyclone_lcell \uut_vga_ctrl|Equal2~26 (
// Equation(s):
// \uut_vga_ctrl|Equal2~26_combout  = \uut_vga_ctrl|Equal2~24_combout  & (!\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~24_combout ),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~26 .lut_mask = "0a0a";
defparam \uut_vga_ctrl|Equal2~26 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~26 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~26 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~26 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N9
cyclone_lcell \uut_vga_ctrl|Selector5~3 (
// Equation(s):
// \uut_vga_ctrl|Selector5~3_combout  = \uut_vga_ctrl|Selector5~1_combout  # \uut_vga_ctrl|Selector5~2_combout  & \uut_vga_ctrl|Equal2~26_combout  & \uut_sampling|sampling_rate [0]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector5~1_combout ),
	.datab(\uut_vga_ctrl|Selector5~2_combout ),
	.datac(\uut_vga_ctrl|Equal2~26_combout ),
	.datad(\uut_sampling|sampling_rate [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector5~3 .lut_mask = "eaaa";
defparam \uut_vga_ctrl|Selector5~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector5~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector5~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector5~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector5~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N8
cyclone_lcell \uut_vga_ctrl|Equal2~27 (
// Equation(s):
// \uut_vga_ctrl|Equal2~27_combout  = !\uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|Equal2~24_combout  & \uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|Equal2~24_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~27 .lut_mask = "1000";
defparam \uut_vga_ctrl|Equal2~27 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~27 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~27 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~27 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~27 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N6
cyclone_lcell \uut_vga_ctrl|Selector5~4 (
// Equation(s):
// \uut_vga_ctrl|Selector5~4_combout  = \uut_vga_ctrl|Selector5~0_combout  # \uut_vga_ctrl|Selector5~3_combout  # !\uut_vga_ctrl|WideOr3~0_combout  & \uut_vga_ctrl|Equal2~27_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|WideOr3~0_combout ),
	.datab(\uut_vga_ctrl|Selector5~0_combout ),
	.datac(\uut_vga_ctrl|Selector5~3_combout ),
	.datad(\uut_vga_ctrl|Equal2~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector5~4 .lut_mask = "fdfc";
defparam \uut_vga_ctrl|Selector5~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector5~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector5~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector5~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector5~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y4_N3
cyclone_lcell \uut_vga_ctrl|char_addr~248 (
// Equation(s):
// \uut_vga_ctrl|char_addr~248_combout  = \uut_vga_ctrl|Equal2~23_combout  & (\uut_vga_ctrl|y_cnt [8] # !\uut_vga_ctrl|y_cnt [6] # !\uut_vga_ctrl|comb~81_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|Equal2~23_combout ),
	.datac(\uut_vga_ctrl|comb~81_combout ),
	.datad(\uut_vga_ctrl|y_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~248_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~248 .lut_mask = "8ccc";
defparam \uut_vga_ctrl|char_addr~248 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~248 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~248 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~248 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~248 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N7
cyclone_lcell \uut_vga_ctrl|char_addr[0]~227 (
// Equation(s):
// \uut_vga_ctrl|char_addr[0]~227_combout  = \uut_vga_ctrl|y_cnt [8] & !\uut_vga_ctrl|y_cnt [9]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|y_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr[0]~227_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[0]~227 .lut_mask = "00f0";
defparam \uut_vga_ctrl|char_addr[0]~227 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[0]~227 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr[0]~227 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[0]~227 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[0]~227 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N5
cyclone_lcell \uut_vga_ctrl|char_addr~276 (
// Equation(s):
// \uut_vga_ctrl|char_addr~276_combout  = \uut_vga_ctrl|char_addr [3] # \uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|comb~91_combout  & \uut_vga_ctrl|y_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [7]),
	.datab(\uut_vga_ctrl|char_addr [3]),
	.datac(\uut_vga_ctrl|comb~91_combout ),
	.datad(\uut_vga_ctrl|y_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~276_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~276 .lut_mask = "eccc";
defparam \uut_vga_ctrl|char_addr~276 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~276 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~276 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~276 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~276 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N8
cyclone_lcell \uut_vga_ctrl|comb~104 (
// Equation(s):
// \uut_vga_ctrl|comb~104_combout  = \uut_vga_ctrl|y_cnt [6] # !\uut_vga_ctrl|comb~93_combout  # !\uut_vga_ctrl|y_cnt [8]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|y_cnt [8]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|comb~93_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~104_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~104 .lut_mask = "bbff";
defparam \uut_vga_ctrl|comb~104 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~104 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~104 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~104 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~104 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N9
cyclone_lcell \uut_vga_ctrl|char_addr~243 (
// Equation(s):
// \uut_vga_ctrl|char_addr~243_combout  = \uut_vga_ctrl|char_addr[0]~227_combout  & (\uut_vga_ctrl|char_addr~276_combout  & \uut_vga_ctrl|comb~104_combout  # !\uut_vga_ctrl|always7~19_combout ) # !\uut_vga_ctrl|char_addr[0]~227_combout  & 
// \uut_vga_ctrl|char_addr~276_combout  & (\uut_vga_ctrl|comb~104_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~227_combout ),
	.datab(\uut_vga_ctrl|char_addr~276_combout ),
	.datac(\uut_vga_ctrl|always7~19_combout ),
	.datad(\uut_vga_ctrl|comb~104_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~243_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~243 .lut_mask = "ce0a";
defparam \uut_vga_ctrl|char_addr~243 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~243 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~243 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~243 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~243 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N6
cyclone_lcell \uut_vga_ctrl|comb~106 (
// Equation(s):
// \uut_vga_ctrl|comb~106_combout  = \uut_vga_ctrl|comb~96_combout  # \uut_vga_ctrl|y_cnt [9] # !\uut_vga_ctrl|y_cnt [8]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [8]),
	.datac(\uut_vga_ctrl|comb~96_combout ),
	.datad(\uut_vga_ctrl|y_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~106_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~106 .lut_mask = "fff3";
defparam \uut_vga_ctrl|comb~106 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~106 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~106 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~106 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~106 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N5
cyclone_lcell \uut_vga_ctrl|char_addr~244 (
// Equation(s):
// \uut_vga_ctrl|char_addr~244_combout  = \uut_vga_ctrl|comb~78_combout  & (\uut_vga_ctrl|char_addr~243_combout  & \uut_vga_ctrl|comb~106_combout  # !\uut_vga_ctrl|comb~77_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~77_combout ),
	.datab(\uut_vga_ctrl|char_addr~243_combout ),
	.datac(\uut_vga_ctrl|comb~78_combout ),
	.datad(\uut_vga_ctrl|comb~106_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~244_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~244 .lut_mask = "d050";
defparam \uut_vga_ctrl|char_addr~244 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~244 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~244 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~244 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~244 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y2_N9
cyclone_lcell \uut_vga_ctrl|char_addr~245 (
// Equation(s):
// \uut_vga_ctrl|char_addr~245_combout  = \uut_vga_ctrl|comb~103_combout  & (\uut_vga_ctrl|char_addr~244_combout  # !\uut_vga_ctrl|comb~80_combout ) # !\uut_vga_ctrl|comb~92_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~103_combout ),
	.datab(\uut_vga_ctrl|char_addr~244_combout ),
	.datac(\uut_vga_ctrl|comb~80_combout ),
	.datad(\uut_vga_ctrl|comb~92_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~245_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~245 .lut_mask = "8aff";
defparam \uut_vga_ctrl|char_addr~245 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~245 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~245 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~245 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~245 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y4_N7
cyclone_lcell \uut_vga_ctrl|char_addr~246 (
// Equation(s):
// \uut_vga_ctrl|char_addr~246_combout  = \uut_vga_ctrl|comb~89_combout  & (\uut_vga_ctrl|comb~94_combout  & \uut_vga_ctrl|char_addr~245_combout  # !\uut_vga_ctrl|comb~90_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~90_combout ),
	.datab(\uut_vga_ctrl|comb~94_combout ),
	.datac(\uut_vga_ctrl|comb~89_combout ),
	.datad(\uut_vga_ctrl|char_addr~245_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~246_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~246 .lut_mask = "d050";
defparam \uut_vga_ctrl|char_addr~246 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~246 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~246 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~246 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~246 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y4_N8
cyclone_lcell \uut_vga_ctrl|char_addr~247 (
// Equation(s):
// \uut_vga_ctrl|char_addr~247_combout  = \uut_vga_ctrl|comb~87_combout  & (\uut_vga_ctrl|char_addr~246_combout  # !\uut_vga_ctrl|comb~86_combout ) # !\uut_vga_ctrl|comb~84_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~86_combout ),
	.datab(\uut_vga_ctrl|comb~87_combout ),
	.datac(\uut_vga_ctrl|char_addr~246_combout ),
	.datad(\uut_vga_ctrl|comb~84_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~247_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~247 .lut_mask = "c4ff";
defparam \uut_vga_ctrl|char_addr~247 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~247 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~247 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~247 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~247 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y4_N6
cyclone_lcell \uut_vga_ctrl|char_addr~242 (
// Equation(s):
// \uut_vga_ctrl|char_addr~242_combout  = \uut_vga_ctrl|char_addr[0]~229_combout  & (!\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|char_addr[0]~229_combout  & (\uut_vga_ctrl|Add4~30_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~229_combout ),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Add4~30_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~242_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~242 .lut_mask = "50fa";
defparam \uut_vga_ctrl|char_addr~242 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~242 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~242 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~242 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~242 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y4_N9
cyclone_lcell \uut_vga_ctrl|char_addr~249 (
// Equation(s):
// \uut_vga_ctrl|char_addr~249_combout  = !\uut_vga_ctrl|Equal2~22_combout  & (\uut_vga_ctrl|char_addr~242_combout  # \uut_vga_ctrl|char_addr~248_combout  & \uut_vga_ctrl|char_addr~247_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr~248_combout ),
	.datab(\uut_vga_ctrl|char_addr~247_combout ),
	.datac(\uut_vga_ctrl|Equal2~22_combout ),
	.datad(\uut_vga_ctrl|char_addr~242_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~249_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~249 .lut_mask = "0f08";
defparam \uut_vga_ctrl|char_addr~249 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~249 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~249 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~249 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~249 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N0
cyclone_lcell \uut_vga_ctrl|Equal2~34 (
// Equation(s):
// \uut_vga_ctrl|Equal2~34_combout  = \uut_vga_ctrl|dis_tri_mod~0_combout  & \uut_vga_ctrl|Equal2~13  & \uut_vga_ctrl|x_cnt [8] & !\uut_vga_ctrl|x_cnt [9]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_mod~0_combout ),
	.datab(\uut_vga_ctrl|Equal2~13 ),
	.datac(\uut_vga_ctrl|x_cnt [8]),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~34 .lut_mask = "0080";
defparam \uut_vga_ctrl|Equal2~34 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~34 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~34 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~34 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~34 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y7_N5
cyclone_lcell \uut_vga_ctrl|Equal2~33 (
// Equation(s):
// \uut_vga_ctrl|Equal2~33_combout  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~33 .lut_mask = "0808";
defparam \uut_vga_ctrl|Equal2~33 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~33 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~33 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~33 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~33 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y7_N8
cyclone_lcell \uut_vga_ctrl|Equal2~35 (
// Equation(s):
// \uut_vga_ctrl|Equal2~35_combout  = \uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~35 .lut_mask = "0202";
defparam \uut_vga_ctrl|Equal2~35 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~35 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~35 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~35 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~35 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N6
cyclone_lcell \uut_vga_ctrl|Equal2~32 (
// Equation(s):
// \uut_vga_ctrl|Equal2~32_combout  = \uut_vga_ctrl|dis_tri_mod~0_combout  & \uut_vga_ctrl|Equal2~13  & !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|x_cnt [9]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_mod~0_combout ),
	.datab(\uut_vga_ctrl|Equal2~13 ),
	.datac(\uut_vga_ctrl|x_cnt [8]),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~32 .lut_mask = "0800";
defparam \uut_vga_ctrl|Equal2~32 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~32 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~32 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~32 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~32 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y7_N4
cyclone_lcell \uut_vga_ctrl|Selector9~0 (
// Equation(s):
// \uut_vga_ctrl|Selector9~0_combout  = \uut_vga_ctrl|Equal2~34_combout  & !\uut_vga_ctrl|Equal2~35_combout  & (!\uut_vga_ctrl|Equal2~32_combout  # !\uut_vga_ctrl|Equal2~33_combout ) # !\uut_vga_ctrl|Equal2~34_combout  & (!\uut_vga_ctrl|Equal2~32_combout  # 
// !\uut_vga_ctrl|Equal2~33_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~34_combout ),
	.datab(\uut_vga_ctrl|Equal2~33_combout ),
	.datac(\uut_vga_ctrl|Equal2~35_combout ),
	.datad(\uut_vga_ctrl|Equal2~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector9~0 .lut_mask = "135f";
defparam \uut_vga_ctrl|Selector9~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector9~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector9~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector9~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N6
cyclone_lcell \uut_vga_ctrl|Equal2~36 (
// Equation(s):
// \uut_vga_ctrl|Equal2~36_combout  = \uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|char_addr[0]~234  & \uut_vga_ctrl|x_cnt [2]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|char_addr[0]~234 ),
	.datad(\uut_vga_ctrl|x_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~36 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal2~36 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~36 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~36 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~36 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~36 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N8
cyclone_lcell \uut_vga_ctrl|Equal2~37 (
// Equation(s):
// \uut_vga_ctrl|Equal2~37_combout  = !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Equal2~36_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|Equal2~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~37 .lut_mask = "5000";
defparam \uut_vga_ctrl|Equal2~37 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~37 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~37 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~37 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N0
cyclone_lcell \uut_vga_ctrl|Equal2~29 (
// Equation(s):
// \uut_vga_ctrl|Equal2~29_combout  = \uut_vga_ctrl|x_cnt [2] & !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|char_addr[0]~234 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_vga_ctrl|char_addr[0]~234 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~29 .lut_mask = "2020";
defparam \uut_vga_ctrl|Equal2~29 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~29 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~29 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~29 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N9
cyclone_lcell \uut_vga_ctrl|Selector8~0 (
// Equation(s):
// \uut_vga_ctrl|Selector8~0_combout  = \uut_vga_ctrl|dis_topic~8_combout  & !\uut_vga_ctrl|Equal2~29_combout  & (!\uut_vga_ctrl|Equal2~7_combout  # !\uut_vga_ctrl|char_addr[0]~235_combout ) # !\uut_vga_ctrl|dis_topic~8_combout  & 
// (!\uut_vga_ctrl|Equal2~7_combout  # !\uut_vga_ctrl|char_addr[0]~235_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_topic~8_combout ),
	.datab(\uut_vga_ctrl|Equal2~29_combout ),
	.datac(\uut_vga_ctrl|char_addr[0]~235_combout ),
	.datad(\uut_vga_ctrl|Equal2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector8~0 .lut_mask = "0777";
defparam \uut_vga_ctrl|Selector8~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector8~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector8~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector8~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N1
cyclone_lcell \uut_vga_ctrl|Equal2~30 (
// Equation(s):
// \uut_vga_ctrl|Equal2~30_combout  = !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~30 .lut_mask = "0f00";
defparam \uut_vga_ctrl|Equal2~30 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~30 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~30 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~30 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y3_N9
cyclone_lcell \uut_vga_ctrl|Equal2~11 (
// Equation(s):
// \uut_vga_ctrl|Equal2~11_combout  = \uut_vga_ctrl|x_cnt [2] & \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|x_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~11 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal2~11 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~11 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~11 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~11 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~11 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N2
cyclone_lcell \uut_vga_ctrl|Equal2~31 (
// Equation(s):
// \uut_vga_ctrl|Equal2~31_combout  = \uut_vga_ctrl|dis_tri_mod~0_combout  & \uut_vga_ctrl|dis_prd_value~0_combout  & \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|Equal2~13 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_mod~0_combout ),
	.datab(\uut_vga_ctrl|dis_prd_value~0_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|Equal2~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~31 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal2~31 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~31 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~31 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~31 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~31 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y5_N4
cyclone_lcell \uut_vga_ctrl|Selector6~0 (
// Equation(s):
// \uut_vga_ctrl|Selector6~0_combout  = \uut_vga_ctrl|Equal2~30_combout  & !\uut_vga_ctrl|Equal2~31_combout  & (!\uut_vga_ctrl|Equal2~11_combout  # !\uut_vga_ctrl|Equal2~19_combout ) # !\uut_vga_ctrl|Equal2~30_combout  & (!\uut_vga_ctrl|Equal2~11_combout  # 
// !\uut_vga_ctrl|Equal2~19_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~30_combout ),
	.datab(\uut_vga_ctrl|Equal2~19_combout ),
	.datac(\uut_vga_ctrl|Equal2~11_combout ),
	.datad(\uut_vga_ctrl|Equal2~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector6~0 .lut_mask = "153f";
defparam \uut_vga_ctrl|Selector6~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector6~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector6~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector6~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N0
cyclone_lcell \uut_vga_ctrl|Selector8~1 (
// Equation(s):
// \uut_vga_ctrl|Selector8~1_combout  = \uut_vga_ctrl|Selector9~0_combout  & !\uut_vga_ctrl|Equal2~37_combout  & \uut_vga_ctrl|Selector8~0_combout  & \uut_vga_ctrl|Selector6~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector9~0_combout ),
	.datab(\uut_vga_ctrl|Equal2~37_combout ),
	.datac(\uut_vga_ctrl|Selector8~0_combout ),
	.datad(\uut_vga_ctrl|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector8~1 .lut_mask = "2000";
defparam \uut_vga_ctrl|Selector8~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector8~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector8~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector8~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector8~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N2
cyclone_lcell \uut_vga_ctrl|Equal2~28 (
// Equation(s):
// \uut_vga_ctrl|Equal2~28_combout  = \uut_vga_ctrl|x_cnt [2] & !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|char_addr[0]~235_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_vga_ctrl|char_addr[0]~235_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~28 .lut_mask = "2020";
defparam \uut_vga_ctrl|Equal2~28 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~28 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~28 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~28 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~28 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y4_N2
cyclone_lcell \uut_vga_ctrl|Selector11~2 (
// Equation(s):
// \uut_vga_ctrl|Selector11~2_combout  = \uut_vga_ctrl|Equal2~28_combout  # \uut_vga_ctrl|WideNor1~4_combout  & \uut_vga_ctrl|Add4~30_combout  # !\uut_vga_ctrl|Selector8~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|WideNor1~4_combout ),
	.datab(\uut_vga_ctrl|Selector8~1_combout ),
	.datac(\uut_vga_ctrl|Add4~30_combout ),
	.datad(\uut_vga_ctrl|Equal2~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector11~2 .lut_mask = "ffb3";
defparam \uut_vga_ctrl|Selector11~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector11~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector11~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector11~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector11~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N1
cyclone_lcell \uut_vga_ctrl|Equal2~38 (
// Equation(s):
// \uut_vga_ctrl|Equal2~38_combout  = !\uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|Equal2~32_combout  & \uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|Equal2~32_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~38 .lut_mask = "1000";
defparam \uut_vga_ctrl|Equal2~38 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~38 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~38 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~38 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~38 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N6
cyclone_lcell \uut_vga_ctrl|Selector11~3 (
// Equation(s):
// \uut_vga_ctrl|Selector11~3_combout  = \uut_vga_ctrl|Equal2~38_combout  # \uut_vga_ctrl|Equal2~11_combout  & \uut_vga_ctrl|char_addr[0]~234  & \uut_vga_ctrl|x_cnt [8]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~38_combout ),
	.datab(\uut_vga_ctrl|Equal2~11_combout ),
	.datac(\uut_vga_ctrl|char_addr[0]~234 ),
	.datad(\uut_vga_ctrl|x_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector11~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector11~3 .lut_mask = "eaaa";
defparam \uut_vga_ctrl|Selector11~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector11~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector11~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector11~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector11~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y4_N4
cyclone_lcell \uut_vga_ctrl|char_addr~241 (
// Equation(s):
// \uut_vga_ctrl|char_addr~241_combout  = \uut_vga_ctrl|comb~105_combout  & \uut_vga_ctrl|char_addr [3] # !\uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|Selector11~2_combout  # \uut_vga_ctrl|Selector11~3_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~105_combout ),
	.datab(\uut_vga_ctrl|char_addr [3]),
	.datac(\uut_vga_ctrl|Selector11~2_combout ),
	.datad(\uut_vga_ctrl|Selector11~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~241_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~241 .lut_mask = "ddd8";
defparam \uut_vga_ctrl|char_addr~241 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~241 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~241 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~241 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~241 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y4_N5
cyclone_lcell \uut_vga_ctrl|char_addr[3] (
// Equation(s):
// \uut_vga_ctrl|char_addr [3] = DFFEAS(\uut_vga_ctrl|comb~99_combout  & (\uut_vga_ctrl|char_addr~241_combout ) # !\uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|Selector5~4_combout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|char_addr~249_combout , , , \uut_vga_ctrl|comb~62_combout )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Selector5~4_combout ),
	.datab(\uut_vga_ctrl|comb~99_combout ),
	.datac(\uut_vga_ctrl|char_addr~249_combout ),
	.datad(\uut_vga_ctrl|char_addr~241_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uut_vga_ctrl|comb~62_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[3] .lut_mask = "ee22";
defparam \uut_vga_ctrl|char_addr[3] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[3] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[3] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[3] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y7_N7
cyclone_lcell \uut_vga_ctrl|Selector4~0 (
// Equation(s):
// \uut_vga_ctrl|Selector4~0_combout  = !\uut_sampling|sampling_rate [0] & (!\uut_sampling|sampling_rate [1])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_sampling|sampling_rate [0]),
	.datac(vcc),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector4~0 .lut_mask = "0033";
defparam \uut_vga_ctrl|Selector4~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector4~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector4~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector4~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y7_N8
cyclone_lcell \uut_vga_ctrl|Equal56~0 (
// Equation(s):
// \uut_vga_ctrl|Equal56~0_combout  = \uut_sampling|sampling_rate [1] & !\uut_sampling|sampling_rate [3] & !\uut_sampling|sampling_rate [2] & \uut_sampling|sampling_rate [0]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [1]),
	.datab(\uut_sampling|sampling_rate [3]),
	.datac(\uut_sampling|sampling_rate [2]),
	.datad(\uut_sampling|sampling_rate [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal56~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal56~0 .lut_mask = "0200";
defparam \uut_vga_ctrl|Equal56~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal56~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal56~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal56~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal56~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y7_N4
cyclone_lcell \uut_vga_ctrl|Selector3~0 (
// Equation(s):
// \uut_vga_ctrl|Selector3~0_combout  = !\uut_vga_ctrl|Equal57~0_combout  & !\uut_vga_ctrl|Equal56~0_combout  & \uut_vga_ctrl|Equal2~5_combout  & \uut_vga_ctrl|Equal2~24_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal57~0_combout ),
	.datab(\uut_vga_ctrl|Equal56~0_combout ),
	.datac(\uut_vga_ctrl|Equal2~5_combout ),
	.datad(\uut_vga_ctrl|Equal2~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector3~0 .lut_mask = "1000";
defparam \uut_vga_ctrl|Selector3~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector3~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector3~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector3~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y7_N9
cyclone_lcell \uut_vga_ctrl|Selector4~1 (
// Equation(s):
// \uut_vga_ctrl|Selector4~1_combout  = \uut_vga_ctrl|Selector3~0_combout  & (\uut_sampling|sampling_rate [3] # !\uut_sampling|sampling_rate [2] # !\uut_vga_ctrl|Selector4~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector4~0_combout ),
	.datab(\uut_sampling|sampling_rate [3]),
	.datac(\uut_vga_ctrl|Selector3~0_combout ),
	.datad(\uut_sampling|sampling_rate [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector4~1 .lut_mask = "d0f0";
defparam \uut_vga_ctrl|Selector4~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector4~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector4~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector4~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector4~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N6
cyclone_lcell \uut_vga_ctrl|WideOr2~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr2~0_combout  = !\uut_sampling|sampling_rate [3] & (\uut_sampling|sampling_rate [1] & \uut_sampling|sampling_rate [2] # !\uut_sampling|sampling_rate [1] & (\uut_sampling|sampling_rate [0]))

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [2]),
	.datac(\uut_sampling|sampling_rate [0]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr2~0 .lut_mask = "4450";
defparam \uut_vga_ctrl|WideOr2~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr2~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr2~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr2~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N2
cyclone_lcell \uut_vga_ctrl|Selector4~3 (
// Equation(s):
// \uut_vga_ctrl|Selector4~3_combout  = !\uut_sampling|sampling_rate [0] & \uut_vga_ctrl|Selector5~2_combout  & \uut_vga_ctrl|Equal2~26_combout  & \uut_sampling|sampling_rate [1]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [0]),
	.datab(\uut_vga_ctrl|Selector5~2_combout ),
	.datac(\uut_vga_ctrl|Equal2~26_combout ),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector4~3 .lut_mask = "4000";
defparam \uut_vga_ctrl|Selector4~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector4~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector4~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector4~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector4~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N0
cyclone_lcell \uut_vga_ctrl|WideOr12~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr12~0_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|x_cnt [7] $ \uut_vga_ctrl|x_cnt [5]) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|x_cnt [7] # !\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [7] & 
// !\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr12~0 .lut_mask = "0ed2";
defparam \uut_vga_ctrl|WideOr12~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr12~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr12~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr12~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N6
cyclone_lcell \uut_vga_ctrl|WideOr12~1 (
// Equation(s):
// \uut_vga_ctrl|WideOr12~1_combout  = \uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [7] # !\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [7] & (\uut_vga_ctrl|x_cnt [4] # !\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr12~1 .lut_mask = "4252";
defparam \uut_vga_ctrl|WideOr12~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr12~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr12~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr12~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr12~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N2
cyclone_lcell \uut_vga_ctrl|Selector4~2 (
// Equation(s):
// \uut_vga_ctrl|Selector4~2_combout  = \uut_vga_ctrl|Equal2~48_combout  & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|WideOr12~0_combout  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|WideOr12~1_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~48_combout ),
	.datab(\uut_vga_ctrl|WideOr12~0_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|WideOr12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector4~2 .lut_mask = "8a80";
defparam \uut_vga_ctrl|Selector4~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector4~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector4~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector4~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector4~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N4
cyclone_lcell \uut_vga_ctrl|Selector4~4 (
// Equation(s):
// \uut_vga_ctrl|Selector4~4_combout  = \uut_vga_ctrl|Selector4~3_combout  # \uut_vga_ctrl|Selector4~2_combout  # \uut_vga_ctrl|WideOr2~0_combout  & \uut_vga_ctrl|Equal2~27_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|WideOr2~0_combout ),
	.datab(\uut_vga_ctrl|Selector4~3_combout ),
	.datac(\uut_vga_ctrl|Equal2~27_combout ),
	.datad(\uut_vga_ctrl|Selector4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector4~4 .lut_mask = "ffec";
defparam \uut_vga_ctrl|Selector4~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector4~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector4~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector4~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector4~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y5_N4
cyclone_lcell \uut_vga_ctrl|Add4~32 (
// Equation(s):
// \uut_vga_ctrl|Add4~32_combout  = \uut_vga_ctrl|char_addr [4] $ (!\uut_vga_ctrl|Add4~31 )
// \uut_vga_ctrl|Add4~33  = CARRY(\uut_vga_ctrl|char_addr [4] & (!\uut_vga_ctrl|Add4~31COUT1_57 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|Add4~31 ),
	.cin1(\uut_vga_ctrl|Add4~31COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~32_combout ),
	.regout(),
	.cout(\uut_vga_ctrl|Add4~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~32 .cin0_used = "true";
defparam \uut_vga_ctrl|Add4~32 .cin1_used = "true";
defparam \uut_vga_ctrl|Add4~32 .lut_mask = "a50a";
defparam \uut_vga_ctrl|Add4~32 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add4~32 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~32 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~32 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add4~32 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N9
cyclone_lcell \uut_vga_ctrl|Selector4~5 (
// Equation(s):
// \uut_vga_ctrl|Selector4~5_combout  = \uut_vga_ctrl|Selector4~1_combout  # \uut_vga_ctrl|Selector4~4_combout  # \uut_vga_ctrl|WideNor0~1_combout  & \uut_vga_ctrl|Add4~32_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector4~1_combout ),
	.datab(\uut_vga_ctrl|Selector4~4_combout ),
	.datac(\uut_vga_ctrl|WideNor0~1_combout ),
	.datad(\uut_vga_ctrl|Add4~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector4~5 .lut_mask = "feee";
defparam \uut_vga_ctrl|Selector4~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector4~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector4~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector4~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector4~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y3_N0
cyclone_lcell \uut_vga_ctrl|char_addr~251 (
// Equation(s):
// \uut_vga_ctrl|char_addr~251_combout  = \uut_vga_ctrl|comb~89_combout  & (\uut_vga_ctrl|y_cnt [8] # !\uut_vga_ctrl|y_cnt [6] # !\uut_vga_ctrl|comb~75_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|comb~75_combout ),
	.datac(\uut_vga_ctrl|comb~89_combout ),
	.datad(\uut_vga_ctrl|y_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~251_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~251 .lut_mask = "b0f0";
defparam \uut_vga_ctrl|char_addr~251 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~251 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~251 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~251 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~251 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N3
cyclone_lcell \uut_vga_ctrl|char_addr~252 (
// Equation(s):
// \uut_vga_ctrl|char_addr~252_combout  = !\uut_vga_ctrl|char_addr[0]~275_combout  & (\uut_vga_ctrl|char_addr [4] # !\uut_vga_ctrl|char_addr[0]~226_combout ) # !\uut_vga_ctrl|char_addr~221_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~226_combout ),
	.datab(\uut_vga_ctrl|char_addr [4]),
	.datac(\uut_vga_ctrl|char_addr~221_combout ),
	.datad(\uut_vga_ctrl|char_addr[0]~275_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~252_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~252 .lut_mask = "0fdf";
defparam \uut_vga_ctrl|char_addr~252 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~252 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~252 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~252 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~252 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N4
cyclone_lcell \uut_vga_ctrl|char_addr~253 (
// Equation(s):
// \uut_vga_ctrl|char_addr~253_combout  = \uut_vga_ctrl|char_addr~252_combout  & \uut_vga_ctrl|char_addr~222_combout  # !\uut_vga_ctrl|comb~94_combout  # !\uut_vga_ctrl|comb~92_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~92_combout ),
	.datab(\uut_vga_ctrl|char_addr~252_combout ),
	.datac(\uut_vga_ctrl|comb~94_combout ),
	.datad(\uut_vga_ctrl|char_addr~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~253_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~253 .lut_mask = "df5f";
defparam \uut_vga_ctrl|char_addr~253 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~253 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~253 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~253 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~253 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y5_N6
cyclone_lcell \uut_vga_ctrl|char_addr~254 (
// Equation(s):
// \uut_vga_ctrl|char_addr~254_combout  = \uut_vga_ctrl|char_addr~251_combout  & \uut_vga_ctrl|char_addr~253_combout  # !\uut_vga_ctrl|comb~86_combout  # !\uut_vga_ctrl|comb~87_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr~251_combout ),
	.datab(\uut_vga_ctrl|char_addr~253_combout ),
	.datac(\uut_vga_ctrl|comb~87_combout ),
	.datad(\uut_vga_ctrl|comb~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~254_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~254 .lut_mask = "8fff";
defparam \uut_vga_ctrl|char_addr~254 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~254 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~254 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~254 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~254 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y5_N3
cyclone_lcell \uut_vga_ctrl|char_addr~255 (
// Equation(s):
// \uut_vga_ctrl|char_addr~255_combout  = \uut_vga_ctrl|Equal2~23_combout  & (\uut_vga_ctrl|char_addr~223_combout  & \uut_vga_ctrl|char_addr~254_combout ) # !\uut_vga_ctrl|Equal2~23_combout  & \uut_vga_ctrl|Add4~32_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add4~32_combout ),
	.datab(\uut_vga_ctrl|Equal2~23_combout ),
	.datac(\uut_vga_ctrl|char_addr~223_combout ),
	.datad(\uut_vga_ctrl|char_addr~254_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~255_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~255 .lut_mask = "e222";
defparam \uut_vga_ctrl|char_addr~255 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~255 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~255 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~255 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~255 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y5_N8
cyclone_lcell \uut_vga_ctrl|char_addr~256 (
// Equation(s):
// \uut_vga_ctrl|char_addr~256_combout  = \uut_vga_ctrl|Equal2~22_combout  # \uut_vga_ctrl|char_addr~255_combout  & (\uut_vga_ctrl|x_cnt [3] # !\uut_vga_ctrl|char_addr[0]~229_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~229_combout ),
	.datab(\uut_vga_ctrl|Equal2~22_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|char_addr~255_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~256_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~256 .lut_mask = "fdcc";
defparam \uut_vga_ctrl|char_addr~256 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~256 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~256 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~256 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~256 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y5_N2
cyclone_lcell \uut_vga_ctrl|Equal2~40 (
// Equation(s):
// \uut_vga_ctrl|Equal2~40_combout  = !\uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|Equal2~36_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|Equal2~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~40 .lut_mask = "1100";
defparam \uut_vga_ctrl|Equal2~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~40 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N7
cyclone_lcell \uut_vga_ctrl|Equal2~41 (
// Equation(s):
// \uut_vga_ctrl|Equal2~41_combout  = \uut_vga_ctrl|dis_tri_mod~0_combout  & \uut_vga_ctrl|Equal2~15_combout  & \uut_vga_ctrl|dis_rim~6_combout  & \uut_vga_ctrl|Equal2~13 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_mod~0_combout ),
	.datab(\uut_vga_ctrl|Equal2~15_combout ),
	.datac(\uut_vga_ctrl|dis_rim~6_combout ),
	.datad(\uut_vga_ctrl|Equal2~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~41 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal2~41 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~41 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~41 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~41 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N5
cyclone_lcell \uut_vga_ctrl|Equal2~42 (
// Equation(s):
// \uut_vga_ctrl|Equal2~42_combout  = \uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|x_cnt [2]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|x_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~42 .lut_mask = "f000";
defparam \uut_vga_ctrl|Equal2~42 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~42 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~42 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~42 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~42 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y2_N5
cyclone_lcell \uut_vga_ctrl|Equal2~17 (
// Equation(s):
// \uut_vga_ctrl|Equal2~17_combout  = \uut_vga_ctrl|x_cnt [3] & !\uut_vga_ctrl|x_cnt [4]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [3]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~17 .lut_mask = "0c0c";
defparam \uut_vga_ctrl|Equal2~17 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~17 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~17 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~17 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~17 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N9
cyclone_lcell \uut_vga_ctrl|Equal2~43 (
// Equation(s):
// \uut_vga_ctrl|Equal2~43_combout  = !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|Equal2~42_combout  & \uut_vga_ctrl|Equal2~17_combout  & \uut_vga_ctrl|char_addr[0]~234 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(\uut_vga_ctrl|Equal2~42_combout ),
	.datac(\uut_vga_ctrl|Equal2~17_combout ),
	.datad(\uut_vga_ctrl|char_addr[0]~234 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~43 .lut_mask = "4000";
defparam \uut_vga_ctrl|Equal2~43 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~43 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~43 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~43 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~43 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y4_N3
cyclone_lcell \uut_vga_ctrl|Selector8~2 (
// Equation(s):
// \uut_vga_ctrl|Selector8~2_combout  = !\uut_vga_ctrl|Equal2~41_combout  & !\uut_vga_ctrl|Equal2~43_combout  & (!\uut_vga_ctrl|Equal2~31_combout  # !\uut_vga_ctrl|Equal2~8_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~41_combout ),
	.datab(\uut_vga_ctrl|Equal2~8_combout ),
	.datac(\uut_vga_ctrl|Equal2~43_combout ),
	.datad(\uut_vga_ctrl|Equal2~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector8~2 .lut_mask = "0105";
defparam \uut_vga_ctrl|Selector8~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector8~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector8~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector8~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector8~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y5_N4
cyclone_lcell \uut_vga_ctrl|Selector10~0 (
// Equation(s):
// \uut_vga_ctrl|Selector10~0_combout  = \uut_vga_ctrl|Equal2~40_combout  # \uut_vga_ctrl|WideNor1~4_combout  & \uut_vga_ctrl|Add4~32_combout  # !\uut_vga_ctrl|Selector8~2_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~40_combout ),
	.datab(\uut_vga_ctrl|WideNor1~4_combout ),
	.datac(\uut_vga_ctrl|Add4~32_combout ),
	.datad(\uut_vga_ctrl|Selector8~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector10~0 .lut_mask = "eaff";
defparam \uut_vga_ctrl|Selector10~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector10~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector10~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector10~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y7_N9
cyclone_lcell \uut_vga_ctrl|Equal2~10 (
// Equation(s):
// \uut_vga_ctrl|Equal2~10_combout  = \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|x_cnt [2] & \uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [4]),
	.datab(\uut_vga_ctrl|x_cnt [2]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~10 .lut_mask = "8080";
defparam \uut_vga_ctrl|Equal2~10 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~10 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~10 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~10 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~10 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y5_N5
cyclone_lcell \uut_vga_ctrl|Equal2~45 (
// Equation(s):
// \uut_vga_ctrl|Equal2~45_combout  = \uut_vga_ctrl|x_cnt [8] & !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|Equal2~10_combout  & \uut_vga_ctrl|char_addr[0]~234 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|Equal2~10_combout ),
	.datad(\uut_vga_ctrl|char_addr[0]~234 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~45 .lut_mask = "2000";
defparam \uut_vga_ctrl|Equal2~45 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~45 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~45 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~45 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~45 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N3
cyclone_lcell \uut_vga_ctrl|Equal2~44 (
// Equation(s):
// \uut_vga_ctrl|Equal2~44_combout  = \uut_vga_ctrl|Equal2~13  & \uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|Equal2~9_combout  & \uut_vga_ctrl|Equal2~5_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~13 ),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|Equal2~9_combout ),
	.datad(\uut_vga_ctrl|Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~44 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal2~44 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~44 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~44 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~44 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~44 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y5_N3
cyclone_lcell \uut_vga_ctrl|Selector6~1 (
// Equation(s):
// \uut_vga_ctrl|Selector6~1_combout  = !\uut_vga_ctrl|Equal2~44_combout  & (!\uut_vga_ctrl|Equal2~6_combout  # !\uut_vga_ctrl|Equal2~34_combout )

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|Equal2~44_combout ),
	.datac(\uut_vga_ctrl|Equal2~34_combout ),
	.datad(\uut_vga_ctrl|Equal2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector6~1 .lut_mask = "0333";
defparam \uut_vga_ctrl|Selector6~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector6~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector6~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector6~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y5_N6
cyclone_lcell \uut_vga_ctrl|Selector6~2 (
// Equation(s):
// \uut_vga_ctrl|Selector6~2_combout  = !\uut_vga_ctrl|Equal2~28_combout  & \uut_vga_ctrl|Selector6~0_combout  & !\uut_vga_ctrl|Equal2~45_combout  & \uut_vga_ctrl|Selector6~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~28_combout ),
	.datab(\uut_vga_ctrl|Selector6~0_combout ),
	.datac(\uut_vga_ctrl|Equal2~45_combout ),
	.datad(\uut_vga_ctrl|Selector6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector6~2 .lut_mask = "0400";
defparam \uut_vga_ctrl|Selector6~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector6~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector6~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector6~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector6~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y5_N0
cyclone_lcell \uut_vga_ctrl|Selector9~1 (
// Equation(s):
// \uut_vga_ctrl|Selector9~1_combout  = !\uut_vga_ctrl|Equal2~38_combout  & \uut_vga_ctrl|Selector6~2_combout  & (!\uut_vga_ctrl|Equal2~36_combout  # !\uut_vga_ctrl|Equal2~17_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~38_combout ),
	.datab(\uut_vga_ctrl|Equal2~17_combout ),
	.datac(\uut_vga_ctrl|Equal2~36_combout ),
	.datad(\uut_vga_ctrl|Selector6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector9~1 .lut_mask = "1500";
defparam \uut_vga_ctrl|Selector9~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector9~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector9~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector9~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y5_N9
cyclone_lcell \uut_vga_ctrl|Selector7~1 (
// Equation(s):
// \uut_vga_ctrl|Selector7~1_combout  = \uut_vga_ctrl|Selector9~1_combout  & \uut_vga_ctrl|Selector8~0_combout  & (!\uut_vga_ctrl|Equal2~32_combout  # !\uut_vga_ctrl|Equal2~5_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~5_combout ),
	.datab(\uut_vga_ctrl|Selector9~1_combout ),
	.datac(\uut_vga_ctrl|Selector8~0_combout ),
	.datad(\uut_vga_ctrl|Equal2~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~1 .lut_mask = "40c0";
defparam \uut_vga_ctrl|Selector7~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y5_N5
cyclone_lcell \uut_vga_ctrl|Selector7~2 (
// Equation(s):
// \uut_vga_ctrl|Selector7~2_combout  = \uut_vga_ctrl|Selector7~1_combout  & (\uut_vga_ctrl|x_cnt [8] # !\uut_vga_ctrl|Equal2~29_combout  # !\uut_vga_ctrl|Equal2~30_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~30_combout ),
	.datab(\uut_vga_ctrl|x_cnt [8]),
	.datac(\uut_vga_ctrl|Selector7~1_combout ),
	.datad(\uut_vga_ctrl|Equal2~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~2 .lut_mask = "d0f0";
defparam \uut_vga_ctrl|Selector7~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y5_N7
cyclone_lcell \uut_vga_ctrl|char_addr~250 (
// Equation(s):
// \uut_vga_ctrl|char_addr~250_combout  = \uut_vga_ctrl|comb~105_combout  & \uut_vga_ctrl|char_addr [4] # !\uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|Selector10~0_combout  # !\uut_vga_ctrl|Selector7~2_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr [4]),
	.datab(\uut_vga_ctrl|comb~105_combout ),
	.datac(\uut_vga_ctrl|Selector10~0_combout ),
	.datad(\uut_vga_ctrl|Selector7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~250_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~250 .lut_mask = "b8bb";
defparam \uut_vga_ctrl|char_addr~250 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~250 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~250 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~250 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~250 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N1
cyclone_lcell \uut_vga_ctrl|char_addr[4] (
// Equation(s):
// \uut_vga_ctrl|char_addr [4] = DFFEAS(\uut_vga_ctrl|comb~99_combout  & (\uut_vga_ctrl|char_addr~250_combout ) # !\uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|Selector4~5_combout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|char_addr~256_combout , , , \uut_vga_ctrl|comb~62_combout )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Selector4~5_combout ),
	.datab(\uut_vga_ctrl|comb~99_combout ),
	.datac(\uut_vga_ctrl|char_addr~256_combout ),
	.datad(\uut_vga_ctrl|char_addr~250_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uut_vga_ctrl|comb~62_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[4] .lut_mask = "ee22";
defparam \uut_vga_ctrl|char_addr[4] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[4] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[4] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[4] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y5_N5
cyclone_lcell \uut_vga_ctrl|Add4~34 (
// Equation(s):
// \uut_vga_ctrl|Add4~34_combout  = \uut_vga_ctrl|char_addr [5] $ \uut_vga_ctrl|Add4~33 
// \uut_vga_ctrl|Add4~35  = CARRY(!\uut_vga_ctrl|Add4~33  # !\uut_vga_ctrl|char_addr [5])
// \uut_vga_ctrl|Add4~35COUT1_59  = CARRY(!\uut_vga_ctrl|Add4~33  # !\uut_vga_ctrl|char_addr [5])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|char_addr [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add4~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~34_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add4~35 ),
	.cout1(\uut_vga_ctrl|Add4~35COUT1_59 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~34 .cin_used = "true";
defparam \uut_vga_ctrl|Add4~34 .lut_mask = "3c3f";
defparam \uut_vga_ctrl|Add4~34 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add4~34 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~34 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~34 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add4~34 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N0
cyclone_lcell \uut_vga_ctrl|WideOr1~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr1~0_combout  = !\uut_sampling|sampling_rate [3] & (\uut_sampling|sampling_rate [0] & \uut_sampling|sampling_rate [2] # !\uut_sampling|sampling_rate [0] & (\uut_sampling|sampling_rate [1]))

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [2]),
	.datac(\uut_sampling|sampling_rate [0]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr1~0 .lut_mask = "4540";
defparam \uut_vga_ctrl|WideOr1~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr1~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr1~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr1~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N2
cyclone_lcell \uut_vga_ctrl|Selector3~1 (
// Equation(s):
// \uut_vga_ctrl|Selector3~1_combout  = \uut_vga_ctrl|Add4~34_combout  & (\uut_vga_ctrl|WideNor0~1_combout  # \uut_vga_ctrl|Equal2~27_combout  & \uut_vga_ctrl|WideOr1~0_combout ) # !\uut_vga_ctrl|Add4~34_combout  & (\uut_vga_ctrl|Equal2~27_combout  & 
// \uut_vga_ctrl|WideOr1~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add4~34_combout ),
	.datab(\uut_vga_ctrl|WideNor0~1_combout ),
	.datac(\uut_vga_ctrl|Equal2~27_combout ),
	.datad(\uut_vga_ctrl|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector3~1 .lut_mask = "f888";
defparam \uut_vga_ctrl|Selector3~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector3~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector3~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector3~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector3~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N4
cyclone_lcell \uut_vga_ctrl|Selector3~2 (
// Equation(s):
// \uut_vga_ctrl|Selector3~2_combout  = \uut_sampling|sampling_rate [0] & \uut_vga_ctrl|Selector5~2_combout  & \uut_vga_ctrl|Equal2~26_combout  & \uut_sampling|sampling_rate [1]

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [0]),
	.datab(\uut_vga_ctrl|Selector5~2_combout ),
	.datac(\uut_vga_ctrl|Equal2~26_combout ),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector3~2 .lut_mask = "8000";
defparam \uut_vga_ctrl|Selector3~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector3~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector3~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector3~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector3~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N8
cyclone_lcell \uut_vga_ctrl|WideOr10~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr10~0_combout  = \uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [7]) # !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|x_cnt [6]) # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|x_cnt [6] $ \uut_vga_ctrl|x_cnt [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr10~0 .lut_mask = "1e9a";
defparam \uut_vga_ctrl|WideOr10~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr10~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr10~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr10~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr10~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N5
cyclone_lcell \uut_vga_ctrl|WideOr10~1 (
// Equation(s):
// \uut_vga_ctrl|WideOr10~1_combout  = \uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [6] $ \uut_vga_ctrl|x_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr10~1 .lut_mask = "6000";
defparam \uut_vga_ctrl|WideOr10~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr10~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr10~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr10~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr10~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y7_N7
cyclone_lcell \uut_vga_ctrl|Selector3~3 (
// Equation(s):
// \uut_vga_ctrl|Selector3~3_combout  = \uut_vga_ctrl|Equal2~48_combout  & (\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|WideOr10~0_combout  # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|WideOr10~1_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~48_combout ),
	.datab(\uut_vga_ctrl|WideOr10~0_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|WideOr10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector3~3 .lut_mask = "8a80";
defparam \uut_vga_ctrl|Selector3~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector3~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector3~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector3~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector3~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y7_N3
cyclone_lcell \uut_vga_ctrl|Selector3~4 (
// Equation(s):
// \uut_vga_ctrl|Selector3~4_combout  = \uut_vga_ctrl|Selector3~1_combout  # \uut_vga_ctrl|Selector3~0_combout  # \uut_vga_ctrl|Selector3~2_combout  # \uut_vga_ctrl|Selector3~3_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector3~1_combout ),
	.datab(\uut_vga_ctrl|Selector3~0_combout ),
	.datac(\uut_vga_ctrl|Selector3~2_combout ),
	.datad(\uut_vga_ctrl|Selector3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector3~4 .lut_mask = "fffe";
defparam \uut_vga_ctrl|Selector3~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector3~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector3~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector3~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector3~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y4_N2
cyclone_lcell \uut_vga_ctrl|char_addr~258 (
// Equation(s):
// \uut_vga_ctrl|char_addr~258_combout  = \uut_vga_ctrl|char_addr[0]~226_combout  & \uut_vga_ctrl|comb~106_combout  & (\uut_vga_ctrl|always7~19_combout  # !\uut_vga_ctrl|char_addr[0]~227_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~226_combout ),
	.datab(\uut_vga_ctrl|always7~19_combout ),
	.datac(\uut_vga_ctrl|char_addr[0]~227_combout ),
	.datad(\uut_vga_ctrl|comb~106_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~258_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~258 .lut_mask = "8a00";
defparam \uut_vga_ctrl|char_addr~258 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~258 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~258 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~258 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~258 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y5_N9
cyclone_lcell \uut_vga_ctrl|char_addr~259 (
// Equation(s):
// \uut_vga_ctrl|char_addr~259_combout  = \uut_vga_ctrl|char_addr~233_combout  & (\uut_vga_ctrl|char_addr [5] # !\uut_vga_ctrl|char_addr~258_combout ) # !\uut_vga_ctrl|char_addr~225_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr~233_combout ),
	.datab(\uut_vga_ctrl|char_addr~225_combout ),
	.datac(\uut_vga_ctrl|char_addr [5]),
	.datad(\uut_vga_ctrl|char_addr~258_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~259_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~259 .lut_mask = "b3bb";
defparam \uut_vga_ctrl|char_addr~259 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~259 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~259 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~259 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~259 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y5_N1
cyclone_lcell \uut_vga_ctrl|char_addr~260 (
// Equation(s):
// \uut_vga_ctrl|char_addr~260_combout  = \uut_vga_ctrl|Equal2~23_combout  & (\uut_vga_ctrl|char_addr~224_combout  & \uut_vga_ctrl|char_addr~259_combout ) # !\uut_vga_ctrl|Equal2~23_combout  & \uut_vga_ctrl|Add4~34_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add4~34_combout ),
	.datab(\uut_vga_ctrl|char_addr~224_combout ),
	.datac(\uut_vga_ctrl|char_addr~259_combout ),
	.datad(\uut_vga_ctrl|Equal2~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~260_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~260 .lut_mask = "c0aa";
defparam \uut_vga_ctrl|char_addr~260 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~260 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~260 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~260 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~260 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y5_N2
cyclone_lcell \uut_vga_ctrl|char_addr~261 (
// Equation(s):
// \uut_vga_ctrl|char_addr~261_combout  = \uut_vga_ctrl|Equal2~22_combout  # \uut_vga_ctrl|char_addr~260_combout  & (\uut_vga_ctrl|x_cnt [3] # !\uut_vga_ctrl|char_addr[0]~229_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~229_combout ),
	.datab(\uut_vga_ctrl|Equal2~22_combout ),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|char_addr~260_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~261_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~261 .lut_mask = "fdcc";
defparam \uut_vga_ctrl|char_addr~261 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~261 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~261 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~261 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~261 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y5_N8
cyclone_lcell \uut_vga_ctrl|Selector9~2 (
// Equation(s):
// \uut_vga_ctrl|Selector9~2_combout  = !\uut_vga_ctrl|Selector9~1_combout  # !\uut_vga_ctrl|Selector8~2_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|Selector8~2_combout ),
	.datac(\uut_vga_ctrl|Selector9~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector9~2 .lut_mask = "3f3f";
defparam \uut_vga_ctrl|Selector9~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector9~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector9~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector9~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector9~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N7
cyclone_lcell \uut_vga_ctrl|Equal2~39 (
// Equation(s):
// \uut_vga_ctrl|Equal2~39_combout  = \uut_vga_ctrl|char_addr[0]~234  & (\uut_vga_ctrl|Equal2~11_combout  & \uut_vga_ctrl|x_cnt [8])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~234 ),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Equal2~11_combout ),
	.datad(\uut_vga_ctrl|x_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~39 .lut_mask = "a000";
defparam \uut_vga_ctrl|Equal2~39 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~39 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~39 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~39 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~39 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N2
cyclone_lcell \uut_vga_ctrl|Selector9~3 (
// Equation(s):
// \uut_vga_ctrl|Selector9~3_combout  = \uut_vga_ctrl|Equal2~39_combout  # \uut_vga_ctrl|Add4~34_combout  & \uut_vga_ctrl|WideNor1~4_combout  # !\uut_vga_ctrl|Selector9~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~39_combout ),
	.datab(\uut_vga_ctrl|Add4~34_combout ),
	.datac(\uut_vga_ctrl|WideNor1~4_combout ),
	.datad(\uut_vga_ctrl|Selector9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector9~3 .lut_mask = "eaff";
defparam \uut_vga_ctrl|Selector9~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector9~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector9~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector9~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector9~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N2
cyclone_lcell \uut_vga_ctrl|char_addr~257 (
// Equation(s):
// \uut_vga_ctrl|char_addr~257_combout  = \uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|char_addr [5]) # !\uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|Selector9~2_combout  # \uut_vga_ctrl|Selector9~3_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~105_combout ),
	.datab(\uut_vga_ctrl|Selector9~2_combout ),
	.datac(\uut_vga_ctrl|Selector9~3_combout ),
	.datad(\uut_vga_ctrl|char_addr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~257_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~257 .lut_mask = "fe54";
defparam \uut_vga_ctrl|char_addr~257 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~257 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~257 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~257 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~257 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N3
cyclone_lcell \uut_vga_ctrl|char_addr[5] (
// Equation(s):
// \uut_vga_ctrl|char_addr [5] = DFFEAS(\uut_vga_ctrl|comb~99_combout  & (\uut_vga_ctrl|char_addr~257_combout ) # !\uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|Selector3~4_combout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|char_addr~261_combout , , , \uut_vga_ctrl|comb~62_combout )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|Selector3~4_combout ),
	.datab(\uut_vga_ctrl|comb~99_combout ),
	.datac(\uut_vga_ctrl|char_addr~261_combout ),
	.datad(\uut_vga_ctrl|char_addr~257_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uut_vga_ctrl|comb~62_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[5] .lut_mask = "ee22";
defparam \uut_vga_ctrl|char_addr[5] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[5] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[5] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[5] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y4_N8
cyclone_lcell \uut_vga_ctrl|Selector7~3 (
// Equation(s):
// \uut_vga_ctrl|Selector7~3_combout  = \uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|Equal2~32_combout  # !\uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|Equal2~34_combout ) # !\uut_vga_ctrl|Equal2~17_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~32_combout ),
	.datab(\uut_vga_ctrl|Equal2~17_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|Equal2~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~3 .lut_mask = "737f";
defparam \uut_vga_ctrl|Selector7~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y5_N5
cyclone_lcell \uut_vga_ctrl|Selector8~4 (
// Equation(s):
// \uut_vga_ctrl|Selector8~4_combout  = \uut_vga_ctrl|Equal2~40_combout  # !\uut_vga_ctrl|Selector8~2_combout  # !\uut_vga_ctrl|Selector7~3_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|Selector7~3_combout ),
	.datac(\uut_vga_ctrl|Equal2~40_combout ),
	.datad(\uut_vga_ctrl|Selector8~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector8~4 .lut_mask = "f3ff";
defparam \uut_vga_ctrl|Selector8~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector8~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector8~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector8~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector8~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y5_N6
cyclone_lcell \uut_vga_ctrl|Add4~36 (
// Equation(s):
// \uut_vga_ctrl|Add4~36_combout  = \uut_vga_ctrl|char_addr [6] $ (!(!\uut_vga_ctrl|Add4~33  & \uut_vga_ctrl|Add4~35 ) # (\uut_vga_ctrl|Add4~33  & \uut_vga_ctrl|Add4~35COUT1_59 ))
// \uut_vga_ctrl|Add4~37  = CARRY(\uut_vga_ctrl|char_addr [6] & (!\uut_vga_ctrl|Add4~35 ))
// \uut_vga_ctrl|Add4~37COUT1_61  = CARRY(\uut_vga_ctrl|char_addr [6] & (!\uut_vga_ctrl|Add4~35COUT1_59 ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add4~33 ),
	.cin0(\uut_vga_ctrl|Add4~35 ),
	.cin1(\uut_vga_ctrl|Add4~35COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~36_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add4~37 ),
	.cout1(\uut_vga_ctrl|Add4~37COUT1_61 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~36 .cin0_used = "true";
defparam \uut_vga_ctrl|Add4~36 .cin1_used = "true";
defparam \uut_vga_ctrl|Add4~36 .cin_used = "true";
defparam \uut_vga_ctrl|Add4~36 .lut_mask = "a50a";
defparam \uut_vga_ctrl|Add4~36 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add4~36 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~36 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~36 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add4~36 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N3
cyclone_lcell \uut_vga_ctrl|Selector8~3 (
// Equation(s):
// \uut_vga_ctrl|Selector8~3_combout  = \uut_vga_ctrl|Add4~36_combout  & \uut_vga_ctrl|WideNor1~4_combout  # !\uut_vga_ctrl|Selector6~1_combout  # !\uut_vga_ctrl|Selector8~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add4~36_combout ),
	.datab(\uut_vga_ctrl|Selector8~1_combout ),
	.datac(\uut_vga_ctrl|WideNor1~4_combout ),
	.datad(\uut_vga_ctrl|Selector6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector8~3 .lut_mask = "b3ff";
defparam \uut_vga_ctrl|Selector8~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector8~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector8~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector8~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector8~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N7
cyclone_lcell \uut_vga_ctrl|char_addr~262 (
// Equation(s):
// \uut_vga_ctrl|char_addr~262_combout  = \uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|char_addr [6]) # !\uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|Selector8~4_combout  # \uut_vga_ctrl|Selector8~3_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector8~4_combout ),
	.datab(\uut_vga_ctrl|Selector8~3_combout ),
	.datac(\uut_vga_ctrl|comb~105_combout ),
	.datad(\uut_vga_ctrl|char_addr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~262_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~262 .lut_mask = "fe0e";
defparam \uut_vga_ctrl|char_addr~262 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~262 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~262 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~262 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~262 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N3
cyclone_lcell \uut_vga_ctrl|char_addr~263 (
// Equation(s):
// \uut_vga_ctrl|char_addr~263_combout  = \uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [6] # !\uut_vga_ctrl|x_cnt [3] & !\uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|x_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [3]),
	.datab(\uut_vga_ctrl|x_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~263_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~263 .lut_mask = "0180";
defparam \uut_vga_ctrl|char_addr~263 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~263 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~263 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~263 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~263 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N7
cyclone_lcell \uut_vga_ctrl|char_addr~264 (
// Equation(s):
// \uut_vga_ctrl|char_addr~264_combout  = \uut_vga_ctrl|x_cnt [8] # !\uut_vga_ctrl|Equal2~21_combout  # !\uut_vga_ctrl|x_cnt [0] # !\uut_vga_ctrl|char_addr~263_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(\uut_vga_ctrl|char_addr~263_combout ),
	.datac(\uut_vga_ctrl|x_cnt [0]),
	.datad(\uut_vga_ctrl|Equal2~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~264_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~264 .lut_mask = "bfff";
defparam \uut_vga_ctrl|char_addr~264 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~264 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~264 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~264 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~264 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y5_N4
cyclone_lcell \uut_vga_ctrl|char_addr~265 (
// Equation(s):
// \uut_vga_ctrl|char_addr~265_combout  = \uut_vga_ctrl|char_addr[0]~236_combout  & (\uut_vga_ctrl|char_addr [6] # !\uut_vga_ctrl|char_addr~258_combout  # !\uut_vga_ctrl|char_addr~233_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr~233_combout ),
	.datab(\uut_vga_ctrl|char_addr[0]~236_combout ),
	.datac(\uut_vga_ctrl|char_addr [6]),
	.datad(\uut_vga_ctrl|char_addr~258_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~265_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~265 .lut_mask = "c4cc";
defparam \uut_vga_ctrl|char_addr~265 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~265 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~265 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~265 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~265 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y5_N5
cyclone_lcell \uut_vga_ctrl|char_addr~266 (
// Equation(s):
// \uut_vga_ctrl|char_addr~266_combout  = \uut_vga_ctrl|char_addr~264_combout  & (\uut_vga_ctrl|char_addr~265_combout  # \uut_vga_ctrl|Add4~36_combout  & !\uut_vga_ctrl|Equal2~23_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add4~36_combout ),
	.datab(\uut_vga_ctrl|Equal2~23_combout ),
	.datac(\uut_vga_ctrl|char_addr~264_combout ),
	.datad(\uut_vga_ctrl|char_addr~265_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~266_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~266 .lut_mask = "f020";
defparam \uut_vga_ctrl|char_addr~266 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~266 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~266 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~266 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~266 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N5
cyclone_lcell \uut_vga_ctrl|WideOr0~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr0~0_combout  = !\uut_sampling|sampling_rate [3] & \uut_sampling|sampling_rate [2] & (\uut_sampling|sampling_rate [0] # \uut_sampling|sampling_rate [1])

	.clk(gnd),
	.dataa(\uut_sampling|sampling_rate [3]),
	.datab(\uut_sampling|sampling_rate [2]),
	.datac(\uut_sampling|sampling_rate [0]),
	.datad(\uut_sampling|sampling_rate [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr0~0 .lut_mask = "4440";
defparam \uut_vga_ctrl|WideOr0~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr0~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr0~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr0~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N3
cyclone_lcell \uut_vga_ctrl|Selector2~2 (
// Equation(s):
// \uut_vga_ctrl|Selector2~2_combout  = !\uut_vga_ctrl|Selector4~1_combout  & (!\uut_vga_ctrl|WideOr0~0_combout  # !\uut_vga_ctrl|Equal2~27_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector4~1_combout ),
	.datab(\uut_vga_ctrl|Equal2~27_combout ),
	.datac(vcc),
	.datad(\uut_vga_ctrl|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector2~2 .lut_mask = "1155";
defparam \uut_vga_ctrl|Selector2~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector2~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector2~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector2~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector2~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y6_N3
cyclone_lcell \uut_vga_ctrl|Selector2~0 (
// Equation(s):
// \uut_vga_ctrl|Selector2~0_combout  = \uut_vga_ctrl|LessThan21~0_combout  & (\uut_vga_ctrl|Equal2~25_combout  # \uut_vga_ctrl|Add4~36_combout  & \uut_vga_ctrl|WideNor0~1_combout ) # !\uut_vga_ctrl|LessThan21~0_combout  & \uut_vga_ctrl|Add4~36_combout  & 
// (\uut_vga_ctrl|WideNor0~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan21~0_combout ),
	.datab(\uut_vga_ctrl|Add4~36_combout ),
	.datac(\uut_vga_ctrl|Equal2~25_combout ),
	.datad(\uut_vga_ctrl|WideNor0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector2~0 .lut_mask = "eca0";
defparam \uut_vga_ctrl|Selector2~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector2~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector2~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector2~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N5
cyclone_lcell \uut_vga_ctrl|WideOr9~1 (
// Equation(s):
// \uut_vga_ctrl|WideOr9~1_combout  = \uut_vga_ctrl|x_cnt [7] & (\uut_vga_ctrl|x_cnt [4] & !\uut_vga_ctrl|x_cnt [6] # !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|x_cnt [5])) # !\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|x_cnt [6] & (!\uut_vga_ctrl|x_cnt [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [7]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr9~1 .lut_mask = "2a64";
defparam \uut_vga_ctrl|WideOr9~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr9~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr9~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr9~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr9~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N8
cyclone_lcell \uut_vga_ctrl|WideOr9~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr9~0_combout  = \uut_vga_ctrl|x_cnt [7] & !\uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|x_cnt [4] # !\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|x_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [7]),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|x_cnt [4]),
	.datad(\uut_vga_ctrl|x_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr9~0 .lut_mask = "4202";
defparam \uut_vga_ctrl|WideOr9~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr9~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr9~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr9~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y6_N6
cyclone_lcell \uut_vga_ctrl|Selector2~1 (
// Equation(s):
// \uut_vga_ctrl|Selector2~1_combout  = \uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|WideOr9~0_combout ) # !\uut_vga_ctrl|x_cnt [3] & \uut_vga_ctrl|WideOr9~1_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|WideOr9~1_combout ),
	.datac(\uut_vga_ctrl|WideOr9~0_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector2~1 .lut_mask = "f0cc";
defparam \uut_vga_ctrl|Selector2~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector2~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector2~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector2~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector2~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N4
cyclone_lcell \uut_vga_ctrl|Selector2~3 (
// Equation(s):
// \uut_vga_ctrl|Selector2~3_combout  = \uut_vga_ctrl|Selector2~0_combout  # \uut_vga_ctrl|Equal2~48_combout  & \uut_vga_ctrl|Selector2~1_combout  # !\uut_vga_ctrl|Selector2~2_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~48_combout ),
	.datab(\uut_vga_ctrl|Selector2~2_combout ),
	.datac(\uut_vga_ctrl|Selector2~0_combout ),
	.datad(\uut_vga_ctrl|Selector2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector2~3 .lut_mask = "fbf3";
defparam \uut_vga_ctrl|Selector2~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector2~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector2~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector2~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector2~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y5_N6
cyclone_lcell \uut_vga_ctrl|char_addr[6] (
// Equation(s):
// \uut_vga_ctrl|char_addr [6] = DFFEAS(\uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|char_addr~262_combout  # !\uut_vga_ctrl|comb~99_combout  & (\uut_vga_ctrl|Selector2~3_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|char_addr~266_combout , , , \uut_vga_ctrl|comb~62_combout )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|char_addr~262_combout ),
	.datab(\uut_vga_ctrl|comb~99_combout ),
	.datac(\uut_vga_ctrl|char_addr~266_combout ),
	.datad(\uut_vga_ctrl|Selector2~3_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uut_vga_ctrl|comb~62_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[6] .lut_mask = "bb88";
defparam \uut_vga_ctrl|char_addr[6] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[6] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[6] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[6] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X23_Y5_N8
cyclone_lcell \uut_vga_ctrl|Selector7~8 (
// Equation(s):
// \uut_vga_ctrl|Selector7~8_combout  = \uut_vga_ctrl|Equal2~6_combout  & !\uut_vga_ctrl|Equal2~32_combout  & (!\uut_vga_ctrl|Equal2~5_combout  # !\uut_vga_ctrl|Equal2~34_combout ) # !\uut_vga_ctrl|Equal2~6_combout  & (!\uut_vga_ctrl|Equal2~5_combout  # 
// !\uut_vga_ctrl|Equal2~34_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~6_combout ),
	.datab(\uut_vga_ctrl|Equal2~34_combout ),
	.datac(\uut_vga_ctrl|Equal2~5_combout ),
	.datad(\uut_vga_ctrl|Equal2~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~8 .lut_mask = "153f";
defparam \uut_vga_ctrl|Selector7~8 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~8 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~8 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~8 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N4
cyclone_lcell \uut_vga_ctrl|Selector7~9 (
// Equation(s):
// \uut_vga_ctrl|Selector7~9_combout  = \uut_vga_ctrl|char_addr[0]~234  & \uut_vga_ctrl|Equal2~11_combout  & \uut_vga_ctrl|x_cnt [8] # !\uut_vga_ctrl|Selector7~8_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr[0]~234 ),
	.datab(\uut_vga_ctrl|Selector7~8_combout ),
	.datac(\uut_vga_ctrl|Equal2~11_combout ),
	.datad(\uut_vga_ctrl|x_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~9 .lut_mask = "b333";
defparam \uut_vga_ctrl|Selector7~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y5_N7
cyclone_lcell \uut_vga_ctrl|Add4~38 (
// Equation(s):
// \uut_vga_ctrl|Add4~38_combout  = \uut_vga_ctrl|char_addr [7] $ ((!\uut_vga_ctrl|Add4~33  & \uut_vga_ctrl|Add4~37 ) # (\uut_vga_ctrl|Add4~33  & \uut_vga_ctrl|Add4~37COUT1_61 ))
// \uut_vga_ctrl|Add4~39  = CARRY(!\uut_vga_ctrl|Add4~37  # !\uut_vga_ctrl|char_addr [7])
// \uut_vga_ctrl|Add4~39COUT1_63  = CARRY(!\uut_vga_ctrl|Add4~37COUT1_61  # !\uut_vga_ctrl|char_addr [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add4~33 ),
	.cin0(\uut_vga_ctrl|Add4~37 ),
	.cin1(\uut_vga_ctrl|Add4~37COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~38_combout ),
	.regout(),
	.cout(),
	.cout0(\uut_vga_ctrl|Add4~39 ),
	.cout1(\uut_vga_ctrl|Add4~39COUT1_63 ));
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~38 .cin0_used = "true";
defparam \uut_vga_ctrl|Add4~38 .cin1_used = "true";
defparam \uut_vga_ctrl|Add4~38 .cin_used = "true";
defparam \uut_vga_ctrl|Add4~38 .lut_mask = "5a5f";
defparam \uut_vga_ctrl|Add4~38 .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|Add4~38 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~38 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~38 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add4~38 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N7
cyclone_lcell \uut_vga_ctrl|Selector7~6 (
// Equation(s):
// \uut_vga_ctrl|Selector7~6_combout  = \uut_vga_ctrl|x_cnt [2] & !\uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|x_cnt [1] & \uut_vga_ctrl|x_cnt [0]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [2]),
	.datab(\uut_vga_ctrl|x_cnt [8]),
	.datac(\uut_vga_ctrl|x_cnt [1]),
	.datad(\uut_vga_ctrl|x_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~6 .lut_mask = "2000";
defparam \uut_vga_ctrl|Selector7~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y7_N7
cyclone_lcell \uut_vga_ctrl|Selector7~4 (
// Equation(s):
// \uut_vga_ctrl|Selector7~4_combout  = !\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|Equal2~35_combout  & !\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [9]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [7]),
	.datab(\uut_vga_ctrl|Equal2~35_combout ),
	.datac(\uut_vga_ctrl|x_cnt [6]),
	.datad(\uut_vga_ctrl|x_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~4 .lut_mask = "0400";
defparam \uut_vga_ctrl|Selector7~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N5
cyclone_lcell \uut_vga_ctrl|Selector7~5 (
// Equation(s):
// \uut_vga_ctrl|Selector7~5_combout  = \uut_vga_ctrl|Selector7~4_combout  # \uut_vga_ctrl|Selector7~0_combout  & (\uut_vga_ctrl|Equal2~6_combout  # \uut_vga_ctrl|Equal2~15_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~6_combout ),
	.datab(\uut_vga_ctrl|Selector7~4_combout ),
	.datac(\uut_vga_ctrl|Selector7~0_combout ),
	.datad(\uut_vga_ctrl|Equal2~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~5 .lut_mask = "fcec";
defparam \uut_vga_ctrl|Selector7~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y4_N6
cyclone_lcell \uut_vga_ctrl|Selector7~7 (
// Equation(s):
// \uut_vga_ctrl|Selector7~7_combout  = \uut_vga_ctrl|Add4~38_combout  & (\uut_vga_ctrl|WideNor1~4_combout  # \uut_vga_ctrl|Selector7~6_combout  & \uut_vga_ctrl|Selector7~5_combout ) # !\uut_vga_ctrl|Add4~38_combout  & (\uut_vga_ctrl|Selector7~6_combout  & 
// \uut_vga_ctrl|Selector7~5_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add4~38_combout ),
	.datab(\uut_vga_ctrl|WideNor1~4_combout ),
	.datac(\uut_vga_ctrl|Selector7~6_combout ),
	.datad(\uut_vga_ctrl|Selector7~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~7 .lut_mask = "f888";
defparam \uut_vga_ctrl|Selector7~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y5_N9
cyclone_lcell \uut_vga_ctrl|Selector7~10 (
// Equation(s):
// \uut_vga_ctrl|Selector7~10_combout  = \uut_vga_ctrl|Equal2~37_combout  # \uut_vga_ctrl|Selector7~9_combout  # \uut_vga_ctrl|Selector7~7_combout  # !\uut_vga_ctrl|Selector7~3_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector7~3_combout ),
	.datab(\uut_vga_ctrl|Equal2~37_combout ),
	.datac(\uut_vga_ctrl|Selector7~9_combout ),
	.datad(\uut_vga_ctrl|Selector7~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector7~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector7~10 .lut_mask = "fffd";
defparam \uut_vga_ctrl|Selector7~10 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector7~10 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector7~10 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector7~10 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector7~10 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N6
cyclone_lcell \uut_vga_ctrl|char_addr~267 (
// Equation(s):
// \uut_vga_ctrl|char_addr~267_combout  = \uut_vga_ctrl|comb~105_combout  & \uut_vga_ctrl|char_addr [7] # !\uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|Selector7~10_combout  # !\uut_vga_ctrl|Selector7~2_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~105_combout ),
	.datab(\uut_vga_ctrl|char_addr [7]),
	.datac(\uut_vga_ctrl|Selector7~2_combout ),
	.datad(\uut_vga_ctrl|Selector7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~267_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~267 .lut_mask = "dd8d";
defparam \uut_vga_ctrl|char_addr~267 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~267 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~267 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~267 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~267 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N0
cyclone_lcell \uut_vga_ctrl|char_addr~269 (
// Equation(s):
// \uut_vga_ctrl|char_addr~269_combout  = \uut_vga_ctrl|char_addr~233_combout  & \uut_vga_ctrl|char_addr~258_combout  & (\uut_vga_ctrl|char_addr[0]~236_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_addr~233_combout ),
	.datab(\uut_vga_ctrl|char_addr~258_combout ),
	.datac(vcc),
	.datad(\uut_vga_ctrl|char_addr[0]~236_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~269_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~269 .lut_mask = "8800";
defparam \uut_vga_ctrl|char_addr~269 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~269 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~269 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~269 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~269 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N7
cyclone_lcell \uut_vga_ctrl|char_addr~268 (
// Equation(s):
// \uut_vga_ctrl|char_addr~268_combout  = \uut_vga_ctrl|char_addr[0]~229_combout  & (!\uut_vga_ctrl|x_cnt [3]) # !\uut_vga_ctrl|char_addr[0]~229_combout  & \uut_vga_ctrl|Add4~38_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|char_addr[0]~229_combout ),
	.datac(\uut_vga_ctrl|Add4~38_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~268_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~268 .lut_mask = "30fc";
defparam \uut_vga_ctrl|char_addr~268 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~268 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~268 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~268 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~268 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N9
cyclone_lcell \uut_vga_ctrl|char_addr~270 (
// Equation(s):
// \uut_vga_ctrl|char_addr~270_combout  = !\uut_vga_ctrl|Equal2~22_combout  & (\uut_vga_ctrl|char_addr~268_combout  # \uut_vga_ctrl|char_addr~269_combout  & \uut_vga_ctrl|char_addr [7])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~22_combout ),
	.datab(\uut_vga_ctrl|char_addr~269_combout ),
	.datac(\uut_vga_ctrl|char_addr~268_combout ),
	.datad(\uut_vga_ctrl|char_addr [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~270_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~270 .lut_mask = "5450";
defparam \uut_vga_ctrl|char_addr~270 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~270 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~270 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~270 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~270 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N1
cyclone_lcell \uut_vga_ctrl|WideOr6~1 (
// Equation(s):
// \uut_vga_ctrl|WideOr6~1_combout  = \uut_vga_ctrl|x_cnt [3] & (!\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|x_cnt [6]) # !\uut_vga_ctrl|x_cnt [3] & (\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [5] # !\uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|x_cnt [7]))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr6~1 .lut_mask = "3a0c";
defparam \uut_vga_ctrl|WideOr6~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr6~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr6~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr6~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr6~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N0
cyclone_lcell \uut_vga_ctrl|WideOr6~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr6~0_combout  = \uut_vga_ctrl|x_cnt [7] & (\uut_vga_ctrl|x_cnt [3] & !\uut_vga_ctrl|x_cnt [5] # !\uut_vga_ctrl|x_cnt [3] & (!\uut_vga_ctrl|x_cnt [6])) # !\uut_vga_ctrl|x_cnt [7] & (\uut_vga_ctrl|x_cnt [6] # \uut_vga_ctrl|x_cnt [5] & 
// \uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr6~0 .lut_mask = "736c";
defparam \uut_vga_ctrl|WideOr6~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr6~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr6~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr6~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N6
cyclone_lcell \uut_vga_ctrl|Selector1~0 (
// Equation(s):
// \uut_vga_ctrl|Selector1~0_combout  = \uut_vga_ctrl|Equal2~48_combout  & (\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|WideOr6~0_combout ) # !\uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|WideOr6~1_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|WideOr6~1_combout ),
	.datab(\uut_vga_ctrl|WideOr6~0_combout ),
	.datac(\uut_vga_ctrl|Equal2~48_combout ),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector1~0 .lut_mask = "c0a0";
defparam \uut_vga_ctrl|Selector1~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector1~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector1~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector1~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N8
cyclone_lcell \uut_vga_ctrl|Selector1~1 (
// Equation(s):
// \uut_vga_ctrl|Selector1~1_combout  = \uut_vga_ctrl|Selector1~0_combout  # \uut_vga_ctrl|WideNor0~1_combout  & \uut_vga_ctrl|Add4~38_combout  # !\uut_vga_ctrl|Selector2~2_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector1~0_combout ),
	.datab(\uut_vga_ctrl|Selector2~2_combout ),
	.datac(\uut_vga_ctrl|WideNor0~1_combout ),
	.datad(\uut_vga_ctrl|Add4~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector1~1 .lut_mask = "fbbb";
defparam \uut_vga_ctrl|Selector1~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector1~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector1~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector1~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector1~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N3
cyclone_lcell \uut_vga_ctrl|char_addr[7] (
// Equation(s):
// \uut_vga_ctrl|char_addr [7] = DFFEAS(\uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|char_addr~267_combout  # !\uut_vga_ctrl|comb~99_combout  & (\uut_vga_ctrl|Selector1~1_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|char_addr~270_combout , , , \uut_vga_ctrl|comb~62_combout )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|char_addr~267_combout ),
	.datab(\uut_vga_ctrl|comb~99_combout ),
	.datac(\uut_vga_ctrl|char_addr~270_combout ),
	.datad(\uut_vga_ctrl|Selector1~1_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uut_vga_ctrl|comb~62_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[7] .lut_mask = "bb88";
defparam \uut_vga_ctrl|char_addr[7] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[7] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[7] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[7] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X17_Y5_N8
cyclone_lcell \uut_vga_ctrl|Add4~40 (
// Equation(s):
// \uut_vga_ctrl|Add4~40_combout  = \uut_vga_ctrl|char_addr [8] $ !(!\uut_vga_ctrl|Add4~33  & \uut_vga_ctrl|Add4~39 ) # (\uut_vga_ctrl|Add4~33  & \uut_vga_ctrl|Add4~39COUT1_63 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|char_addr [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|Add4~33 ),
	.cin0(\uut_vga_ctrl|Add4~39 ),
	.cin1(\uut_vga_ctrl|Add4~39COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add4~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add4~40 .cin0_used = "true";
defparam \uut_vga_ctrl|Add4~40 .cin1_used = "true";
defparam \uut_vga_ctrl|Add4~40 .cin_used = "true";
defparam \uut_vga_ctrl|Add4~40 .lut_mask = "c3c3";
defparam \uut_vga_ctrl|Add4~40 .operation_mode = "normal";
defparam \uut_vga_ctrl|Add4~40 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add4~40 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add4~40 .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|Add4~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y6_N4
cyclone_lcell \uut_vga_ctrl|Selector6~3 (
// Equation(s):
// \uut_vga_ctrl|Selector6~3_combout  = \uut_vga_ctrl|Add4~40_combout  & \uut_vga_ctrl|WideNor1~4_combout  # !\uut_vga_ctrl|Selector7~8_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add4~40_combout ),
	.datab(vcc),
	.datac(\uut_vga_ctrl|Selector7~8_combout ),
	.datad(\uut_vga_ctrl|WideNor1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector6~3 .lut_mask = "af0f";
defparam \uut_vga_ctrl|Selector6~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector6~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector6~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector6~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector6~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y6_N2
cyclone_lcell \uut_vga_ctrl|char_addr~271 (
// Equation(s):
// \uut_vga_ctrl|char_addr~271_combout  = \uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|char_addr [8]) # !\uut_vga_ctrl|comb~105_combout  & (\uut_vga_ctrl|Selector6~3_combout  # !\uut_vga_ctrl|Selector6~2_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|comb~105_combout ),
	.datab(\uut_vga_ctrl|Selector6~3_combout ),
	.datac(\uut_vga_ctrl|char_addr [8]),
	.datad(\uut_vga_ctrl|Selector6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~271_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~271 .lut_mask = "e4f5";
defparam \uut_vga_ctrl|char_addr~271 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~271 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~271 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~271 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~271 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N4
cyclone_lcell \uut_vga_ctrl|char_addr~272 (
// Equation(s):
// \uut_vga_ctrl|char_addr~272_combout  = \uut_vga_ctrl|Equal2~23_combout  & \uut_vga_ctrl|char_addr~269_combout  & (\uut_vga_ctrl|char_addr [8]) # !\uut_vga_ctrl|Equal2~23_combout  & (\uut_vga_ctrl|Add4~40_combout  # \uut_vga_ctrl|char_addr~269_combout  & 
// \uut_vga_ctrl|char_addr [8])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~23_combout ),
	.datab(\uut_vga_ctrl|char_addr~269_combout ),
	.datac(\uut_vga_ctrl|Add4~40_combout ),
	.datad(\uut_vga_ctrl|char_addr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~272_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~272 .lut_mask = "dc50";
defparam \uut_vga_ctrl|char_addr~272 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~272 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~272 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~272 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~272 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N8
cyclone_lcell \uut_vga_ctrl|char_addr~273 (
// Equation(s):
// \uut_vga_ctrl|char_addr~273_combout  = \uut_vga_ctrl|Equal2~22_combout  # \uut_vga_ctrl|char_addr~272_combout  & (\uut_vga_ctrl|x_cnt [3] # !\uut_vga_ctrl|char_addr[0]~229_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~22_combout ),
	.datab(\uut_vga_ctrl|char_addr[0]~229_combout ),
	.datac(\uut_vga_ctrl|char_addr~272_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|char_addr~273_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr~273 .lut_mask = "faba";
defparam \uut_vga_ctrl|char_addr~273 .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr~273 .output_mode = "comb_only";
defparam \uut_vga_ctrl|char_addr~273 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr~273 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr~273 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y2_N5
cyclone_lcell \uut_vga_ctrl|dis_sap_prd~3 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_prd~3_combout  = !\uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|x_cnt [7]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_prd~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_prd~3 .lut_mask = "3030";
defparam \uut_vga_ctrl|dis_sap_prd~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_prd~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_prd~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_prd~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_prd~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N9
cyclone_lcell \uut_vga_ctrl|WideOr4~0 (
// Equation(s):
// \uut_vga_ctrl|WideOr4~0_combout  = \uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [7] & !\uut_vga_ctrl|x_cnt [3] & !\uut_vga_ctrl|x_cnt [6] # !\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|x_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(\uut_vga_ctrl|x_cnt [3]),
	.datad(\uut_vga_ctrl|x_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|WideOr4~0 .lut_mask = "2028";
defparam \uut_vga_ctrl|WideOr4~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|WideOr4~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|WideOr4~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|WideOr4~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N3
cyclone_lcell \uut_vga_ctrl|Selector0~0 (
// Equation(s):
// \uut_vga_ctrl|Selector0~0_combout  = \uut_vga_ctrl|dis_sap_prd~3_combout  & (\uut_vga_ctrl|Equal2~5_combout  # \uut_vga_ctrl|x_cnt [4] & \uut_vga_ctrl|WideOr4~0_combout ) # !\uut_vga_ctrl|dis_sap_prd~3_combout  & \uut_vga_ctrl|x_cnt [4] & 
// \uut_vga_ctrl|WideOr4~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_sap_prd~3_combout ),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|WideOr4~0_combout ),
	.datad(\uut_vga_ctrl|Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector0~0 .lut_mask = "eac0";
defparam \uut_vga_ctrl|Selector0~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector0~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector0~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector0~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y7_N7
cyclone_lcell \uut_vga_ctrl|Selector0~1 (
// Equation(s):
// \uut_vga_ctrl|Selector0~1_combout  = \uut_vga_ctrl|Equal2~48_combout  & (\uut_vga_ctrl|Selector0~0_combout  # \uut_vga_ctrl|WideNor0~1_combout  & \uut_vga_ctrl|Add4~40_combout ) # !\uut_vga_ctrl|Equal2~48_combout  & (\uut_vga_ctrl|WideNor0~1_combout  & 
// \uut_vga_ctrl|Add4~40_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal2~48_combout ),
	.datab(\uut_vga_ctrl|Selector0~0_combout ),
	.datac(\uut_vga_ctrl|WideNor0~1_combout ),
	.datad(\uut_vga_ctrl|Add4~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector0~1 .lut_mask = "f888";
defparam \uut_vga_ctrl|Selector0~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector0~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector0~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector0~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X18_Y6_N7
cyclone_lcell \uut_vga_ctrl|Selector0~2 (
// Equation(s):
// \uut_vga_ctrl|Selector0~2_combout  = \uut_vga_ctrl|Selector4~1_combout  # \uut_vga_ctrl|Selector0~1_combout  # \uut_vga_ctrl|WideOr0~0_combout  & \uut_vga_ctrl|Equal2~27_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Selector4~1_combout ),
	.datab(\uut_vga_ctrl|WideOr0~0_combout ),
	.datac(\uut_vga_ctrl|Equal2~27_combout ),
	.datad(\uut_vga_ctrl|Selector0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Selector0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Selector0~2 .lut_mask = "ffea";
defparam \uut_vga_ctrl|Selector0~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Selector0~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Selector0~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Selector0~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Selector0~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X19_Y6_N5
cyclone_lcell \uut_vga_ctrl|char_addr[8] (
// Equation(s):
// \uut_vga_ctrl|char_addr [8] = DFFEAS(\uut_vga_ctrl|comb~99_combout  & \uut_vga_ctrl|char_addr~271_combout  # !\uut_vga_ctrl|comb~99_combout  & (\uut_vga_ctrl|Selector0~2_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , \uut_vga_ctrl|char_addr~273_combout , , , \uut_vga_ctrl|comb~62_combout )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|char_addr~271_combout ),
	.datab(\uut_vga_ctrl|comb~99_combout ),
	.datac(\uut_vga_ctrl|char_addr~273_combout ),
	.datad(\uut_vga_ctrl|Selector0~2_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uut_vga_ctrl|comb~62_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|char_addr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|char_addr[8] .lut_mask = "bb88";
defparam \uut_vga_ctrl|char_addr[8] .operation_mode = "normal";
defparam \uut_vga_ctrl|char_addr[8] .output_mode = "reg_only";
defparam \uut_vga_ctrl|char_addr[8] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|char_addr[8] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|char_addr[8] .synch_mode = "on";
// synopsys translate_on

// atom is at M4K_X13_Y5
cyclone_ram_block \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(7'b0000000),
	.portaaddr({\uut_vga_ctrl|char_addr [8],\uut_vga_ctrl|char_addr [7],\uut_vga_ctrl|char_addr [6],\uut_vga_ctrl|char_addr [5],\uut_vga_ctrl|char_addr [4],\uut_vga_ctrl|char_addr [3],\uut_vga_ctrl|char_addr [2],\uut_vga_ctrl|char_addr [1],\uut_vga_ctrl|char_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(7'b0000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "char_rom_data.mif";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ALTSYNCRAM";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 9;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 7;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 511;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 512;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 9;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 7;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 1536'h0000000000000000000204000000009460428112880010604621060408B029020156040071290184129C0830A01425060408F42000011E8400302047A1020C00B4214281148000A02940811E84004542508114910020A142851E840045404081141108F52900021E840011E8C6231E8400800000011E8400116842011E84001023D0C1810200002047A1020008F4A102051E840001684081149000202140811E8400A42140811E8400454040811E84003520408114900005C040811E84008480;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h01841080008080002808000040021400C902000180102C0000004500120050110040001400480000C500000018800000000620000000C40000001800004000020C400004CC10000C00800005800004998200C4000000188000C400000418806200031000188000000007A1020000010110001E840001E8E040810000000007A3000000C40000041E84000192244888801810204720000000C0000000188000F520000C008000C000000C0080000580000C1E8400C400000018800045C0408E000000A4214281148000106046A106000005E0408E08800015A040851E800001E8800008000025A04081148000A0A04081540000000007A20400004540408A0880;
// synopsys translate_on

// atom is at M4K_X13_Y6
cyclone_ram_block \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\uut_vga_ctrl|char_addr [8],\uut_vga_ctrl|char_addr [7],\uut_vga_ctrl|char_addr [6],\uut_vga_ctrl|char_addr [5],\uut_vga_ctrl|char_addr [4],\uut_vga_ctrl|char_addr [3],\uut_vga_ctrl|char_addr [2],\uut_vga_ctrl|char_addr [1],\uut_vga_ctrl|char_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "char_rom_data.mif";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_ctrl:uut_vga_ctrl|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_fc61:auto_generated|ALTSYNCRAM";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 9;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 9;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 511;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 512;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 9;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 9;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2560'h000000000000000000000000124920000000000000B240205808040000003240B4900200020106B02810D408040048C2812908482923000064012024484200004CC08040201266000000000049B8100000000440C04024104A00020962102804126E04005CC80040A0500133004840000000126E04004CC0004020100133004DC0012900166E04000126F210B4866E04000100804020126E04000100817904126E040000001770000000400000008049B8100800024DC0800000126E04000082606020100332000000123804126E04000000927824126E04004CC0004020126E04000040004020100332000484304824126E04020102D2301C9828040041209068A41208008040224002244A01000041209120B41208008044A08108104209128040224000244A01000245A000402012250000002090499C0200000040229148;
defparam \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hA4500C000040201040245A09040055A090482000240000048010482012AD000004A09048241024000205A0900800122D040B4020916804122D040000008049B8100800004120914010526E0400002AD008000080000000008048B41208000205A0900800126E04005120510884408C000040209049BC1208000000A0D06834182400024DE0104820002400000020904820002400000480104820026E000205A0D06834500000004CC0006030124200000C60C040241862000000003200B0000200000480104820026600000480104820124200000526E140ACC024000004C41048201002000009608060A0104A000000008049B8100800004CC0004020026600;
// synopsys translate_on

// atom is at LC_X20_Y3_N9
cyclone_lcell \uut_vga_ctrl|always8~19 (
// Equation(s):
// \uut_vga_ctrl|always8~19_combout  = !\uut_vga_ctrl|y_cnt [1] & \uut_vga_ctrl|always8~15_combout  & \uut_vga_ctrl|always8~18_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [1]),
	.datab(\uut_vga_ctrl|always8~15_combout ),
	.datac(\uut_vga_ctrl|always8~18_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always8~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always8~19 .lut_mask = "4040";
defparam \uut_vga_ctrl|always8~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|always8~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always8~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always8~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always8~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N8
cyclone_lcell \uut_vga_ctrl|ch_bit[1] (
// Equation(s):
// \uut_vga_ctrl|ch_bit [1] = DFFEAS(\uut_vga_ctrl|always8~19_combout  # \uut_vga_ctrl|ch_bit [0] $ !\uut_vga_ctrl|ch_bit [1], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , 
// \uut_vga_ctrl|Equal2~18_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|ch_bit [0]),
	.datac(\uut_vga_ctrl|always8~19_combout ),
	.datad(\uut_vga_ctrl|ch_bit [1]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_vga_ctrl|Equal2~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|ch_bit [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|ch_bit[1] .lut_mask = "fcf3";
defparam \uut_vga_ctrl|ch_bit[1] .operation_mode = "normal";
defparam \uut_vga_ctrl|ch_bit[1] .output_mode = "reg_only";
defparam \uut_vga_ctrl|ch_bit[1] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|ch_bit[1] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|ch_bit[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N7
cyclone_lcell \uut_vga_ctrl|Add5~0 (
// Equation(s):
// \uut_vga_ctrl|Add5~0_combout  = \uut_vga_ctrl|ch_bit [0] # \uut_vga_ctrl|ch_bit [1]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|ch_bit [0]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|ch_bit [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add5~0 .lut_mask = "ffcc";
defparam \uut_vga_ctrl|Add5~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Add5~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add5~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add5~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Add5~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N6
cyclone_lcell \uut_vga_ctrl|ch_bit[2] (
// Equation(s):
// \uut_vga_ctrl|ch_bit [2] = DFFEAS(\uut_vga_ctrl|always8~19_combout  # \uut_vga_ctrl|ch_bit [2] $ (!\uut_vga_ctrl|ch_bit [0] & !\uut_vga_ctrl|ch_bit [1]), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), 
// , \uut_vga_ctrl|Equal2~18_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|ch_bit [2]),
	.datab(\uut_vga_ctrl|ch_bit [0]),
	.datac(\uut_vga_ctrl|always8~19_combout ),
	.datad(\uut_vga_ctrl|ch_bit [1]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_vga_ctrl|Equal2~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|ch_bit [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|ch_bit[2] .lut_mask = "faf9";
defparam \uut_vga_ctrl|ch_bit[2] .operation_mode = "normal";
defparam \uut_vga_ctrl|ch_bit[2] .output_mode = "reg_only";
defparam \uut_vga_ctrl|ch_bit[2] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|ch_bit[2] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|ch_bit[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y3_N0
cyclone_lcell \uut_vga_ctrl|ch_bit[3] (
// Equation(s):
// \uut_vga_ctrl|ch_bit [3] = DFFEAS(\uut_vga_ctrl|always8~19_combout  # \uut_vga_ctrl|ch_bit [3] $ (!\uut_vga_ctrl|Add5~0_combout  & !\uut_vga_ctrl|ch_bit [2]), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , \uut_vga_ctrl|Equal2~18_combout , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|always8~19_combout ),
	.datab(\uut_vga_ctrl|ch_bit [3]),
	.datac(\uut_vga_ctrl|Add5~0_combout ),
	.datad(\uut_vga_ctrl|ch_bit [2]),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uut_vga_ctrl|Equal2~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|ch_bit [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|ch_bit[3] .lut_mask = "eeeb";
defparam \uut_vga_ctrl|ch_bit[3] .operation_mode = "normal";
defparam \uut_vga_ctrl|ch_bit[3] .output_mode = "reg_only";
defparam \uut_vga_ctrl|ch_bit[3] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|ch_bit[3] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|ch_bit[3] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N6
cyclone_lcell \uut_vga_ctrl|Mux1~4 (
// Equation(s):
// \uut_vga_ctrl|Mux1~4_combout  = \uut_vga_ctrl|ch_bit [2] & (\uut_vga_ctrl|ch_bit [3] # !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [4]) # !\uut_vga_ctrl|ch_bit [2] & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [0] & !\uut_vga_ctrl|ch_bit [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|ch_bit [2]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\uut_vga_ctrl|ch_bit [3]),
	.datad(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~4 .lut_mask = "a1ab";
defparam \uut_vga_ctrl|Mux1~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N0
cyclone_lcell \uut_vga_ctrl|Mux1~5 (
// Equation(s):
// \uut_vga_ctrl|Mux1~5_combout  = \uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|Mux1~4_combout  & !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [12] # !\uut_vga_ctrl|Mux1~4_combout  & 
// (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [8])) # !\uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|Mux1~4_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\uut_vga_ctrl|ch_bit [3]),
	.datad(\uut_vga_ctrl|Mux1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~5 .lut_mask = "5f30";
defparam \uut_vga_ctrl|Mux1~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N8
cyclone_lcell \uut_vga_ctrl|Mux1~2 (
// Equation(s):
// \uut_vga_ctrl|Mux1~2_combout  = \uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|ch_bit [2] # !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [9]) # !\uut_vga_ctrl|ch_bit [3] & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [1] & (!\uut_vga_ctrl|ch_bit [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\uut_vga_ctrl|ch_bit [3]),
	.datac(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\uut_vga_ctrl|ch_bit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~2 .lut_mask = "cc1d";
defparam \uut_vga_ctrl|Mux1~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N9
cyclone_lcell \uut_vga_ctrl|Mux1~3 (
// Equation(s):
// \uut_vga_ctrl|Mux1~3_combout  = \uut_vga_ctrl|Mux1~2_combout  & (!\uut_vga_ctrl|ch_bit [2] # !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [13]) # !\uut_vga_ctrl|Mux1~2_combout  & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [5] & (\uut_vga_ctrl|ch_bit [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\uut_vga_ctrl|Mux1~2_combout ),
	.datac(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(\uut_vga_ctrl|ch_bit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~3 .lut_mask = "1dcc";
defparam \uut_vga_ctrl|Mux1~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N7
cyclone_lcell \uut_vga_ctrl|Mux1~6 (
// Equation(s):
// \uut_vga_ctrl|Mux1~6_combout  = \uut_vga_ctrl|ch_bit [0] & (\uut_vga_ctrl|Mux1~3_combout  # \uut_vga_ctrl|ch_bit [1]) # !\uut_vga_ctrl|ch_bit [0] & \uut_vga_ctrl|Mux1~5_combout  & (!\uut_vga_ctrl|ch_bit [1])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|ch_bit [0]),
	.datab(\uut_vga_ctrl|Mux1~5_combout ),
	.datac(\uut_vga_ctrl|Mux1~3_combout ),
	.datad(\uut_vga_ctrl|ch_bit [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~6 .lut_mask = "aae4";
defparam \uut_vga_ctrl|Mux1~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N4
cyclone_lcell \uut_vga_ctrl|Mux1~7 (
// Equation(s):
// \uut_vga_ctrl|Mux1~7_combout  = \uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|ch_bit [2]) # !\uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|ch_bit [2] & (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [7]) # !\uut_vga_ctrl|ch_bit [2] & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\uut_vga_ctrl|ch_bit [3]),
	.datad(\uut_vga_ctrl|ch_bit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~7 .lut_mask = "f305";
defparam \uut_vga_ctrl|Mux1~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N5
cyclone_lcell \uut_vga_ctrl|Mux1~8 (
// Equation(s):
// \uut_vga_ctrl|Mux1~8_combout  = \uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|Mux1~7_combout  & !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [15] # !\uut_vga_ctrl|Mux1~7_combout  & 
// (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [11])) # !\uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|Mux1~7_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\uut_vga_ctrl|ch_bit [3]),
	.datad(\uut_vga_ctrl|Mux1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~8 .lut_mask = "5f30";
defparam \uut_vga_ctrl|Mux1~8 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~8 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~8 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~8 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N1
cyclone_lcell \uut_vga_ctrl|Mux1~0 (
// Equation(s):
// \uut_vga_ctrl|Mux1~0_combout  = \uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|ch_bit [2]) # !\uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|ch_bit [2] & (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [6]) # !\uut_vga_ctrl|ch_bit [2] & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\uut_vga_ctrl|ch_bit [3]),
	.datad(\uut_vga_ctrl|ch_bit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~0 .lut_mask = "f305";
defparam \uut_vga_ctrl|Mux1~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N2
cyclone_lcell \uut_vga_ctrl|Mux1~1 (
// Equation(s):
// \uut_vga_ctrl|Mux1~1_combout  = \uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|Mux1~0_combout  & (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [14]) # !\uut_vga_ctrl|Mux1~0_combout  & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [10]) # !\uut_vga_ctrl|ch_bit [3] & (\uut_vga_ctrl|Mux1~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\uut_vga_ctrl|ch_bit [3]),
	.datad(\uut_vga_ctrl|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~1 .lut_mask = "3f50";
defparam \uut_vga_ctrl|Mux1~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y6_N3
cyclone_lcell \uut_vga_ctrl|Mux1~9 (
// Equation(s):
// \uut_vga_ctrl|Mux1~9_combout  = \uut_vga_ctrl|Mux1~6_combout  & (\uut_vga_ctrl|Mux1~8_combout  # !\uut_vga_ctrl|ch_bit [1]) # !\uut_vga_ctrl|Mux1~6_combout  & (\uut_vga_ctrl|Mux1~1_combout  & \uut_vga_ctrl|ch_bit [1])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux1~6_combout ),
	.datab(\uut_vga_ctrl|Mux1~8_combout ),
	.datac(\uut_vga_ctrl|Mux1~1_combout ),
	.datad(\uut_vga_ctrl|ch_bit [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux1~9 .lut_mask = "d8aa";
defparam \uut_vga_ctrl|Mux1~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux1~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux1~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux1~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux1~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y7_N6
cyclone_lcell \uut_vga_ctrl|Mux3~11 (
// Equation(s):
// \uut_vga_ctrl|Mux3~11_combout  = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [9] & (\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [13] # \uut_vga_ctrl|y_cnt [0] $ !\uut_vga_ctrl|y_cnt [2]) # 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [9] & \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [13] & (\uut_vga_ctrl|y_cnt [0] $ \uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~11 .lut_mask = "acca";
defparam \uut_vga_ctrl|Mux3~11 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~11 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~11 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~11 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~11 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y8_N2
cyclone_lcell \uut_vga_ctrl|Mux3~10 (
// Equation(s):
// \uut_vga_ctrl|Mux3~10_combout  = \uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [11]) # !\uut_vga_ctrl|y_cnt [2] & \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [15]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~10 .lut_mask = "fa0a";
defparam \uut_vga_ctrl|Mux3~10 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~10 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~10 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~10 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~10 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N7
cyclone_lcell \uut_vga_ctrl|Mux3~12 (
// Equation(s):
// \uut_vga_ctrl|Mux3~12_combout  = \uut_vga_ctrl|Mux3~11_combout  & !\uut_vga_ctrl|Mux3~10_combout  & (\uut_vga_ctrl|y_cnt [0] $ \uut_vga_ctrl|y_cnt [1]) # !\uut_vga_ctrl|Mux3~11_combout  & (\uut_vga_ctrl|y_cnt [0] $ !\uut_vga_ctrl|y_cnt [1] # 
// !\uut_vga_ctrl|Mux3~10_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux3~11_combout ),
	.datab(\uut_vga_ctrl|Mux3~10_combout ),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~12 .lut_mask = "5335";
defparam \uut_vga_ctrl|Mux3~12 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~12 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~12 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~12 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~12 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y7_N5
cyclone_lcell \uut_vga_ctrl|Mux3~0 (
// Equation(s):
// \uut_vga_ctrl|Mux3~0_combout  = \uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [10]) # !\uut_vga_ctrl|y_cnt [2] & \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [14]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~0 .lut_mask = "ccaa";
defparam \uut_vga_ctrl|Mux3~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y7_N8
cyclone_lcell \uut_vga_ctrl|Mux3~1 (
// Equation(s):
// \uut_vga_ctrl|Mux3~1_combout  = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [12] & (\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [8] # \uut_vga_ctrl|y_cnt [0] $ \uut_vga_ctrl|y_cnt [2]) # 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [12] & \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [8] & (\uut_vga_ctrl|y_cnt [0] $ !\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~1 .lut_mask = "caac";
defparam \uut_vga_ctrl|Mux3~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y7_N9
cyclone_lcell \uut_vga_ctrl|Mux3~2 (
// Equation(s):
// \uut_vga_ctrl|Mux3~2_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0] & (!\uut_vga_ctrl|Mux3~1_combout ) # !\uut_vga_ctrl|y_cnt [0] & !\uut_vga_ctrl|Mux3~0_combout ) # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0] & 
// !\uut_vga_ctrl|Mux3~0_combout  # !\uut_vga_ctrl|y_cnt [0] & (!\uut_vga_ctrl|Mux3~1_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [1]),
	.datab(\uut_vga_ctrl|Mux3~0_combout ),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~2 .lut_mask = "12b7";
defparam \uut_vga_ctrl|Mux3~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y2_N5
cyclone_lcell \uut_vga_ctrl|Add7~0 (
// Equation(s):
// \uut_vga_ctrl|Add7~0_combout  = \uut_vga_ctrl|y_cnt [3] $ (\uut_vga_ctrl|y_cnt [1] # \uut_vga_ctrl|y_cnt [2] # \uut_vga_ctrl|y_cnt [0])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(\uut_vga_ctrl|y_cnt [1]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add7~0 .lut_mask = "5556";
defparam \uut_vga_ctrl|Add7~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Add7~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add7~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add7~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Add7~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N9
cyclone_lcell \uut_vga_ctrl|Mux3~6 (
// Equation(s):
// \uut_vga_ctrl|Mux3~6_combout  = \uut_vga_ctrl|y_cnt [2] & \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [2] # !\uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [6])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~6 .lut_mask = "aaf0";
defparam \uut_vga_ctrl|Mux3~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N8
cyclone_lcell \uut_vga_ctrl|Mux3~7 (
// Equation(s):
// \uut_vga_ctrl|Mux3~7_combout  = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [4] & (\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [0] # \uut_vga_ctrl|y_cnt [0] $ \uut_vga_ctrl|y_cnt [2]) # 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [4] & \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [0] & (\uut_vga_ctrl|y_cnt [0] $ !\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~7 .lut_mask = "caac";
defparam \uut_vga_ctrl|Mux3~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N0
cyclone_lcell \uut_vga_ctrl|Mux3~8 (
// Equation(s):
// \uut_vga_ctrl|Mux3~8_combout  = \uut_vga_ctrl|Mux3~6_combout  & !\uut_vga_ctrl|Mux3~7_combout  & (\uut_vga_ctrl|y_cnt [0] $ !\uut_vga_ctrl|y_cnt [1]) # !\uut_vga_ctrl|Mux3~6_combout  & (\uut_vga_ctrl|y_cnt [0] $ \uut_vga_ctrl|y_cnt [1] # 
// !\uut_vga_ctrl|Mux3~7_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux3~6_combout ),
	.datab(\uut_vga_ctrl|Mux3~7_combout ),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~8 .lut_mask = "3553";
defparam \uut_vga_ctrl|Mux3~8 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~8 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~8 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~8 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N2
cyclone_lcell \uut_vga_ctrl|Mux3~4 (
// Equation(s):
// \uut_vga_ctrl|Mux3~4_combout  = \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [5] & (\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [1] # \uut_vga_ctrl|y_cnt [0] $ \uut_vga_ctrl|y_cnt [2]) # 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [5] & \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [1] & (\uut_vga_ctrl|y_cnt [0] $ !\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~4 .lut_mask = "caac";
defparam \uut_vga_ctrl|Mux3~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N1
cyclone_lcell \uut_vga_ctrl|Mux3~3 (
// Equation(s):
// \uut_vga_ctrl|Mux3~3_combout  = \uut_vga_ctrl|y_cnt [2] & \uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [3] # !\uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [7])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~3 .lut_mask = "ccf0";
defparam \uut_vga_ctrl|Mux3~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N6
cyclone_lcell \uut_vga_ctrl|Mux3~5 (
// Equation(s):
// \uut_vga_ctrl|Mux3~5_combout  = \uut_vga_ctrl|Mux3~4_combout  & !\uut_vga_ctrl|Mux3~3_combout  & (\uut_vga_ctrl|y_cnt [1] $ \uut_vga_ctrl|y_cnt [0]) # !\uut_vga_ctrl|Mux3~4_combout  & (\uut_vga_ctrl|y_cnt [1] $ !\uut_vga_ctrl|y_cnt [0] # 
// !\uut_vga_ctrl|Mux3~3_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux3~4_combout ),
	.datab(\uut_vga_ctrl|y_cnt [1]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|Mux3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~5 .lut_mask = "417d";
defparam \uut_vga_ctrl|Mux3~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N4
cyclone_lcell \uut_vga_ctrl|Mux3~9 (
// Equation(s):
// \uut_vga_ctrl|Mux3~9_combout  = \uut_vga_ctrl|Add7~0_combout  & (\uut_vga_ctrl|y_cnt [0] & (\uut_vga_ctrl|Mux3~5_combout ) # !\uut_vga_ctrl|y_cnt [0] & \uut_vga_ctrl|Mux3~8_combout ) # !\uut_vga_ctrl|Add7~0_combout  & (\uut_vga_ctrl|y_cnt [0])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Add7~0_combout ),
	.datab(\uut_vga_ctrl|Mux3~8_combout ),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|Mux3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~9 .lut_mask = "f858";
defparam \uut_vga_ctrl|Mux3~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N5
cyclone_lcell \uut_vga_ctrl|Mux3~13 (
// Equation(s):
// \uut_vga_ctrl|Mux3~13_combout  = \uut_vga_ctrl|Add7~0_combout  & (\uut_vga_ctrl|Mux3~9_combout ) # !\uut_vga_ctrl|Add7~0_combout  & (\uut_vga_ctrl|Mux3~9_combout  & \uut_vga_ctrl|Mux3~12_combout  # !\uut_vga_ctrl|Mux3~9_combout  & 
// (\uut_vga_ctrl|Mux3~2_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux3~12_combout ),
	.datab(\uut_vga_ctrl|Mux3~2_combout ),
	.datac(\uut_vga_ctrl|Add7~0_combout ),
	.datad(\uut_vga_ctrl|Mux3~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux3~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux3~13 .lut_mask = "fa0c";
defparam \uut_vga_ctrl|Mux3~13 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux3~13 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux3~13 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux3~13 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux3~13 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N1
cyclone_lcell \uut_vga_ctrl|Mux2~0 (
// Equation(s):
// \uut_vga_ctrl|Mux2~0_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0]) # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0] & (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [2]) # !\uut_vga_ctrl|y_cnt [0] & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\uut_vga_ctrl|y_cnt [1]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~0 .lut_mask = "c1f1";
defparam \uut_vga_ctrl|Mux2~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N2
cyclone_lcell \uut_vga_ctrl|Mux2~1 (
// Equation(s):
// \uut_vga_ctrl|Mux2~1_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|Mux2~0_combout  & !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [0] # !\uut_vga_ctrl|Mux2~0_combout  & 
// (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [1])) # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|Mux2~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\uut_vga_ctrl|y_cnt [1]),
	.datac(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\uut_vga_ctrl|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~1 .lut_mask = "770c";
defparam \uut_vga_ctrl|Mux2~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N9
cyclone_lcell \uut_vga_ctrl|Mux2~7 (
// Equation(s):
// \uut_vga_ctrl|Mux2~7_combout  = \uut_vga_ctrl|y_cnt [0] & (\uut_vga_ctrl|y_cnt [1]) # !\uut_vga_ctrl|y_cnt [0] & (\uut_vga_ctrl|y_cnt [1] & !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [9] # !\uut_vga_ctrl|y_cnt [1] & 
// (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [11]))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [0]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~7 .lut_mask = "b0b5";
defparam \uut_vga_ctrl|Mux2~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N3
cyclone_lcell \uut_vga_ctrl|Mux2~8 (
// Equation(s):
// \uut_vga_ctrl|Mux2~8_combout  = \uut_vga_ctrl|Mux2~7_combout  & (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [8] # !\uut_vga_ctrl|y_cnt [0]) # !\uut_vga_ctrl|Mux2~7_combout  & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [10] & \uut_vga_ctrl|y_cnt [0]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux2~7_combout ),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~8 .lut_mask = "1aba";
defparam \uut_vga_ctrl|Mux2~8 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~8 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~8 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~8 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N0
cyclone_lcell \uut_vga_ctrl|Mux2~2 (
// Equation(s):
// \uut_vga_ctrl|Mux2~2_combout  = \uut_vga_ctrl|y_cnt [0] & (\uut_vga_ctrl|y_cnt [1] # !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [14]) # !\uut_vga_ctrl|y_cnt [0] & !\uut_vga_ctrl|y_cnt [1] & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [15]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [0]),
	.datab(\uut_vga_ctrl|y_cnt [1]),
	.datac(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~2 .lut_mask = "89ab";
defparam \uut_vga_ctrl|Mux2~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N5
cyclone_lcell \uut_vga_ctrl|Mux2~3 (
// Equation(s):
// \uut_vga_ctrl|Mux2~3_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|Mux2~2_combout  & !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [12] # !\uut_vga_ctrl|Mux2~2_combout  & 
// (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [13])) # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|Mux2~2_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~3 .lut_mask = "5f30";
defparam \uut_vga_ctrl|Mux2~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N4
cyclone_lcell \uut_vga_ctrl|Mux2~4 (
// Equation(s):
// \uut_vga_ctrl|Mux2~4_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0]) # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0] & !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [6] # !\uut_vga_ctrl|y_cnt [0] & 
// (!\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [7]))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\uut_vga_ctrl|y_cnt [1]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~4 .lut_mask = "d0d3";
defparam \uut_vga_ctrl|Mux2~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N8
cyclone_lcell \uut_vga_ctrl|Mux2~5 (
// Equation(s):
// \uut_vga_ctrl|Mux2~5_combout  = \uut_vga_ctrl|Mux2~4_combout  & (!\uut_vga_ctrl|y_cnt [1] # !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [4]) # !\uut_vga_ctrl|Mux2~4_combout  & (\uut_vga_ctrl|y_cnt [1] & 
// !\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [5])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\uut_vga_ctrl|Mux2~4_combout ),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|char_rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~5 .lut_mask = "4c7c";
defparam \uut_vga_ctrl|Mux2~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N7
cyclone_lcell \uut_vga_ctrl|Mux2~6 (
// Equation(s):
// \uut_vga_ctrl|Mux2~6_combout  = \uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|Mux2~3_combout  # \uut_vga_ctrl|y_cnt [2]) # !\uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|Mux2~5_combout  & !\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(\uut_vga_ctrl|Mux2~3_combout ),
	.datac(\uut_vga_ctrl|Mux2~5_combout ),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~6 .lut_mask = "aad8";
defparam \uut_vga_ctrl|Mux2~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y6_N6
cyclone_lcell \uut_vga_ctrl|Mux2~9 (
// Equation(s):
// \uut_vga_ctrl|Mux2~9_combout  = \uut_vga_ctrl|Mux2~6_combout  & (\uut_vga_ctrl|Mux2~8_combout  # !\uut_vga_ctrl|y_cnt [2]) # !\uut_vga_ctrl|Mux2~6_combout  & \uut_vga_ctrl|Mux2~1_combout  & (\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux2~1_combout ),
	.datab(\uut_vga_ctrl|Mux2~8_combout ),
	.datac(\uut_vga_ctrl|Mux2~6_combout ),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux2~9 .lut_mask = "caf0";
defparam \uut_vga_ctrl|Mux2~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux2~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux2~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux2~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux2~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y7_N3
cyclone_lcell \uut_vga_ctrl|vga_rgb~65 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~65_combout  = \uut_vga_ctrl|dis_sap_prd~4_combout  & (!\uut_vga_ctrl|Mux2~9_combout ) # !\uut_vga_ctrl|dis_sap_prd~4_combout  & (\uut_vga_ctrl|vga_rgb~64_combout  # !\uut_vga_ctrl|Mux3~13_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|vga_rgb~64_combout ),
	.datab(\uut_vga_ctrl|Mux3~13_combout ),
	.datac(\uut_vga_ctrl|Mux2~9_combout ),
	.datad(\uut_vga_ctrl|dis_sap_prd~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~65 .lut_mask = "0fbb";
defparam \uut_vga_ctrl|vga_rgb~65 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~65 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~65 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~65 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~65 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N6
cyclone_lcell \uut_vga_ctrl|vga_rgb~66 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~66_combout  = !\uut_vga_ctrl|dis_topic~6_combout  & (\uut_vga_ctrl|dis_ch~4_combout  & \uut_vga_ctrl|Mux1~9_combout  # !\uut_vga_ctrl|dis_ch~4_combout  & (!\uut_vga_ctrl|vga_rgb~65_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux1~9_combout ),
	.datab(\uut_vga_ctrl|dis_topic~6_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~65_combout ),
	.datad(\uut_vga_ctrl|dis_ch~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~66 .lut_mask = "2203";
defparam \uut_vga_ctrl|vga_rgb~66 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~66 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~66 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~66 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~66 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N0
cyclone_lcell \uut_vga_ctrl|Equal4~1 (
// Equation(s):
// \uut_vga_ctrl|Equal4~1_combout  = \uut_vga_ctrl|y_cnt [6] & \uut_vga_ctrl|y_cnt [7] & \uut_vga_ctrl|y_cnt [8] & \uut_vga_ctrl|y_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|y_cnt [7]),
	.datac(\uut_vga_ctrl|y_cnt [8]),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal4~1 .lut_mask = "8000";
defparam \uut_vga_ctrl|Equal4~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal4~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal4~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal4~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y4_N2
cyclone_lcell \uut_vga_ctrl|LessThan1~2 (
// Equation(s):
// \uut_vga_ctrl|LessThan1~2_combout  = !\uut_vga_ctrl|y_cnt [3] & !\uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|always9~42_combout  # !\uut_vga_ctrl|Equal4~1_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|Equal4~1_combout ),
	.datad(\uut_vga_ctrl|always9~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan1~2 .lut_mask = "1f0f";
defparam \uut_vga_ctrl|LessThan1~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan1~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan1~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan1~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y4_N3
cyclone_lcell \uut_vga_ctrl|LessThan0~4 (
// Equation(s):
// \uut_vga_ctrl|LessThan0~4_combout  = \uut_vga_ctrl|y_cnt [6] & (\uut_vga_ctrl|y_cnt [5] # \uut_vga_ctrl|y_cnt [4]) # !\uut_vga_ctrl|dis_topic~7_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [6]),
	.datab(\uut_vga_ctrl|dis_topic~7_combout ),
	.datac(\uut_vga_ctrl|y_cnt [5]),
	.datad(\uut_vga_ctrl|y_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan0~4 .lut_mask = "bbb3";
defparam \uut_vga_ctrl|LessThan0~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan0~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan0~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan0~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y4_N7
cyclone_lcell \uut_vga_ctrl|coordinate (
// Equation(s):
// \uut_vga_ctrl|coordinate~combout  = \uut_vga_ctrl|LessThan1~2_combout  & \uut_vga_ctrl|coordinate~3_combout  & \uut_vga_ctrl|coordinate~1_combout  & \uut_vga_ctrl|LessThan0~4_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|LessThan1~2_combout ),
	.datab(\uut_vga_ctrl|coordinate~3_combout ),
	.datac(\uut_vga_ctrl|coordinate~1_combout ),
	.datad(\uut_vga_ctrl|LessThan0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|coordinate~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|coordinate .lut_mask = "8000";
defparam \uut_vga_ctrl|coordinate .operation_mode = "normal";
defparam \uut_vga_ctrl|coordinate .output_mode = "comb_only";
defparam \uut_vga_ctrl|coordinate .register_cascade_mode = "off";
defparam \uut_vga_ctrl|coordinate .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|coordinate .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N0
cyclone_lcell \uut_vga_ctrl|Equal2~46 (
// Equation(s):
// \uut_vga_ctrl|Equal2~46_combout  = !\uut_vga_ctrl|x_cnt [0] & (\uut_vga_ctrl|x_cnt [1])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~46 .lut_mask = "5500";
defparam \uut_vga_ctrl|Equal2~46 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~46 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~46 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~46 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~46 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N2
cyclone_lcell \uut_vga_ctrl|Equal2~12 (
// Equation(s):
// \uut_vga_ctrl|Equal2~12_combout  = !\uut_vga_ctrl|x_cnt [9] & (!\uut_vga_ctrl|x_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\uut_vga_ctrl|x_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~12 .lut_mask = "0055";
defparam \uut_vga_ctrl|Equal2~12 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~12 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~12 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~12 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~12 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N3
cyclone_lcell \uut_vga_ctrl|Equal2~47 (
// Equation(s):
// \uut_vga_ctrl|Equal2~47_combout  = \uut_vga_ctrl|dis_topic~2_combout  & \uut_vga_ctrl|Equal2~46_combout  & \uut_vga_ctrl|Equal2~12_combout  & !\uut_vga_ctrl|x_cnt [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_topic~2_combout ),
	.datab(\uut_vga_ctrl|Equal2~46_combout ),
	.datac(\uut_vga_ctrl|Equal2~12_combout ),
	.datad(\uut_vga_ctrl|x_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal2~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal2~47 .lut_mask = "0080";
defparam \uut_vga_ctrl|Equal2~47 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal2~47 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal2~47 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal2~47 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal2~47 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X16_Y3_N0
cyclone_lcell \uut_vga_ctrl|topic_addr[0] (
// Equation(s):
// \uut_vga_ctrl|topic_addr [0] = DFFEAS(!\uut_vga_ctrl|topic_addr [0], GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal2~47_combout , )
// \uut_vga_ctrl|topic_addr[0]~17  = CARRY(\uut_vga_ctrl|topic_addr [0])
// \uut_vga_ctrl|topic_addr[0]~17COUT1_40  = CARRY(\uut_vga_ctrl|topic_addr [0])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|topic_addr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal2~47_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|topic_addr [0]),
	.cout(),
	.cout0(\uut_vga_ctrl|topic_addr[0]~17 ),
	.cout1(\uut_vga_ctrl|topic_addr[0]~17COUT1_40 ));
// synopsys translate_off
defparam \uut_vga_ctrl|topic_addr[0] .lut_mask = "33cc";
defparam \uut_vga_ctrl|topic_addr[0] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|topic_addr[0] .output_mode = "reg_only";
defparam \uut_vga_ctrl|topic_addr[0] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|topic_addr[0] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|topic_addr[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y3_N1
cyclone_lcell \uut_vga_ctrl|topic_addr[1] (
// Equation(s):
// \uut_vga_ctrl|topic_addr [1] = DFFEAS(\uut_vga_ctrl|topic_addr [1] $ (\uut_vga_ctrl|topic_addr[0]~17 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal2~47_combout , )
// \uut_vga_ctrl|topic_addr[1]~19  = CARRY(!\uut_vga_ctrl|topic_addr[0]~17  # !\uut_vga_ctrl|topic_addr [1])
// \uut_vga_ctrl|topic_addr[1]~19COUT1_42  = CARRY(!\uut_vga_ctrl|topic_addr[0]~17COUT1_40  # !\uut_vga_ctrl|topic_addr [1])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|topic_addr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal2~47_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|topic_addr[0]~17 ),
	.cin1(\uut_vga_ctrl|topic_addr[0]~17COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|topic_addr [1]),
	.cout(),
	.cout0(\uut_vga_ctrl|topic_addr[1]~19 ),
	.cout1(\uut_vga_ctrl|topic_addr[1]~19COUT1_42 ));
// synopsys translate_off
defparam \uut_vga_ctrl|topic_addr[1] .cin0_used = "true";
defparam \uut_vga_ctrl|topic_addr[1] .cin1_used = "true";
defparam \uut_vga_ctrl|topic_addr[1] .lut_mask = "5a5f";
defparam \uut_vga_ctrl|topic_addr[1] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|topic_addr[1] .output_mode = "reg_only";
defparam \uut_vga_ctrl|topic_addr[1] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|topic_addr[1] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|topic_addr[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y3_N2
cyclone_lcell \uut_vga_ctrl|topic_addr[2] (
// Equation(s):
// \uut_vga_ctrl|topic_addr [2] = DFFEAS(\uut_vga_ctrl|topic_addr [2] $ (!\uut_vga_ctrl|topic_addr[1]~19 ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal2~47_combout , )
// \uut_vga_ctrl|topic_addr[2]~21  = CARRY(\uut_vga_ctrl|topic_addr [2] & (!\uut_vga_ctrl|topic_addr[1]~19 ))
// \uut_vga_ctrl|topic_addr[2]~21COUT1_44  = CARRY(\uut_vga_ctrl|topic_addr [2] & (!\uut_vga_ctrl|topic_addr[1]~19COUT1_42 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|topic_addr [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal2~47_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|topic_addr[1]~19 ),
	.cin1(\uut_vga_ctrl|topic_addr[1]~19COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|topic_addr [2]),
	.cout(),
	.cout0(\uut_vga_ctrl|topic_addr[2]~21 ),
	.cout1(\uut_vga_ctrl|topic_addr[2]~21COUT1_44 ));
// synopsys translate_off
defparam \uut_vga_ctrl|topic_addr[2] .cin0_used = "true";
defparam \uut_vga_ctrl|topic_addr[2] .cin1_used = "true";
defparam \uut_vga_ctrl|topic_addr[2] .lut_mask = "a50a";
defparam \uut_vga_ctrl|topic_addr[2] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|topic_addr[2] .output_mode = "reg_only";
defparam \uut_vga_ctrl|topic_addr[2] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|topic_addr[2] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|topic_addr[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y3_N3
cyclone_lcell \uut_vga_ctrl|topic_addr[3] (
// Equation(s):
// \uut_vga_ctrl|topic_addr [3] = DFFEAS(\uut_vga_ctrl|topic_addr [3] $ \uut_vga_ctrl|topic_addr[2]~21 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal2~47_combout , )
// \uut_vga_ctrl|topic_addr[3]~23  = CARRY(!\uut_vga_ctrl|topic_addr[2]~21  # !\uut_vga_ctrl|topic_addr [3])
// \uut_vga_ctrl|topic_addr[3]~23COUT1_46  = CARRY(!\uut_vga_ctrl|topic_addr[2]~21COUT1_44  # !\uut_vga_ctrl|topic_addr [3])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|topic_addr [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal2~47_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|topic_addr[2]~21 ),
	.cin1(\uut_vga_ctrl|topic_addr[2]~21COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|topic_addr [3]),
	.cout(),
	.cout0(\uut_vga_ctrl|topic_addr[3]~23 ),
	.cout1(\uut_vga_ctrl|topic_addr[3]~23COUT1_46 ));
// synopsys translate_off
defparam \uut_vga_ctrl|topic_addr[3] .cin0_used = "true";
defparam \uut_vga_ctrl|topic_addr[3] .cin1_used = "true";
defparam \uut_vga_ctrl|topic_addr[3] .lut_mask = "3c3f";
defparam \uut_vga_ctrl|topic_addr[3] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|topic_addr[3] .output_mode = "reg_only";
defparam \uut_vga_ctrl|topic_addr[3] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|topic_addr[3] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|topic_addr[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y3_N4
cyclone_lcell \uut_vga_ctrl|topic_addr[4] (
// Equation(s):
// \uut_vga_ctrl|topic_addr [4] = DFFEAS(\uut_vga_ctrl|topic_addr [4] $ !\uut_vga_ctrl|topic_addr[3]~23 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal2~47_combout , )
// \uut_vga_ctrl|topic_addr[4]~25  = CARRY(\uut_vga_ctrl|topic_addr [4] & !\uut_vga_ctrl|topic_addr[3]~23COUT1_46 )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|topic_addr [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal2~47_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uut_vga_ctrl|topic_addr[3]~23 ),
	.cin1(\uut_vga_ctrl|topic_addr[3]~23COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|topic_addr [4]),
	.cout(\uut_vga_ctrl|topic_addr[4]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|topic_addr[4] .cin0_used = "true";
defparam \uut_vga_ctrl|topic_addr[4] .cin1_used = "true";
defparam \uut_vga_ctrl|topic_addr[4] .lut_mask = "c30c";
defparam \uut_vga_ctrl|topic_addr[4] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|topic_addr[4] .output_mode = "reg_only";
defparam \uut_vga_ctrl|topic_addr[4] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|topic_addr[4] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|topic_addr[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y3_N5
cyclone_lcell \uut_vga_ctrl|topic_addr[5] (
// Equation(s):
// \uut_vga_ctrl|topic_addr [5] = DFFEAS(\uut_vga_ctrl|topic_addr [5] $ \uut_vga_ctrl|topic_addr[4]~25 , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal2~47_combout , )
// \uut_vga_ctrl|topic_addr[5]~27  = CARRY(!\uut_vga_ctrl|topic_addr[4]~25  # !\uut_vga_ctrl|topic_addr [5])
// \uut_vga_ctrl|topic_addr[5]~27COUT1_48  = CARRY(!\uut_vga_ctrl|topic_addr[4]~25  # !\uut_vga_ctrl|topic_addr [5])

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|topic_addr [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal2~47_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|topic_addr[4]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|topic_addr [5]),
	.cout(),
	.cout0(\uut_vga_ctrl|topic_addr[5]~27 ),
	.cout1(\uut_vga_ctrl|topic_addr[5]~27COUT1_48 ));
// synopsys translate_off
defparam \uut_vga_ctrl|topic_addr[5] .cin_used = "true";
defparam \uut_vga_ctrl|topic_addr[5] .lut_mask = "3c3f";
defparam \uut_vga_ctrl|topic_addr[5] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|topic_addr[5] .output_mode = "reg_only";
defparam \uut_vga_ctrl|topic_addr[5] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|topic_addr[5] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|topic_addr[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y3_N6
cyclone_lcell \uut_vga_ctrl|topic_addr[6] (
// Equation(s):
// \uut_vga_ctrl|topic_addr [6] = DFFEAS(\uut_vga_ctrl|topic_addr [6] $ (!(!\uut_vga_ctrl|topic_addr[4]~25  & \uut_vga_ctrl|topic_addr[5]~27 ) # (\uut_vga_ctrl|topic_addr[4]~25  & \uut_vga_ctrl|topic_addr[5]~27COUT1_48 )), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal2~47_combout , )
// \uut_vga_ctrl|topic_addr[6]~29  = CARRY(\uut_vga_ctrl|topic_addr [6] & (!\uut_vga_ctrl|topic_addr[5]~27 ))
// \uut_vga_ctrl|topic_addr[6]~29COUT1_50  = CARRY(\uut_vga_ctrl|topic_addr [6] & (!\uut_vga_ctrl|topic_addr[5]~27COUT1_48 ))

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|topic_addr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal2~47_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|topic_addr[4]~25 ),
	.cin0(\uut_vga_ctrl|topic_addr[5]~27 ),
	.cin1(\uut_vga_ctrl|topic_addr[5]~27COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|topic_addr [6]),
	.cout(),
	.cout0(\uut_vga_ctrl|topic_addr[6]~29 ),
	.cout1(\uut_vga_ctrl|topic_addr[6]~29COUT1_50 ));
// synopsys translate_off
defparam \uut_vga_ctrl|topic_addr[6] .cin0_used = "true";
defparam \uut_vga_ctrl|topic_addr[6] .cin1_used = "true";
defparam \uut_vga_ctrl|topic_addr[6] .cin_used = "true";
defparam \uut_vga_ctrl|topic_addr[6] .lut_mask = "a50a";
defparam \uut_vga_ctrl|topic_addr[6] .operation_mode = "arithmetic";
defparam \uut_vga_ctrl|topic_addr[6] .output_mode = "reg_only";
defparam \uut_vga_ctrl|topic_addr[6] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|topic_addr[6] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|topic_addr[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X16_Y3_N7
cyclone_lcell \uut_vga_ctrl|topic_addr[7] (
// Equation(s):
// \uut_vga_ctrl|topic_addr [7] = DFFEAS(\uut_vga_ctrl|topic_addr [7] $ ((!\uut_vga_ctrl|topic_addr[4]~25  & \uut_vga_ctrl|topic_addr[6]~29 ) # (\uut_vga_ctrl|topic_addr[4]~25  & \uut_vga_ctrl|topic_addr[6]~29COUT1_50 )), 
// GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , \uut_vga_ctrl|Equal2~47_combout , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|topic_addr [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(\uut_vga_ctrl|Equal2~47_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uut_vga_ctrl|topic_addr[4]~25 ),
	.cin0(\uut_vga_ctrl|topic_addr[6]~29 ),
	.cin1(\uut_vga_ctrl|topic_addr[6]~29COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|topic_addr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|topic_addr[7] .cin0_used = "true";
defparam \uut_vga_ctrl|topic_addr[7] .cin1_used = "true";
defparam \uut_vga_ctrl|topic_addr[7] .cin_used = "true";
defparam \uut_vga_ctrl|topic_addr[7] .lut_mask = "5a5a";
defparam \uut_vga_ctrl|topic_addr[7] .operation_mode = "normal";
defparam \uut_vga_ctrl|topic_addr[7] .output_mode = "reg_only";
defparam \uut_vga_ctrl|topic_addr[7] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|topic_addr[7] .sum_lutc_input = "cin";
defparam \uut_vga_ctrl|topic_addr[7] .synch_mode = "on";
// synopsys translate_on

// atom is at M4K_X13_Y4
cyclone_ram_block \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\uut_vga_ctrl|topic_addr [7],\uut_vga_ctrl|topic_addr [6],\uut_vga_ctrl|topic_addr [5],\uut_vga_ctrl|topic_addr [4],\uut_vga_ctrl|topic_addr [3],\uut_vga_ctrl|topic_addr [2],\uut_vga_ctrl|topic_addr [1],\uut_vga_ctrl|topic_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "topic_rom_data.mif";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ALTSYNCRAM";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 8;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 18;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 255;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 224;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 8;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 18;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2560'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000410010600219800F600264000800000086002582010090800400800224001600080100004800220019C0259529E3FC001600240000900000000000000000000000000000240009210A40428010A0072891C22440801020040801020200808020209FF827FE4000000000020041A020280008432A90FFFE40BB000A0002000080002000000000000000000000020000900024008900204009000268000F001B019480CC227608040200008000200008000204308924224968001B0000E0026810810400420080800000000000000000000000000004000120004000801EFB679ED9028040A01028040A01028040A010;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h28049ED92FBE40800020008880202400400410832DB01D0249609019800D7003240048000000000000000000000001B6696DBA500D14034500C14030596C94030501C14070509E167D6508D140304004100104B669000000000000000800266409C98020242800020000800020000000000000000000000000000000000000000000000000000000000000000000000000000000000001000040009400049801920002400000002001990065C09760258009000040000000000000000000001000040001000040009FF027FC0100004000100004000000000000000000000099002FC00660210008000240001000040001000040009FF027FC01000040000000;
// synopsys translate_on

// atom is at LC_X15_Y4_N3
cyclone_lcell \uut_vga_ctrl|Mux0~7 (
// Equation(s):
// \uut_vga_ctrl|Mux0~7_combout  = \uut_vga_ctrl|y_cnt [0] & (\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [28]) # !\uut_vga_ctrl|y_cnt [0] & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [29] & (!\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [29]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [28]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~7 .lut_mask = "f035";
defparam \uut_vga_ctrl|Mux0~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N7
cyclone_lcell \uut_vga_ctrl|Mux0~8 (
// Equation(s):
// \uut_vga_ctrl|Mux0~8_combout  = \uut_vga_ctrl|Mux0~7_combout  & (!\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [24]) # !\uut_vga_ctrl|Mux0~7_combout  & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [25] & (\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [25]),
	.datab(\uut_vga_ctrl|Mux0~7_combout ),
	.datac(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~8 .lut_mask = "1dcc";
defparam \uut_vga_ctrl|Mux0~8 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~8 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~8 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~8 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N6
cyclone_lcell \uut_vga_ctrl|Mux0~2 (
// Equation(s):
// \uut_vga_ctrl|Mux0~2_combout  = \uut_vga_ctrl|y_cnt [0] & (\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [20]) # !\uut_vga_ctrl|y_cnt [0] & 
// (!\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [21] & !\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~2 .lut_mask = "f053";
defparam \uut_vga_ctrl|Mux0~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N0
cyclone_lcell \uut_vga_ctrl|Mux0~3 (
// Equation(s):
// \uut_vga_ctrl|Mux0~3_combout  = \uut_vga_ctrl|Mux0~2_combout  & (!\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [16]) # !\uut_vga_ctrl|Mux0~2_combout  & 
// (!\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [17] & \uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux0~2_combout ),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~3 .lut_mask = "27aa";
defparam \uut_vga_ctrl|Mux0~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N9
cyclone_lcell \uut_vga_ctrl|Mux0~4 (
// Equation(s):
// \uut_vga_ctrl|Mux0~4_combout  = \uut_vga_ctrl|y_cnt [0] & (\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [22]) # !\uut_vga_ctrl|y_cnt [0] & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [23] & (!\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~4 .lut_mask = "f035";
defparam \uut_vga_ctrl|Mux0~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N4
cyclone_lcell \uut_vga_ctrl|Mux0~5 (
// Equation(s):
// \uut_vga_ctrl|Mux0~5_combout  = \uut_vga_ctrl|Mux0~4_combout  & (!\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [18]) # !\uut_vga_ctrl|Mux0~4_combout  & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [19] & (\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux0~4_combout ),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~5 .lut_mask = "1baa";
defparam \uut_vga_ctrl|Mux0~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N5
cyclone_lcell \uut_vga_ctrl|Mux0~6 (
// Equation(s):
// \uut_vga_ctrl|Mux0~6_combout  = \uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|y_cnt [1]) # !\uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|y_cnt [1] & \uut_vga_ctrl|Mux0~3_combout  # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|Mux0~5_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(\uut_vga_ctrl|Mux0~3_combout ),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~6 .lut_mask = "e5e0";
defparam \uut_vga_ctrl|Mux0~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N2
cyclone_lcell \uut_vga_ctrl|Mux0~0 (
// Equation(s):
// \uut_vga_ctrl|Mux0~0_combout  = \uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|y_cnt [0]) # !\uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|y_cnt [0] & (!\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [30]) # !\uut_vga_ctrl|y_cnt [0] & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [31])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [31]),
	.datab(\uut_vga_ctrl|y_cnt [2]),
	.datac(\uut_vga_ctrl|y_cnt [0]),
	.datad(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~0 .lut_mask = "c1f1";
defparam \uut_vga_ctrl|Mux0~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N8
cyclone_lcell \uut_vga_ctrl|Mux0~1 (
// Equation(s):
// \uut_vga_ctrl|Mux0~1_combout  = \uut_vga_ctrl|Mux0~0_combout  & (!\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [26]) # !\uut_vga_ctrl|Mux0~0_combout  & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [27] & (\uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [27]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [26]),
	.datac(\uut_vga_ctrl|Mux0~0_combout ),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~1 .lut_mask = "35f0";
defparam \uut_vga_ctrl|Mux0~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y4_N1
cyclone_lcell \uut_vga_ctrl|Mux0~9 (
// Equation(s):
// \uut_vga_ctrl|Mux0~9_combout  = \uut_vga_ctrl|Mux0~6_combout  & (\uut_vga_ctrl|Mux0~8_combout  # !\uut_vga_ctrl|y_cnt [3]) # !\uut_vga_ctrl|Mux0~6_combout  & (\uut_vga_ctrl|Mux0~1_combout  & \uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux0~8_combout ),
	.datab(\uut_vga_ctrl|Mux0~6_combout ),
	.datac(\uut_vga_ctrl|Mux0~1_combout ),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~9 .lut_mask = "b8cc";
defparam \uut_vga_ctrl|Mux0~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// atom is at M4K_X13_Y3
cyclone_ram_block \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portbrewe(vcc),
	.clk0(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(14'b00000000000000),
	.portaaddr({\uut_vga_ctrl|topic_addr [7],\uut_vga_ctrl|topic_addr [6],\uut_vga_ctrl|topic_addr [5],\uut_vga_ctrl|topic_addr [4],\uut_vga_ctrl|topic_addr [3],\uut_vga_ctrl|topic_addr [2],\uut_vga_ctrl|topic_addr [1],\uut_vga_ctrl|topic_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "topic_rom_data.mif";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_ctrl:uut_vga_ctrl|topic_rom:topic_rom_inst|altsyncram:altsyncram_component|altsyncram_dg61:auto_generated|ALTSYNCRAM";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 14;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 224;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 14;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 1536'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400108042010904240034019CC4B3C20B00352006B00D809002000004001000000000002C1FFF40000000000004000800000000000000000000000000000003FFDFFF400000000000000000000103CF4F29C0090021900700100003FFDFFF400000600245002800000000000000000000000004000000000000003DBCFFF4241000400;
defparam \uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h10004001000001840F3C24A4001C009002000004000000000000400080000000000000004021000400100FFF7FFD4241090424109042410904243DBCF6F008042004801200490BF47FFD2042810A04201084421000000000000000000040010004011007402D40954217004C01A00712154941250264099092424509802600100080F4F3D3C02000C009002400000000000000000000000000000000000000000000000000000000000000000000000000000000000400143DECF7F00580100000000000000000000000000000004001000400103DFCF7F0040010004001000000000000000103C70F2D000600080030004001000400103DFCF7F00400100000;
// synopsys translate_on

// atom is at LC_X15_Y3_N9
cyclone_lcell \uut_vga_ctrl|Mux0~17 (
// Equation(s):
// \uut_vga_ctrl|Mux0~17_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [9]) # !\uut_vga_ctrl|y_cnt [1] & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [11] & (!\uut_vga_ctrl|y_cnt [0])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~17 .lut_mask = "f035";
defparam \uut_vga_ctrl|Mux0~17 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~17 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~17 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~17 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~17 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N7
cyclone_lcell \uut_vga_ctrl|Mux0~18 (
// Equation(s):
// \uut_vga_ctrl|Mux0~18_combout  = \uut_vga_ctrl|Mux0~17_combout  & (!\uut_vga_ctrl|y_cnt [0] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [8]) # !\uut_vga_ctrl|Mux0~17_combout  & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [10] & (\uut_vga_ctrl|y_cnt [0])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\uut_vga_ctrl|Mux0~17_combout ),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~18 .lut_mask = "35f0";
defparam \uut_vga_ctrl|Mux0~18 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~18 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~18 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~18 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~18 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N4
cyclone_lcell \uut_vga_ctrl|Mux0~12 (
// Equation(s):
// \uut_vga_ctrl|Mux0~12_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0]) # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0] & !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [14] # !\uut_vga_ctrl|y_cnt [0] & 
// (!\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [15]))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~12 .lut_mask = "f503";
defparam \uut_vga_ctrl|Mux0~12 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~12 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~12 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~12 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N3
cyclone_lcell \uut_vga_ctrl|Mux0~13 (
// Equation(s):
// \uut_vga_ctrl|Mux0~13_combout  = \uut_vga_ctrl|Mux0~12_combout  & (!\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [12] # !\uut_vga_ctrl|y_cnt [1]) # !\uut_vga_ctrl|Mux0~12_combout  & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [13] & \uut_vga_ctrl|y_cnt [1]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\uut_vga_ctrl|Mux0~12_combout ),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~13 .lut_mask = "1cdc";
defparam \uut_vga_ctrl|Mux0~13 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~13 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~13 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~13 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N0
cyclone_lcell \uut_vga_ctrl|Mux0~14 (
// Equation(s):
// \uut_vga_ctrl|Mux0~14_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0]) # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0] & !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [6] # !\uut_vga_ctrl|y_cnt [0] & 
// (!\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [7]))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~14 .lut_mask = "f503";
defparam \uut_vga_ctrl|Mux0~14 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~14 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~14 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~14 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~14 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N1
cyclone_lcell \uut_vga_ctrl|Mux0~15 (
// Equation(s):
// \uut_vga_ctrl|Mux0~15_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|Mux0~14_combout  & !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [4] # !\uut_vga_ctrl|Mux0~14_combout  & 
// (!\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [5])) # !\uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|Mux0~14_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|Mux0~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~15 .lut_mask = "5f30";
defparam \uut_vga_ctrl|Mux0~15 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~15 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~15 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~15 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~15 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N5
cyclone_lcell \uut_vga_ctrl|Mux0~16 (
// Equation(s):
// \uut_vga_ctrl|Mux0~16_combout  = \uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|y_cnt [3]) # !\uut_vga_ctrl|y_cnt [2] & (\uut_vga_ctrl|y_cnt [3] & \uut_vga_ctrl|Mux0~13_combout  # !\uut_vga_ctrl|y_cnt [3] & (\uut_vga_ctrl|Mux0~15_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [2]),
	.datab(\uut_vga_ctrl|Mux0~13_combout ),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(\uut_vga_ctrl|Mux0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~16 .lut_mask = "e5e0";
defparam \uut_vga_ctrl|Mux0~16 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~16 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~16 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~16 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N8
cyclone_lcell \uut_vga_ctrl|Mux0~10 (
// Equation(s):
// \uut_vga_ctrl|Mux0~10_combout  = \uut_vga_ctrl|y_cnt [1] & (\uut_vga_ctrl|y_cnt [0] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [1]) # !\uut_vga_ctrl|y_cnt [1] & 
// (!\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [3] & !\uut_vga_ctrl|y_cnt [0])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\uut_vga_ctrl|y_cnt [1]),
	.datac(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~10 .lut_mask = "cc47";
defparam \uut_vga_ctrl|Mux0~10 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~10 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~10 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~10 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N6
cyclone_lcell \uut_vga_ctrl|Mux0~11 (
// Equation(s):
// \uut_vga_ctrl|Mux0~11_combout  = \uut_vga_ctrl|Mux0~10_combout  & (!\uut_vga_ctrl|y_cnt [0] # !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [0]) # !\uut_vga_ctrl|Mux0~10_combout  & 
// !\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [2] & (\uut_vga_ctrl|y_cnt [0])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\uut_vga_ctrl|topic_rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\uut_vga_ctrl|Mux0~10_combout ),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~11 .lut_mask = "35f0";
defparam \uut_vga_ctrl|Mux0~11 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~11 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~11 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~11 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X15_Y3_N2
cyclone_lcell \uut_vga_ctrl|Mux0~19 (
// Equation(s):
// \uut_vga_ctrl|Mux0~19_combout  = \uut_vga_ctrl|Mux0~16_combout  & (\uut_vga_ctrl|Mux0~18_combout  # !\uut_vga_ctrl|y_cnt [2]) # !\uut_vga_ctrl|Mux0~16_combout  & (\uut_vga_ctrl|y_cnt [2] & \uut_vga_ctrl|Mux0~11_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux0~18_combout ),
	.datab(\uut_vga_ctrl|Mux0~16_combout ),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|Mux0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Mux0~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Mux0~19 .lut_mask = "bc8c";
defparam \uut_vga_ctrl|Mux0~19 .operation_mode = "normal";
defparam \uut_vga_ctrl|Mux0~19 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Mux0~19 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Mux0~19 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Mux0~19 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y4_N1
cyclone_lcell \uut_vga_ctrl|Add6~0 (
// Equation(s):
// \uut_vga_ctrl|Add6~0_combout  = \uut_vga_ctrl|y_cnt [4] $ (\uut_vga_ctrl|y_cnt [3])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(vcc),
	.datad(\uut_vga_ctrl|y_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Add6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Add6~0 .lut_mask = "33cc";
defparam \uut_vga_ctrl|Add6~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|Add6~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Add6~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Add6~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Add6~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N8
cyclone_lcell \uut_vga_ctrl|vga_rgb~67 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~67_combout  = \uut_vga_ctrl|dis_topic~6_combout  & (\uut_vga_ctrl|Add6~0_combout  & \uut_vga_ctrl|Mux0~9_combout  # !\uut_vga_ctrl|Add6~0_combout  & (\uut_vga_ctrl|Mux0~19_combout ))

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux0~9_combout ),
	.datab(\uut_vga_ctrl|dis_topic~6_combout ),
	.datac(\uut_vga_ctrl|Mux0~19_combout ),
	.datad(\uut_vga_ctrl|Add6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~67 .lut_mask = "88c0";
defparam \uut_vga_ctrl|vga_rgb~67 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~67 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~67 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~67 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~67 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y2_N3
cyclone_lcell \uut_vga_ctrl|Equal4~4 (
// Equation(s):
// \uut_vga_ctrl|Equal4~4_combout  = \uut_vga_ctrl|y_cnt [4] & !\uut_vga_ctrl|y_cnt [0] & !\uut_vga_ctrl|y_cnt [3] & \uut_vga_ctrl|always7~17_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [4]),
	.datab(\uut_vga_ctrl|y_cnt [0]),
	.datac(\uut_vga_ctrl|y_cnt [3]),
	.datad(\uut_vga_ctrl|always7~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal4~4 .lut_mask = "0200";
defparam \uut_vga_ctrl|Equal4~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal4~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal4~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal4~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal4~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y2_N8
cyclone_lcell \uut_vga_ctrl|Equal4~3 (
// Equation(s):
// \uut_vga_ctrl|Equal4~3_combout  = \uut_vga_ctrl|y_cnt [0] & !\uut_vga_ctrl|y_cnt [1] & !\uut_vga_ctrl|y_cnt [2] & \uut_vga_ctrl|always9~46_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [0]),
	.datab(\uut_vga_ctrl|y_cnt [1]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|always9~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal4~3 .lut_mask = "0200";
defparam \uut_vga_ctrl|Equal4~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal4~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal4~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal4~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal4~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N7
cyclone_lcell \uut_vga_ctrl|Equal4~2 (
// Equation(s):
// \uut_vga_ctrl|Equal4~2_combout  = \uut_vga_ctrl|y_cnt [8] & \uut_vga_ctrl|comb~95_combout  & !\uut_vga_ctrl|y_cnt [9] & \uut_vga_ctrl|y_cnt [5]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|comb~95_combout ),
	.datac(\uut_vga_ctrl|y_cnt [9]),
	.datad(\uut_vga_ctrl|y_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|Equal4~2 .lut_mask = "0800";
defparam \uut_vga_ctrl|Equal4~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|Equal4~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|Equal4~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|Equal4~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y2_N1
cyclone_lcell \uut_vga_ctrl|dis_tri_fig~0 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_fig~0_combout  = \uut_vga_ctrl|Equal4~2_combout  & (\tri_mode~combout  & (\uut_vga_ctrl|Equal4~3_combout ) # !\tri_mode~combout  & \uut_vga_ctrl|Equal4~4_combout )

	.clk(gnd),
	.dataa(\tri_mode~combout ),
	.datab(\uut_vga_ctrl|Equal4~4_combout ),
	.datac(\uut_vga_ctrl|Equal4~3_combout ),
	.datad(\uut_vga_ctrl|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_fig~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_fig~0 .lut_mask = "e400";
defparam \uut_vga_ctrl|dis_tri_fig~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_fig~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_fig~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_fig~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_fig~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y2_N6
cyclone_lcell \uut_vga_ctrl|dis_tri_fig~1 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_fig~1_combout  = \uut_vga_ctrl|dis_tri_fig~0_combout  & !\uut_vga_ctrl|Equal2~10_combout  & !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|dis_sap_prd~3_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_fig~0_combout ),
	.datab(\uut_vga_ctrl|Equal2~10_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|dis_sap_prd~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_fig~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_fig~1 .lut_mask = "0200";
defparam \uut_vga_ctrl|dis_tri_fig~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_fig~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_fig~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_fig~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_fig~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y2_N4
cyclone_lcell \uut_vga_ctrl|dis_tri_fig~4 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_fig~4_combout  = \uut_vga_ctrl|LessThan56~0_combout  & \uut_vga_ctrl|x_cnt [0]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|LessThan56~0_combout ),
	.datad(\uut_vga_ctrl|x_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_fig~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_fig~4 .lut_mask = "f000";
defparam \uut_vga_ctrl|dis_tri_fig~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_fig~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_fig~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_fig~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_fig~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y2_N2
cyclone_lcell \uut_vga_ctrl|dis_tri_fig~2 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_fig~2_combout  = \uut_vga_ctrl|Equal4~2_combout  & (\tri_mode~combout  & \uut_vga_ctrl|Equal4~4_combout  # !\tri_mode~combout  & (\uut_vga_ctrl|Equal4~3_combout ))

	.clk(gnd),
	.dataa(\tri_mode~combout ),
	.datab(\uut_vga_ctrl|Equal4~4_combout ),
	.datac(\uut_vga_ctrl|Equal4~3_combout ),
	.datad(\uut_vga_ctrl|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_fig~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_fig~2 .lut_mask = "d800";
defparam \uut_vga_ctrl|dis_tri_fig~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_fig~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_fig~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_fig~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_fig~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y2_N8
cyclone_lcell \uut_vga_ctrl|dis_tri_fig~3 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_fig~3_combout  = \uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|LessThan56~0_combout  & (\uut_vga_ctrl|x_cnt [4] # !\uut_vga_ctrl|dis_tri_mod~1 ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4] # !\uut_vga_ctrl|dis_tri_mod~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|x_cnt [4]),
	.datac(\uut_vga_ctrl|LessThan56~0_combout ),
	.datad(\uut_vga_ctrl|dis_tri_mod~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_fig~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_fig~3 .lut_mask = "4c5f";
defparam \uut_vga_ctrl|dis_tri_fig~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_fig~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_fig~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_fig~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_fig~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y2_N3
cyclone_lcell \uut_vga_ctrl|dis_tri_fig~5 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_fig~5_combout  = \uut_vga_ctrl|dis_tri_fig~4_combout  & (\uut_vga_ctrl|dis_tri_fig~0_combout  # \uut_vga_ctrl|dis_tri_fig~2_combout  & \uut_vga_ctrl|dis_tri_fig~3_combout ) # !\uut_vga_ctrl|dis_tri_fig~4_combout  & 
// \uut_vga_ctrl|dis_tri_fig~2_combout  & \uut_vga_ctrl|dis_tri_fig~3_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_fig~4_combout ),
	.datab(\uut_vga_ctrl|dis_tri_fig~2_combout ),
	.datac(\uut_vga_ctrl|dis_tri_fig~3_combout ),
	.datad(\uut_vga_ctrl|dis_tri_fig~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_fig~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_fig~5 .lut_mask = "eac0";
defparam \uut_vga_ctrl|dis_tri_fig~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_fig~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_fig~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_fig~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_fig~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y2_N9
cyclone_lcell \uut_vga_ctrl|dis_tri_fig~6 (
// Equation(s):
// \uut_vga_ctrl|dis_tri_fig~6_combout  = \uut_vga_ctrl|dis_tri_fig~1_combout  # \uut_vga_ctrl|dis_tri_fig~5_combout  & !\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|Add2~0_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_fig~1_combout ),
	.datab(\uut_vga_ctrl|dis_tri_fig~5_combout ),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|Add2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_tri_fig~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_tri_fig~6 .lut_mask = "aeaa";
defparam \uut_vga_ctrl|dis_tri_fig~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_tri_fig~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_tri_fig~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_tri_fig~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_tri_fig~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N7
cyclone_lcell \uut_vga_ctrl|dis_rim~8 (
// Equation(s):
// \uut_vga_ctrl|dis_rim~8_combout  = \uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|x_cnt [9] $ \uut_vga_ctrl|x_cnt [8])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [9]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|x_cnt [6]),
	.datad(\uut_vga_ctrl|x_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_rim~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_rim~8 .lut_mask = "50a0";
defparam \uut_vga_ctrl|dis_rim~8 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_rim~8 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_rim~8 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_rim~8 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_rim~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N3
cyclone_lcell \uut_vga_ctrl|LessThan2~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan2~0_combout  = !\uut_vga_ctrl|y_cnt [3] & (!\uut_vga_ctrl|y_cnt [0] # !\uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|y_cnt [1])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [1]),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [2]),
	.datad(\uut_vga_ctrl|y_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan2~0 .lut_mask = "1333";
defparam \uut_vga_ctrl|LessThan2~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan2~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan2~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan2~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y5_N6
cyclone_lcell \uut_vga_ctrl|dis_rim~9 (
// Equation(s):
// \uut_vga_ctrl|dis_rim~9_combout  = \uut_vga_ctrl|dis_rim~8_combout  & \uut_vga_ctrl|LessThan60~0_combout  & (\uut_vga_ctrl|LessThan2~0_combout  # !\uut_vga_ctrl|y_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_rim~8_combout ),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|LessThan60~0_combout ),
	.datad(\uut_vga_ctrl|LessThan2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_rim~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_rim~9 .lut_mask = "a020";
defparam \uut_vga_ctrl|dis_rim~9 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_rim~9 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_rim~9 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_rim~9 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_rim~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N9
cyclone_lcell \uut_vga_ctrl|dis_rim~12 (
// Equation(s):
// \uut_vga_ctrl|dis_rim~12_combout  = !\uut_vga_ctrl|dis_ch~1_combout  & \uut_vga_ctrl|y_cnt [5] & !\uut_vga_ctrl|x_cnt [9] & \uut_vga_ctrl|x_cnt [8]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_ch~1_combout ),
	.datab(\uut_vga_ctrl|y_cnt [5]),
	.datac(\uut_vga_ctrl|x_cnt [9]),
	.datad(\uut_vga_ctrl|x_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_rim~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_rim~12 .lut_mask = "0400";
defparam \uut_vga_ctrl|dis_rim~12 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_rim~12 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_rim~12 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_rim~12 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_rim~12 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y6_N6
cyclone_lcell \uut_vga_ctrl|LessThan3~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan3~0_combout  = \uut_vga_ctrl|x_cnt [6] & (\uut_vga_ctrl|x_cnt [5] # \uut_vga_ctrl|x_cnt [4] # !\uut_vga_ctrl|dis_tri_mod~1 )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|dis_tri_mod~1 ),
	.datac(\uut_vga_ctrl|x_cnt [6]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan3~0 .lut_mask = "f0b0";
defparam \uut_vga_ctrl|LessThan3~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan3~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan3~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan3~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X20_Y2_N4
cyclone_lcell \uut_vga_ctrl|dis_rim~7 (
// Equation(s):
// \uut_vga_ctrl|dis_rim~7_combout  = \uut_vga_ctrl|dis_rim~12_combout  & \uut_vga_ctrl|LessThan3~0_combout  & (\uut_vga_ctrl|Equal4~4_combout  # \uut_vga_ctrl|Equal4~3_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_rim~12_combout ),
	.datab(\uut_vga_ctrl|Equal4~4_combout ),
	.datac(\uut_vga_ctrl|Equal4~3_combout ),
	.datad(\uut_vga_ctrl|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_rim~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_rim~7 .lut_mask = "a800";
defparam \uut_vga_ctrl|dis_rim~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_rim~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_rim~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_rim~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_rim~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y2_N7
cyclone_lcell \uut_vga_ctrl|dis_rim~11 (
// Equation(s):
// \uut_vga_ctrl|dis_rim~11_combout  = \uut_vga_ctrl|y_cnt [8] & !\uut_vga_ctrl|y_cnt [9] & !\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|comb~95_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [8]),
	.datab(\uut_vga_ctrl|y_cnt [9]),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(\uut_vga_ctrl|comb~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_rim~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_rim~11 .lut_mask = "0200";
defparam \uut_vga_ctrl|dis_rim~11 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_rim~11 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_rim~11 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_rim~11 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_rim~11 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N5
cyclone_lcell \uut_vga_ctrl|comb~100 (
// Equation(s):
// \uut_vga_ctrl|comb~100_combout  = \uut_vga_ctrl|Equal2~11_combout  & (\uut_vga_ctrl|x_cnt [0] & !\uut_vga_ctrl|x_cnt [9] & !\uut_vga_ctrl|x_cnt [1] # !\uut_vga_ctrl|x_cnt [0] & \uut_vga_ctrl|x_cnt [9] & \uut_vga_ctrl|x_cnt [1])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [0]),
	.datab(\uut_vga_ctrl|Equal2~11_combout ),
	.datac(\uut_vga_ctrl|x_cnt [9]),
	.datad(\uut_vga_ctrl|x_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~100 .lut_mask = "4008";
defparam \uut_vga_ctrl|comb~100 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~100 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~100 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~100 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~100 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y3_N6
cyclone_lcell \uut_vga_ctrl|comb~101 (
// Equation(s):
// \uut_vga_ctrl|comb~101_combout  = \uut_vga_ctrl|comb~100_combout  # \uut_vga_ctrl|coordinate~0_combout  & \uut_vga_ctrl|Equal2~12_combout  & \uut_vga_ctrl|Equal2~5_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|coordinate~0_combout ),
	.datab(\uut_vga_ctrl|comb~100_combout ),
	.datac(\uut_vga_ctrl|Equal2~12_combout ),
	.datad(\uut_vga_ctrl|Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~101_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~101 .lut_mask = "eccc";
defparam \uut_vga_ctrl|comb~101 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~101 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~101 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~101 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~101 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y2_N8
cyclone_lcell \uut_vga_ctrl|dis_rim~10 (
// Equation(s):
// \uut_vga_ctrl|dis_rim~10_combout  = \uut_vga_ctrl|dis_rim~11_combout  & (\uut_vga_ctrl|dis_rim~7_combout  # \uut_vga_ctrl|dis_rim~9_combout  & \uut_vga_ctrl|comb~101_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_rim~9_combout ),
	.datab(\uut_vga_ctrl|dis_rim~7_combout ),
	.datac(\uut_vga_ctrl|dis_rim~11_combout ),
	.datad(\uut_vga_ctrl|comb~101_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_rim~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_rim~10 .lut_mask = "e0c0";
defparam \uut_vga_ctrl|dis_rim~10 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_rim~10 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_rim~10 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_rim~10 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_rim~10 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N0
cyclone_lcell \uut_vga_ctrl|LessThan4~0 (
// Equation(s):
// \uut_vga_ctrl|LessThan4~0_combout  = !\uut_vga_ctrl|x_cnt [5] & (!\uut_vga_ctrl|x_cnt [0] # !\uut_vga_ctrl|LessThan56~0_combout ) # !\uut_vga_ctrl|x_cnt [6]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|LessThan56~0_combout ),
	.datac(\uut_vga_ctrl|x_cnt [6]),
	.datad(\uut_vga_ctrl|x_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|LessThan4~0 .lut_mask = "1f5f";
defparam \uut_vga_ctrl|LessThan4~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|LessThan4~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|LessThan4~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|LessThan4~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N8
cyclone_lcell \uut_vga_ctrl|dis_sap_fig~6 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_fig~6_combout  = !\sampling_mode~combout [2] & \uut_vga_ctrl|LessThan4~0_combout  & !\sampling_mode~combout [1] & \sampling_mode~combout [0]

	.clk(gnd),
	.dataa(\sampling_mode~combout [2]),
	.datab(\uut_vga_ctrl|LessThan4~0_combout ),
	.datac(\sampling_mode~combout [1]),
	.datad(\sampling_mode~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_fig~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_fig~6 .lut_mask = "0400";
defparam \uut_vga_ctrl|dis_sap_fig~6 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_fig~6 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_fig~6 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_fig~6 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_fig~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N6
cyclone_lcell \uut_vga_ctrl|dis_sap_fig~0 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_fig~0_combout  = \uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|y_cnt [1] & \uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|y_cnt [4] & (\uut_vga_ctrl|y_cnt [1] # \uut_vga_ctrl|y_cnt [2])

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|y_cnt [4]),
	.datac(\uut_vga_ctrl|y_cnt [1]),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_fig~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_fig~0 .lut_mask = "f330";
defparam \uut_vga_ctrl|dis_sap_fig~0 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_fig~0 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_fig~0 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_fig~0 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_fig~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N2
cyclone_lcell \uut_vga_ctrl|dis_sap_fig~1 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_fig~1_combout  = \uut_vga_ctrl|y_cnt [4] & (!\uut_vga_ctrl|dis_sap_fig~0_combout  & !\uut_vga_ctrl|y_cnt [3] # !\uut_vga_ctrl|Equal4~1_combout ) # !\uut_vga_ctrl|y_cnt [4] & \uut_vga_ctrl|dis_sap_fig~0_combout  & \uut_vga_ctrl|y_cnt 
// [3]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_sap_fig~0_combout ),
	.datab(\uut_vga_ctrl|y_cnt [3]),
	.datac(\uut_vga_ctrl|y_cnt [4]),
	.datad(\uut_vga_ctrl|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_fig~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_fig~1 .lut_mask = "18f8";
defparam \uut_vga_ctrl|dis_sap_fig~1 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_fig~1 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_fig~1 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_fig~1 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_fig~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y3_N3
cyclone_lcell \uut_vga_ctrl|dis_sap_fig~2 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_fig~2_combout  = \uut_vga_ctrl|Equal4~2_combout  & !\uut_vga_ctrl|x_cnt [7] & \uut_vga_ctrl|dis_sap_fig~1_combout  & \uut_vga_ctrl|dis_rim~6_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Equal4~2_combout ),
	.datab(\uut_vga_ctrl|x_cnt [7]),
	.datac(\uut_vga_ctrl|dis_sap_fig~1_combout ),
	.datad(\uut_vga_ctrl|dis_rim~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_fig~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_fig~2 .lut_mask = "2000";
defparam \uut_vga_ctrl|dis_sap_fig~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_fig~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_fig~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_fig~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_fig~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N5
cyclone_lcell \uut_vga_ctrl|comb~102 (
// Equation(s):
// \uut_vga_ctrl|comb~102_combout  = \uut_vga_ctrl|x_cnt [5] & !\uut_vga_ctrl|x_cnt [4] & (\uut_vga_ctrl|coordinate~0_combout  # !\uut_vga_ctrl|Equal2~7_combout ) # !\uut_vga_ctrl|x_cnt [5] & (\uut_vga_ctrl|x_cnt [4])

	.clk(gnd),
	.dataa(\uut_vga_ctrl|coordinate~0_combout ),
	.datab(\uut_vga_ctrl|Equal2~7_combout ),
	.datac(\uut_vga_ctrl|x_cnt [5]),
	.datad(\uut_vga_ctrl|x_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|comb~102_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|comb~102 .lut_mask = "0fb0";
defparam \uut_vga_ctrl|comb~102 .operation_mode = "normal";
defparam \uut_vga_ctrl|comb~102 .output_mode = "comb_only";
defparam \uut_vga_ctrl|comb~102 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|comb~102 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|comb~102 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N6
cyclone_lcell \uut_vga_ctrl|dis_sap_fig~3 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_fig~3_combout  = !\uut_vga_ctrl|dis_ch~1_combout  & (\uut_vga_ctrl|x_cnt [5] # \uut_vga_ctrl|LessThan56~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(vcc),
	.datac(\uut_vga_ctrl|dis_ch~1_combout ),
	.datad(\uut_vga_ctrl|LessThan56~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_fig~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_fig~3 .lut_mask = "0f0a";
defparam \uut_vga_ctrl|dis_sap_fig~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_fig~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_fig~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_fig~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_fig~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N4
cyclone_lcell \uut_vga_ctrl|dis_sap_fig~4 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_fig~4_combout  = \sampling_mode~combout [2] & (!\sampling_mode~combout [1] & \uut_vga_ctrl|dis_sap_fig~3_combout ) # !\sampling_mode~combout [2] & \uut_vga_ctrl|comb~102_combout  & \sampling_mode~combout [1]

	.clk(gnd),
	.dataa(\sampling_mode~combout [2]),
	.datab(\uut_vga_ctrl|comb~102_combout ),
	.datac(\sampling_mode~combout [1]),
	.datad(\uut_vga_ctrl|dis_sap_fig~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_fig~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_fig~4 .lut_mask = "4a40";
defparam \uut_vga_ctrl|dis_sap_fig~4 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_fig~4 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_fig~4 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_fig~4 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_fig~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y2_N7
cyclone_lcell \uut_vga_ctrl|dis_sap_fig~5 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_fig~5_combout  = \uut_vga_ctrl|x_cnt [6] & \uut_vga_ctrl|dis_sap_fig~4_combout  & !\sampling_mode~combout [0]

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|x_cnt [6]),
	.datac(\uut_vga_ctrl|dis_sap_fig~4_combout ),
	.datad(\sampling_mode~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_fig~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_fig~5 .lut_mask = "00c0";
defparam \uut_vga_ctrl|dis_sap_fig~5 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_fig~5 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_fig~5 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_fig~5 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_fig~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y2_N1
cyclone_lcell \uut_vga_ctrl|dis_sap_fig~7 (
// Equation(s):
// \uut_vga_ctrl|dis_sap_fig~7_combout  = \uut_vga_ctrl|dis_sap_fig~2_combout  & (\uut_vga_ctrl|dis_sap_fig~5_combout  # \uut_vga_ctrl|dis_sap_fig~6_combout  & \uut_vga_ctrl|LessThan3~0_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_sap_fig~6_combout ),
	.datab(\uut_vga_ctrl|dis_sap_fig~2_combout ),
	.datac(\uut_vga_ctrl|dis_sap_fig~5_combout ),
	.datad(\uut_vga_ctrl|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|dis_sap_fig~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|dis_sap_fig~7 .lut_mask = "c8c0";
defparam \uut_vga_ctrl|dis_sap_fig~7 .operation_mode = "normal";
defparam \uut_vga_ctrl|dis_sap_fig~7 .output_mode = "comb_only";
defparam \uut_vga_ctrl|dis_sap_fig~7 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|dis_sap_fig~7 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|dis_sap_fig~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X21_Y2_N2
cyclone_lcell \uut_vga_ctrl|vga_rgb~68 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~68_combout  = !\uut_vga_ctrl|dis_rim~10_combout  & !\uut_vga_ctrl|dis_sap_fig~7_combout  & (!\uut_vga_ctrl|dis_prd_value~0_combout  # !\uut_vga_ctrl|dis_tri_fig~6_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_tri_fig~6_combout ),
	.datab(\uut_vga_ctrl|dis_rim~10_combout ),
	.datac(\uut_vga_ctrl|dis_prd_value~0_combout ),
	.datad(\uut_vga_ctrl|dis_sap_fig~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~68 .lut_mask = "0013";
defparam \uut_vga_ctrl|vga_rgb~68 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~68 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~68 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~68 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~68 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N2
cyclone_lcell \uut_vga_ctrl|vga_rgb~69 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~69_combout  = \uut_vga_ctrl|vga_rgb~66_combout  # \uut_vga_ctrl|coordinate~combout  # \uut_vga_ctrl|vga_rgb~67_combout  # !\uut_vga_ctrl|vga_rgb~68_combout 

	.clk(gnd),
	.dataa(\uut_vga_ctrl|vga_rgb~66_combout ),
	.datab(\uut_vga_ctrl|coordinate~combout ),
	.datac(\uut_vga_ctrl|vga_rgb~67_combout ),
	.datad(\uut_vga_ctrl|vga_rgb~68_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~69_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~69 .lut_mask = "feff";
defparam \uut_vga_ctrl|vga_rgb~69 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~69 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~69 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~69 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~69 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N0
cyclone_lcell \uut_vga_ctrl|valid_yr~2 (
// Equation(s):
// \uut_vga_ctrl|valid_yr~2_combout  = \uut_vga_ctrl|valid_yr~regout  & (\uut_vga_ctrl|y_cnt [3] # \uut_vga_ctrl|y_cnt [2] # !\uut_vga_ctrl|Equal4~6_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|y_cnt [3]),
	.datab(\uut_vga_ctrl|valid_yr~regout ),
	.datac(\uut_vga_ctrl|Equal4~6_combout ),
	.datad(\uut_vga_ctrl|y_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|valid_yr~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|valid_yr~2 .lut_mask = "cc8c";
defparam \uut_vga_ctrl|valid_yr~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|valid_yr~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|valid_yr~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|valid_yr~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|valid_yr~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X17_Y2_N3
cyclone_lcell \uut_vga_ctrl|valid_yr (
// Equation(s):
// \uut_vga_ctrl|valid_yr~regout  = DFFEAS(\uut_vga_ctrl|valid_yr~2_combout  # !\uut_vga_ctrl|y_cnt [1] & \uut_vga_ctrl|y_cnt [5] & \uut_vga_ctrl|Equal4~0_combout , GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), 
// GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|y_cnt [1]),
	.datab(\uut_vga_ctrl|valid_yr~2_combout ),
	.datac(\uut_vga_ctrl|y_cnt [5]),
	.datad(\uut_vga_ctrl|Equal4~0_combout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|valid_yr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|valid_yr .lut_mask = "dccc";
defparam \uut_vga_ctrl|valid_yr .operation_mode = "normal";
defparam \uut_vga_ctrl|valid_yr .output_mode = "reg_only";
defparam \uut_vga_ctrl|valid_yr .register_cascade_mode = "off";
defparam \uut_vga_ctrl|valid_yr .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|valid_yr .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y2_N2
cyclone_lcell \uut_vga_ctrl|always5~2 (
// Equation(s):
// \uut_vga_ctrl|always5~2_combout  = !\uut_vga_ctrl|x_cnt [6] & !\uut_vga_ctrl|x_cnt [1] & \uut_vga_ctrl|valid_yr~regout  & \uut_vga_ctrl|x_cnt [0]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [6]),
	.datab(\uut_vga_ctrl|x_cnt [1]),
	.datac(\uut_vga_ctrl|valid_yr~regout ),
	.datad(\uut_vga_ctrl|x_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always5~2 .lut_mask = "1000";
defparam \uut_vga_ctrl|always5~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|always5~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always5~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always5~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always5~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X23_Y2_N6
cyclone_lcell \uut_vga_ctrl|always5~3 (
// Equation(s):
// \uut_vga_ctrl|always5~3_combout  = !\uut_vga_ctrl|x_cnt [5] & \uut_vga_ctrl|Equal2~17_combout  & \uut_vga_ctrl|always5~2_combout  & \uut_vga_ctrl|x_cnt [2]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [5]),
	.datab(\uut_vga_ctrl|Equal2~17_combout ),
	.datac(\uut_vga_ctrl|always5~2_combout ),
	.datad(\uut_vga_ctrl|x_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|always5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|always5~3 .lut_mask = "4000";
defparam \uut_vga_ctrl|always5~3 .operation_mode = "normal";
defparam \uut_vga_ctrl|always5~3 .output_mode = "comb_only";
defparam \uut_vga_ctrl|always5~3 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|always5~3 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|always5~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N2
cyclone_lcell \uut_vga_ctrl|valid_r~2 (
// Equation(s):
// \uut_vga_ctrl|valid_r~2_combout  = \uut_vga_ctrl|x_cnt [8] & \uut_vga_ctrl|valid_r~regout  & !\uut_vga_ctrl|x_cnt [7] # !\uut_vga_ctrl|x_cnt [8] & !\uut_vga_ctrl|valid_r~regout  & \uut_vga_ctrl|x_cnt [7]

	.clk(gnd),
	.dataa(\uut_vga_ctrl|x_cnt [8]),
	.datab(\uut_vga_ctrl|valid_r~regout ),
	.datac(\uut_vga_ctrl|x_cnt [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|valid_r~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|valid_r~2 .lut_mask = "1818";
defparam \uut_vga_ctrl|valid_r~2 .operation_mode = "normal";
defparam \uut_vga_ctrl|valid_r~2 .output_mode = "comb_only";
defparam \uut_vga_ctrl|valid_r~2 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|valid_r~2 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|valid_r~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N5
cyclone_lcell \uut_vga_ctrl|valid_r (
// Equation(s):
// \uut_vga_ctrl|valid_r~regout  = DFFEAS(\uut_vga_ctrl|always5~3_combout  & (\uut_vga_ctrl|valid_r~2_combout  & !\uut_vga_ctrl|x_cnt [9] # !\uut_vga_ctrl|valid_r~2_combout  & (\uut_vga_ctrl|valid_r~regout )) # !\uut_vga_ctrl|always5~3_combout  & 
// (\uut_vga_ctrl|valid_r~regout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), GLOBAL(\uut_sys_ctrl|sysrst_nr2~regout ), , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|always5~3_combout ),
	.datab(\uut_vga_ctrl|x_cnt [9]),
	.datac(\uut_vga_ctrl|valid_r~2_combout ),
	.datad(\uut_vga_ctrl|valid_r~regout ),
	.aclr(!\uut_sys_ctrl|sysrst_nr2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|valid_r~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|valid_r .lut_mask = "7f20";
defparam \uut_vga_ctrl|valid_r .operation_mode = "normal";
defparam \uut_vga_ctrl|valid_r .output_mode = "reg_only";
defparam \uut_vga_ctrl|valid_r .register_cascade_mode = "off";
defparam \uut_vga_ctrl|valid_r .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|valid_r .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N5
cyclone_lcell \uut_vga_ctrl|vga_rgb[2] (
// Equation(s):
// \uut_vga_ctrl|vga_rgb [2] = DFFEAS(\uut_vga_ctrl|valid_r~regout  & (\uut_vga_ctrl|vga_rgb~69_combout  # \uut_vga_ctrl|vga_rgb~70_combout  & !\uut_vga_ctrl|vga_rgb~90_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|vga_rgb~70_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~90_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~69_combout ),
	.datad(\uut_vga_ctrl|valid_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|vga_rgb [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb[2] .lut_mask = "f200";
defparam \uut_vga_ctrl|vga_rgb[2] .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb[2] .output_mode = "reg_only";
defparam \uut_vga_ctrl|vga_rgb[2] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb[2] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y6_N5
cyclone_lcell \uut_vga_ctrl|vga_rgb~92 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~92_combout  = \uut_vga_ctrl|vga_rgb~64_combout  & (\uut_vga_ctrl|Mux2~9_combout  # !\uut_vga_ctrl|dis_sap_prd~4_combout  & !\uut_vga_ctrl|dis_prd_value~3_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|dis_sap_prd~4_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~64_combout ),
	.datac(\uut_vga_ctrl|Mux2~9_combout ),
	.datad(\uut_vga_ctrl|dis_prd_value~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~92 .lut_mask = "c0c4";
defparam \uut_vga_ctrl|vga_rgb~92 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~92 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~92 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~92 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~92 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N9
cyclone_lcell \uut_vga_ctrl|vga_rgb~93 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~93_combout  = \uut_vga_ctrl|dis_ch~4_combout  & \uut_vga_ctrl|Mux1~9_combout  # !\uut_vga_ctrl|dis_ch~4_combout  & (\uut_vga_ctrl|vga_rgb~92_combout  # !\uut_vga_ctrl|vga_rgb~65_combout )

	.clk(gnd),
	.dataa(\uut_vga_ctrl|Mux1~9_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~92_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~65_combout ),
	.datad(\uut_vga_ctrl|dis_ch~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~93 .lut_mask = "aacf";
defparam \uut_vga_ctrl|vga_rgb~93 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~93 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~93 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~93 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~93 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N7
cyclone_lcell \uut_vga_ctrl|vga_rgb~94 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~94_combout  = \uut_vga_ctrl|vga_rgb~67_combout  # \uut_vga_ctrl|vga_rgb~93_combout  & !\uut_vga_ctrl|dis_topic~6_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\uut_vga_ctrl|vga_rgb~67_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~93_combout ),
	.datad(\uut_vga_ctrl|dis_topic~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~94 .lut_mask = "ccfc";
defparam \uut_vga_ctrl|vga_rgb~94 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~94 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~94 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~94 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~94 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N1
cyclone_lcell \uut_vga_ctrl|vga_rgb[1] (
// Equation(s):
// \uut_vga_ctrl|vga_rgb [1] = DFFEAS(\uut_vga_ctrl|valid_r~regout  & (\uut_vga_ctrl|coordinate~combout  # \uut_vga_ctrl|vga_rgb~68_combout  & \uut_vga_ctrl|vga_rgb~94_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|vga_rgb~68_combout ),
	.datab(\uut_vga_ctrl|coordinate~combout ),
	.datac(\uut_vga_ctrl|vga_rgb~94_combout ),
	.datad(\uut_vga_ctrl|valid_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|vga_rgb [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb[1] .lut_mask = "ec00";
defparam \uut_vga_ctrl|vga_rgb[1] .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb[1] .output_mode = "reg_only";
defparam \uut_vga_ctrl|vga_rgb[1] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb[1] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X24_Y2_N8
cyclone_lcell \uut_vga_ctrl|vga_rgb~96 (
// Equation(s):
// \uut_vga_ctrl|vga_rgb~96_combout  = !\uut_vga_ctrl|coordinate~combout  & \uut_vga_ctrl|valid_r~regout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uut_vga_ctrl|coordinate~combout ),
	.datad(\uut_vga_ctrl|valid_r~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uut_vga_ctrl|vga_rgb~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb~96 .lut_mask = "0f00";
defparam \uut_vga_ctrl|vga_rgb~96 .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb~96 .output_mode = "comb_only";
defparam \uut_vga_ctrl|vga_rgb~96 .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb~96 .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb~96 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X22_Y4_N4
cyclone_lcell \uut_vga_ctrl|vga_rgb[0] (
// Equation(s):
// \uut_vga_ctrl|vga_rgb [0] = DFFEAS(\uut_vga_ctrl|vga_rgb~96_combout  & (!\uut_vga_ctrl|vga_rgb~68_combout  # !\uut_vga_ctrl|vga_rgb~90_combout  # !\uut_vga_ctrl|vga_rgb~70_combout ), GLOBAL(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ), VCC, , , , , 
// , )

	.clk(\uut_sys_ctrl|uut_PLL_ctrl|altpll_component|_clk0 ),
	.dataa(\uut_vga_ctrl|vga_rgb~70_combout ),
	.datab(\uut_vga_ctrl|vga_rgb~90_combout ),
	.datac(\uut_vga_ctrl|vga_rgb~96_combout ),
	.datad(\uut_vga_ctrl|vga_rgb~68_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uut_vga_ctrl|vga_rgb [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uut_vga_ctrl|vga_rgb[0] .lut_mask = "70f0";
defparam \uut_vga_ctrl|vga_rgb[0] .operation_mode = "normal";
defparam \uut_vga_ctrl|vga_rgb[0] .output_mode = "reg_only";
defparam \uut_vga_ctrl|vga_rgb[0] .register_cascade_mode = "off";
defparam \uut_vga_ctrl|vga_rgb[0] .sum_lutc_input = "datac";
defparam \uut_vga_ctrl|vga_rgb[0] .synch_mode = "off";
// synopsys translate_on

// atom is at PIN_61
cyclone_io \hsync~I (
	.datain(!\uut_vga_ctrl|hsync_r~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(hsync));
// synopsys translate_off
defparam \hsync~I .input_async_reset = "none";
defparam \hsync~I .input_power_up = "low";
defparam \hsync~I .input_register_mode = "none";
defparam \hsync~I .input_sync_reset = "none";
defparam \hsync~I .oe_async_reset = "none";
defparam \hsync~I .oe_power_up = "low";
defparam \hsync~I .oe_register_mode = "none";
defparam \hsync~I .oe_sync_reset = "none";
defparam \hsync~I .operation_mode = "output";
defparam \hsync~I .output_async_reset = "none";
defparam \hsync~I .output_power_up = "low";
defparam \hsync~I .output_register_mode = "none";
defparam \hsync~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_62
cyclone_io \vsync~I (
	.datain(!\uut_vga_ctrl|vsync_r~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vsync));
// synopsys translate_off
defparam \vsync~I .input_async_reset = "none";
defparam \vsync~I .input_power_up = "low";
defparam \vsync~I .input_register_mode = "none";
defparam \vsync~I .input_sync_reset = "none";
defparam \vsync~I .oe_async_reset = "none";
defparam \vsync~I .oe_power_up = "low";
defparam \vsync~I .oe_register_mode = "none";
defparam \vsync~I .oe_sync_reset = "none";
defparam \vsync~I .operation_mode = "output";
defparam \vsync~I .output_async_reset = "none";
defparam \vsync~I .output_power_up = "low";
defparam \vsync~I .output_register_mode = "none";
defparam \vsync~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_72
cyclone_io \vga_r[0]~I (
	.datain(\uut_vga_ctrl|vga_rgb [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vga_r[0]));
// synopsys translate_off
defparam \vga_r[0]~I .input_async_reset = "none";
defparam \vga_r[0]~I .input_power_up = "low";
defparam \vga_r[0]~I .input_register_mode = "none";
defparam \vga_r[0]~I .input_sync_reset = "none";
defparam \vga_r[0]~I .oe_async_reset = "none";
defparam \vga_r[0]~I .oe_power_up = "low";
defparam \vga_r[0]~I .oe_register_mode = "none";
defparam \vga_r[0]~I .oe_sync_reset = "none";
defparam \vga_r[0]~I .operation_mode = "output";
defparam \vga_r[0]~I .output_async_reset = "none";
defparam \vga_r[0]~I .output_power_up = "low";
defparam \vga_r[0]~I .output_register_mode = "none";
defparam \vga_r[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_73
cyclone_io \vga_r[1]~I (
	.datain(\uut_vga_ctrl|vga_rgb [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vga_r[1]));
// synopsys translate_off
defparam \vga_r[1]~I .input_async_reset = "none";
defparam \vga_r[1]~I .input_power_up = "low";
defparam \vga_r[1]~I .input_register_mode = "none";
defparam \vga_r[1]~I .input_sync_reset = "none";
defparam \vga_r[1]~I .oe_async_reset = "none";
defparam \vga_r[1]~I .oe_power_up = "low";
defparam \vga_r[1]~I .oe_register_mode = "none";
defparam \vga_r[1]~I .oe_sync_reset = "none";
defparam \vga_r[1]~I .operation_mode = "output";
defparam \vga_r[1]~I .output_async_reset = "none";
defparam \vga_r[1]~I .output_power_up = "low";
defparam \vga_r[1]~I .output_register_mode = "none";
defparam \vga_r[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_74
cyclone_io \vga_r[2]~I (
	.datain(\uut_vga_ctrl|vga_rgb [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vga_r[2]));
// synopsys translate_off
defparam \vga_r[2]~I .input_async_reset = "none";
defparam \vga_r[2]~I .input_power_up = "low";
defparam \vga_r[2]~I .input_register_mode = "none";
defparam \vga_r[2]~I .input_sync_reset = "none";
defparam \vga_r[2]~I .oe_async_reset = "none";
defparam \vga_r[2]~I .oe_power_up = "low";
defparam \vga_r[2]~I .oe_register_mode = "none";
defparam \vga_r[2]~I .oe_sync_reset = "none";
defparam \vga_r[2]~I .operation_mode = "output";
defparam \vga_r[2]~I .output_async_reset = "none";
defparam \vga_r[2]~I .output_power_up = "low";
defparam \vga_r[2]~I .output_register_mode = "none";
defparam \vga_r[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_69
cyclone_io \vga_g[0]~I (
	.datain(\uut_vga_ctrl|vga_rgb [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vga_g[0]));
// synopsys translate_off
defparam \vga_g[0]~I .input_async_reset = "none";
defparam \vga_g[0]~I .input_power_up = "low";
defparam \vga_g[0]~I .input_register_mode = "none";
defparam \vga_g[0]~I .input_sync_reset = "none";
defparam \vga_g[0]~I .oe_async_reset = "none";
defparam \vga_g[0]~I .oe_power_up = "low";
defparam \vga_g[0]~I .oe_register_mode = "none";
defparam \vga_g[0]~I .oe_sync_reset = "none";
defparam \vga_g[0]~I .operation_mode = "output";
defparam \vga_g[0]~I .output_async_reset = "none";
defparam \vga_g[0]~I .output_power_up = "low";
defparam \vga_g[0]~I .output_register_mode = "none";
defparam \vga_g[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_70
cyclone_io \vga_g[1]~I (
	.datain(\uut_vga_ctrl|vga_rgb [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vga_g[1]));
// synopsys translate_off
defparam \vga_g[1]~I .input_async_reset = "none";
defparam \vga_g[1]~I .input_power_up = "low";
defparam \vga_g[1]~I .input_register_mode = "none";
defparam \vga_g[1]~I .input_sync_reset = "none";
defparam \vga_g[1]~I .oe_async_reset = "none";
defparam \vga_g[1]~I .oe_power_up = "low";
defparam \vga_g[1]~I .oe_register_mode = "none";
defparam \vga_g[1]~I .oe_sync_reset = "none";
defparam \vga_g[1]~I .operation_mode = "output";
defparam \vga_g[1]~I .output_async_reset = "none";
defparam \vga_g[1]~I .output_power_up = "low";
defparam \vga_g[1]~I .output_register_mode = "none";
defparam \vga_g[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_71
cyclone_io \vga_g[2]~I (
	.datain(\uut_vga_ctrl|vga_rgb [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vga_g[2]));
// synopsys translate_off
defparam \vga_g[2]~I .input_async_reset = "none";
defparam \vga_g[2]~I .input_power_up = "low";
defparam \vga_g[2]~I .input_register_mode = "none";
defparam \vga_g[2]~I .input_sync_reset = "none";
defparam \vga_g[2]~I .oe_async_reset = "none";
defparam \vga_g[2]~I .oe_power_up = "low";
defparam \vga_g[2]~I .oe_register_mode = "none";
defparam \vga_g[2]~I .oe_sync_reset = "none";
defparam \vga_g[2]~I .operation_mode = "output";
defparam \vga_g[2]~I .output_async_reset = "none";
defparam \vga_g[2]~I .output_power_up = "low";
defparam \vga_g[2]~I .output_register_mode = "none";
defparam \vga_g[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_68
cyclone_io \vga_b[0]~I (
	.datain(\uut_vga_ctrl|vga_rgb [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vga_b[0]));
// synopsys translate_off
defparam \vga_b[0]~I .input_async_reset = "none";
defparam \vga_b[0]~I .input_power_up = "low";
defparam \vga_b[0]~I .input_register_mode = "none";
defparam \vga_b[0]~I .input_sync_reset = "none";
defparam \vga_b[0]~I .oe_async_reset = "none";
defparam \vga_b[0]~I .oe_power_up = "low";
defparam \vga_b[0]~I .oe_register_mode = "none";
defparam \vga_b[0]~I .oe_sync_reset = "none";
defparam \vga_b[0]~I .operation_mode = "output";
defparam \vga_b[0]~I .output_async_reset = "none";
defparam \vga_b[0]~I .output_power_up = "low";
defparam \vga_b[0]~I .output_register_mode = "none";
defparam \vga_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_67
cyclone_io \vga_b[1]~I (
	.datain(\uut_vga_ctrl|vga_rgb [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(vga_b[1]));
// synopsys translate_off
defparam \vga_b[1]~I .input_async_reset = "none";
defparam \vga_b[1]~I .input_power_up = "low";
defparam \vga_b[1]~I .input_register_mode = "none";
defparam \vga_b[1]~I .input_sync_reset = "none";
defparam \vga_b[1]~I .oe_async_reset = "none";
defparam \vga_b[1]~I .oe_power_up = "low";
defparam \vga_b[1]~I .oe_register_mode = "none";
defparam \vga_b[1]~I .oe_sync_reset = "none";
defparam \vga_b[1]~I .operation_mode = "output";
defparam \vga_b[1]~I .output_async_reset = "none";
defparam \vga_b[1]~I .output_power_up = "low";
defparam \vga_b[1]~I .output_register_mode = "none";
defparam \vga_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
