#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 21 10:52:07 2020
# Process ID: 13564
# Current directory: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9768 C:\Users\wilson\Documents\Project\my_w2812b_Project\W2812b_HW_Design\W2812b_HW_Design.xpr
# Log file: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/vivado.log
# Journal file: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/my_w2812b_Project/ip_repo/myW2812bDesignIP_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/wilson/Documents/Project/my_w2812b_Project/ip_repo/myW2812bDesignIP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/my_w2812b_Project/ip_repo/myW2812bDesignIP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_msg_config -suppress -id {IP_Flow 19-2207} -string {{WARNING: [IP_Flow 19-2207] Repository 'c:/Users/wilson/Documents/Project/my_w2812b_Project/ip_repo/myW2812bDesignIP_1.0' already exists; ignoring attempt to add it again.} } 
set_msg_config -suppress -id {IP_Flow 19-4995} -string {{WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/W2812b_HW_Design.cache/ip} } 
set_msg_config -suppress -id {Constraints 18-5210} -string {{WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.} } 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 13:41:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 14:54:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 14:58:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 14:59:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 15:04:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 15:09:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 19:10:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'WS2812_FEED' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj WS2812_FEED_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WS2812_FEED_behav xil_defaultlib.WS2812_FEED -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WS2812_FEED_behav xil_defaultlib.WS2812_FEED -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.ws2812_feed
Built simulation snapshot WS2812_FEED_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim/xsim.dir/WS2812_FEED_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim/xsim.dir/WS2812_FEED_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 21 19:16:34 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 21 19:16:34 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1483.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "WS2812_FEED_behav -key {Behavioral:sim_1:Functional:WS2812_FEED} -tclbatch {WS2812_FEED.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source WS2812_FEED.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'WS2812_FEED_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1483.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1483.914 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'WS2812_FEED' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj WS2812_FEED_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WS2812_FEED_behav xil_defaultlib.WS2812_FEED -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WS2812_FEED_behav xil_defaultlib.WS2812_FEED -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.ws2812_feed
Built simulation snapshot WS2812_FEED_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "WS2812_FEED_behav -key {Behavioral:sim_1:Functional:WS2812_FEED} -tclbatch {WS2812_FEED.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source WS2812_FEED.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'WS2812_FEED_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1483.914 ; gain = 0.000
add_force {/WS2812_FEED/start0} -radix hex {1 0ns}
run all
run 1 s
run 1 s
run 4 s
run 4 s
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'WS2812_FEED' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj WS2812_FEED_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WS2812_FEED_behav xil_defaultlib.WS2812_FEED -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WS2812_FEED_behav xil_defaultlib.WS2812_FEED -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.ws2812_feed
Built simulation snapshot WS2812_FEED_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.914 ; gain = 0.000
run 4 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd w ]
add_files -fileset sim_1 C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd
update_compile_order -fileset sim_1
set_property top simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simulation'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.WS2812_FEED [ws2812_feed_default]
Compiling architecture behavioral of entity xil_defaultlib.simulation
Built simulation snapshot simulation_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 21 19:36:27 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 21 19:36:27 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1483.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1483.914 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:09 . Memory (MB): peak = 1483.914 ; gain = 0.000
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 59
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 59
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 59
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 65
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 71
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 81
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 92
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 103
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 115
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 119
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 119
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 119
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 126
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.914 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1483.914 ; gain = 0.000
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 126
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 126
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 126
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 59
run all
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1483.914 ; gain = 0.000
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 59
run all
Stopped at time : 138995520 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 138995520 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 138995520 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 138995520 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 138995525 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simulation'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.WS2812_FEED [ws2812_feed_default]
Compiling architecture behavioral of entity xil_defaultlib.simulation
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.914 ; gain = 0.000
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simulation'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.WS2812_FEED [ws2812_feed_default]
Compiling architecture behavioral of entity xil_defaultlib.simulation
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1483.914 ; gain = 0.000
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 71
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 92
run all
Stopped at time : 45 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 92
run all
Stopped at time : 55 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 92
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 92
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 96
run all
Stopped at time : 435 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 96
run all
Stopped at time : 445 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 96
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 96
run all
Stopped at time : 1295 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 71
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 71
run all
Stopped at time : 30505 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 81
run all
Stopped at time : 30515 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30525 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 108
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 111
run all
Stopped at time : 30525 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
run all
Stopped at time : 30535 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30535 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
run all
Stopped at time : 30535 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 71
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 71
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
run all
Stopped at time : 30575 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30575 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
run all
Stopped at time : 30585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
run all
Stopped at time : 30595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
step
Stopped at time : 30595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 129
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 111
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 129
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 129
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 129
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 129
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 129
run all
Stopped at time : 30615 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simulation'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.WS2812_FEED [ws2812_feed_default]
Compiling architecture behavioral of entity xil_defaultlib.simulation
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 129 in file 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd' not restored because it is no longer a breakable line.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.914 ; gain = 0.000
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1483.914 ; gain = 0.000
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 10 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 10 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 10 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 10 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
step
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
step
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
step
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd" Line 27
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 40 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 40 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 20:19:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 20:25:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simulation'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.WS2812_FEED [ws2812_feed_default]
Compiling architecture behavioral of entity xil_defaultlib.simulation
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 111 in file 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd' not restored because it is no longer a breakable line.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1483.914 ; gain = 0.000
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 0 fs : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 130
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 132
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 10 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 10 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 10 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 10 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
add_force {/simulation/ws2812b/\controller_generator(0)\/gen_ctr_led_0/ctr_led_0/transfer_start} -radix hex {1 0ns}
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 132
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 59
run all
Stopped at time : 45 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 71
run all
Stopped at time : 1315 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 71
run all
Stopped at time : 2585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 71
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 71
run all
Stopped at time : 30525 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 81
run all
Stopped at time : 30535 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 132
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30575 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30575 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30575 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30575 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30615 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30615 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30615 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30615 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30625 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30625 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30625 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30625 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
run all
Stopped at time : 30635 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 30635 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 132
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 132
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 130
run all
Stopped at time : 61055 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 81
run all
Stopped at time : 61065 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 110
run all
Stopped at time : 61065 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 61075 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 61075 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 61095 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
run all
Stopped at time : 91585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 81
run all
Stopped at time : 91595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 91595 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 91605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 91605 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 91625 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
run all
Stopped at time : 122115 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 81
run all
Stopped at time : 122125 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 130
run all
Stopped at time : 122125 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 122135 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122135 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122135 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122135 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 122135 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 122135 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122145 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122145 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122145 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122145 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122155 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122155 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122155 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 122155 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 130
run all
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1483.914 ; gain = 0.000
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 130
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 132
run all
Stopped at time : 253937255 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937255 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937255 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937255 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937265 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937265 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937265 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937265 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937275 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937275 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937275 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937275 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937285 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937285 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937285 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937285 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937295 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937295 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937295 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937295 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937305 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937305 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937305 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937305 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937315 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937315 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937315 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937315 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 253937325 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 21:14:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 21:17:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 21:20:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 21:22:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
set_msg_config -suppress -id {VRFC 10-3813} -string {{WARNING: [VRFC 10-3813] value in initialization depends on signal 'transfer_start' [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:32]} } 
set_msg_config -suppress -id {Synth 8-3332} -string {{WARNING: [Synth 8-3332] Sequential element (controller_generator[0].gen_ctr_led_0.ctr_led_0/FSM_onehot_state_reg[4]) is unused and will be removed from module WS2812_FEED.} } 
set_msg_config -suppress -id {Synth 8-3332} -string {{WARNING: [Synth 8-3332] Sequential element (controller_generator[0].gen_ctr_led_0.ctr_led_0/FSM_onehot_state_reg[3]) is unused and will be removed from module WS2812_FEED.} } 
set_msg_config -suppress -id {Synth 8-3332} -string {{WARNING: [Synth 8-3332] Sequential element (controller_generator[0].gen_ctr_led_0.ctr_led_0/FSM_onehot_state_reg[2]) is unused and will be removed from module WS2812_FEED.} } 
set_msg_config -suppress  -severity {WARNING}
CRITICAL WARNING: [Common 17-1355] You are suppressing all messages of type 'WARNING'. You may potentially disregard important DRC, CDC, and implementation messages that can negatively impact your design.  If this is not desired, please run 'reset_msg_config -suppress -severity {WARNING}' to undo this change.
set_msg_config -suppress -id {Common 17-1355} -string {{CRITICAL WARNING: [Common 17-1355] You are suppressing all messages of type 'WARNING'. You may potentially disregard important DRC, CDC, and implementation messages that can negatively impact your design.  If this is not desired, please run 'reset_msg_config -suppress -severity {WARNING}' to undo this change.} } 
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 21:24:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
launch_runs impl_1
[Sat Nov 21 21:42:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "-". [C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd:71]
[Sat Nov 21 21:44:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Sat Nov 21 21:44:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WS2812_FEED'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simulation'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
"xelab -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20284ac54ea34f73831e45d01022907a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.WS2812_controller [\WS2812_controller(number_leds=4...]
Compiling architecture behavioral of entity xil_defaultlib.WS2812_FEED [ws2812_feed_default]
Compiling architecture behavioral of entity xil_defaultlib.simulation
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1483.914 ; gain = 0.000
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 5 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 15 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 130
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 130
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
add_force {/simulation/ws2812b/\controller_generator(0)\/gen_ctr_led_0/ctr_led_0/transfer_start} -radix hex {1 0ns}
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 20 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 25 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 30 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 35 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 40 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 40 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
run all
Stopped at time : 40 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 59
remove_bps -file {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} -line 59
run all
Stopped at time : 30515 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 81
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 71
run all
Stopped at time : 30525 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30525 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 30535 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30535 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 30545 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 65
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 30555 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 71
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30565 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 30575 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30575 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
run all
Stopped at time : 30585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 103
run all
Stopped at time : 30585 ns : File "C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd" Line 110
add_bp {C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd} 92
relaunch_sim
