
GPS_Individual.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f68  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08008208  08008208  00009208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080082e8  080082e8  000092e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080082f0  080082f0  000092f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080082f4  080082f4  000092f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000060  24000000  080082f8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000060  08008358  0000a060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  240000c0  080083b8  0000a0c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000828  24000120  08008418  0000a120  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000948  08008418  0000a948  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a120  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b6c4  00000000  00000000  0000a14e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ddb  00000000  00000000  00025812  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001288  00000000  00000000  000285f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e7e  00000000  00000000  00029878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000382e3  00000000  00000000  0002a6f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018fc3  00000000  00000000  000629d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00161b42  00000000  00000000  0007b99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dd4de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005508  00000000  00000000  001dd524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  001e2a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000120 	.word	0x24000120
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080081f0 	.word	0x080081f0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000124 	.word	0x24000124
 80002dc:	080081f0 	.word	0x080081f0

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <strcmp>:
 80002f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002f8:	2a01      	cmp	r2, #1
 80002fa:	bf28      	it	cs
 80002fc:	429a      	cmpcs	r2, r3
 80002fe:	d0f7      	beq.n	80002f0 <strcmp>
 8000300:	1ad0      	subs	r0, r2, r3
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003c4:	f000 b96a 	b.w	800069c <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	460c      	mov	r4, r1
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d14e      	bne.n	800048a <__udivmoddi4+0xaa>
 80003ec:	4694      	mov	ip, r2
 80003ee:	458c      	cmp	ip, r1
 80003f0:	4686      	mov	lr, r0
 80003f2:	fab2 f282 	clz	r2, r2
 80003f6:	d962      	bls.n	80004be <__udivmoddi4+0xde>
 80003f8:	b14a      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fa:	f1c2 0320 	rsb	r3, r2, #32
 80003fe:	4091      	lsls	r1, r2
 8000400:	fa20 f303 	lsr.w	r3, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	4319      	orrs	r1, r3
 800040a:	fa00 fe02 	lsl.w	lr, r0, r2
 800040e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000412:	fa1f f68c 	uxth.w	r6, ip
 8000416:	fbb1 f4f7 	udiv	r4, r1, r7
 800041a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041e:	fb07 1114 	mls	r1, r7, r4, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb04 f106 	mul.w	r1, r4, r6
 800042a:	4299      	cmp	r1, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x64>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000436:	f080 8112 	bcs.w	800065e <__udivmoddi4+0x27e>
 800043a:	4299      	cmp	r1, r3
 800043c:	f240 810f 	bls.w	800065e <__udivmoddi4+0x27e>
 8000440:	3c02      	subs	r4, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	fa1f f38e 	uxth.w	r3, lr
 800044a:	fbb1 f0f7 	udiv	r0, r1, r7
 800044e:	fb07 1110 	mls	r1, r7, r0, r1
 8000452:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000456:	fb00 f606 	mul.w	r6, r0, r6
 800045a:	429e      	cmp	r6, r3
 800045c:	d90a      	bls.n	8000474 <__udivmoddi4+0x94>
 800045e:	eb1c 0303 	adds.w	r3, ip, r3
 8000462:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000466:	f080 80fc 	bcs.w	8000662 <__udivmoddi4+0x282>
 800046a:	429e      	cmp	r6, r3
 800046c:	f240 80f9 	bls.w	8000662 <__udivmoddi4+0x282>
 8000470:	4463      	add	r3, ip
 8000472:	3802      	subs	r0, #2
 8000474:	1b9b      	subs	r3, r3, r6
 8000476:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800047a:	2100      	movs	r1, #0
 800047c:	b11d      	cbz	r5, 8000486 <__udivmoddi4+0xa6>
 800047e:	40d3      	lsrs	r3, r2
 8000480:	2200      	movs	r2, #0
 8000482:	e9c5 3200 	strd	r3, r2, [r5]
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	428b      	cmp	r3, r1
 800048c:	d905      	bls.n	800049a <__udivmoddi4+0xba>
 800048e:	b10d      	cbz	r5, 8000494 <__udivmoddi4+0xb4>
 8000490:	e9c5 0100 	strd	r0, r1, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	4608      	mov	r0, r1
 8000498:	e7f5      	b.n	8000486 <__udivmoddi4+0xa6>
 800049a:	fab3 f183 	clz	r1, r3
 800049e:	2900      	cmp	r1, #0
 80004a0:	d146      	bne.n	8000530 <__udivmoddi4+0x150>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d302      	bcc.n	80004ac <__udivmoddi4+0xcc>
 80004a6:	4290      	cmp	r0, r2
 80004a8:	f0c0 80f0 	bcc.w	800068c <__udivmoddi4+0x2ac>
 80004ac:	1a86      	subs	r6, r0, r2
 80004ae:	eb64 0303 	sbc.w	r3, r4, r3
 80004b2:	2001      	movs	r0, #1
 80004b4:	2d00      	cmp	r5, #0
 80004b6:	d0e6      	beq.n	8000486 <__udivmoddi4+0xa6>
 80004b8:	e9c5 6300 	strd	r6, r3, [r5]
 80004bc:	e7e3      	b.n	8000486 <__udivmoddi4+0xa6>
 80004be:	2a00      	cmp	r2, #0
 80004c0:	f040 8090 	bne.w	80005e4 <__udivmoddi4+0x204>
 80004c4:	eba1 040c 	sub.w	r4, r1, ip
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa1f f78c 	uxth.w	r7, ip
 80004d0:	2101      	movs	r1, #1
 80004d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004da:	fb08 4416 	mls	r4, r8, r6, r4
 80004de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004e2:	fb07 f006 	mul.w	r0, r7, r6
 80004e6:	4298      	cmp	r0, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x11c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80004f2:	d202      	bcs.n	80004fa <__udivmoddi4+0x11a>
 80004f4:	4298      	cmp	r0, r3
 80004f6:	f200 80cd 	bhi.w	8000694 <__udivmoddi4+0x2b4>
 80004fa:	4626      	mov	r6, r4
 80004fc:	1a1c      	subs	r4, r3, r0
 80004fe:	fa1f f38e 	uxth.w	r3, lr
 8000502:	fbb4 f0f8 	udiv	r0, r4, r8
 8000506:	fb08 4410 	mls	r4, r8, r0, r4
 800050a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800050e:	fb00 f707 	mul.w	r7, r0, r7
 8000512:	429f      	cmp	r7, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x148>
 8000516:	eb1c 0303 	adds.w	r3, ip, r3
 800051a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800051e:	d202      	bcs.n	8000526 <__udivmoddi4+0x146>
 8000520:	429f      	cmp	r7, r3
 8000522:	f200 80b0 	bhi.w	8000686 <__udivmoddi4+0x2a6>
 8000526:	4620      	mov	r0, r4
 8000528:	1bdb      	subs	r3, r3, r7
 800052a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800052e:	e7a5      	b.n	800047c <__udivmoddi4+0x9c>
 8000530:	f1c1 0620 	rsb	r6, r1, #32
 8000534:	408b      	lsls	r3, r1
 8000536:	fa22 f706 	lsr.w	r7, r2, r6
 800053a:	431f      	orrs	r7, r3
 800053c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000540:	fa04 f301 	lsl.w	r3, r4, r1
 8000544:	ea43 030c 	orr.w	r3, r3, ip
 8000548:	40f4      	lsrs	r4, r6
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	0c38      	lsrs	r0, r7, #16
 8000550:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000554:	fbb4 fef0 	udiv	lr, r4, r0
 8000558:	fa1f fc87 	uxth.w	ip, r7
 800055c:	fb00 441e 	mls	r4, r0, lr, r4
 8000560:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000564:	fb0e f90c 	mul.w	r9, lr, ip
 8000568:	45a1      	cmp	r9, r4
 800056a:	fa02 f201 	lsl.w	r2, r2, r1
 800056e:	d90a      	bls.n	8000586 <__udivmoddi4+0x1a6>
 8000570:	193c      	adds	r4, r7, r4
 8000572:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000576:	f080 8084 	bcs.w	8000682 <__udivmoddi4+0x2a2>
 800057a:	45a1      	cmp	r9, r4
 800057c:	f240 8081 	bls.w	8000682 <__udivmoddi4+0x2a2>
 8000580:	f1ae 0e02 	sub.w	lr, lr, #2
 8000584:	443c      	add	r4, r7
 8000586:	eba4 0409 	sub.w	r4, r4, r9
 800058a:	fa1f f983 	uxth.w	r9, r3
 800058e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000592:	fb00 4413 	mls	r4, r0, r3, r4
 8000596:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800059a:	fb03 fc0c 	mul.w	ip, r3, ip
 800059e:	45a4      	cmp	ip, r4
 80005a0:	d907      	bls.n	80005b2 <__udivmoddi4+0x1d2>
 80005a2:	193c      	adds	r4, r7, r4
 80005a4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80005a8:	d267      	bcs.n	800067a <__udivmoddi4+0x29a>
 80005aa:	45a4      	cmp	ip, r4
 80005ac:	d965      	bls.n	800067a <__udivmoddi4+0x29a>
 80005ae:	3b02      	subs	r3, #2
 80005b0:	443c      	add	r4, r7
 80005b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005b6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ba:	eba4 040c 	sub.w	r4, r4, ip
 80005be:	429c      	cmp	r4, r3
 80005c0:	46ce      	mov	lr, r9
 80005c2:	469c      	mov	ip, r3
 80005c4:	d351      	bcc.n	800066a <__udivmoddi4+0x28a>
 80005c6:	d04e      	beq.n	8000666 <__udivmoddi4+0x286>
 80005c8:	b155      	cbz	r5, 80005e0 <__udivmoddi4+0x200>
 80005ca:	ebb8 030e 	subs.w	r3, r8, lr
 80005ce:	eb64 040c 	sbc.w	r4, r4, ip
 80005d2:	fa04 f606 	lsl.w	r6, r4, r6
 80005d6:	40cb      	lsrs	r3, r1
 80005d8:	431e      	orrs	r6, r3
 80005da:	40cc      	lsrs	r4, r1
 80005dc:	e9c5 6400 	strd	r6, r4, [r5]
 80005e0:	2100      	movs	r1, #0
 80005e2:	e750      	b.n	8000486 <__udivmoddi4+0xa6>
 80005e4:	f1c2 0320 	rsb	r3, r2, #32
 80005e8:	fa20 f103 	lsr.w	r1, r0, r3
 80005ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80005f0:	fa24 f303 	lsr.w	r3, r4, r3
 80005f4:	4094      	lsls	r4, r2
 80005f6:	430c      	orrs	r4, r1
 80005f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000600:	fa1f f78c 	uxth.w	r7, ip
 8000604:	fbb3 f0f8 	udiv	r0, r3, r8
 8000608:	fb08 3110 	mls	r1, r8, r0, r3
 800060c:	0c23      	lsrs	r3, r4, #16
 800060e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000612:	fb00 f107 	mul.w	r1, r0, r7
 8000616:	4299      	cmp	r1, r3
 8000618:	d908      	bls.n	800062c <__udivmoddi4+0x24c>
 800061a:	eb1c 0303 	adds.w	r3, ip, r3
 800061e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000622:	d22c      	bcs.n	800067e <__udivmoddi4+0x29e>
 8000624:	4299      	cmp	r1, r3
 8000626:	d92a      	bls.n	800067e <__udivmoddi4+0x29e>
 8000628:	3802      	subs	r0, #2
 800062a:	4463      	add	r3, ip
 800062c:	1a5b      	subs	r3, r3, r1
 800062e:	b2a4      	uxth	r4, r4
 8000630:	fbb3 f1f8 	udiv	r1, r3, r8
 8000634:	fb08 3311 	mls	r3, r8, r1, r3
 8000638:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800063c:	fb01 f307 	mul.w	r3, r1, r7
 8000640:	42a3      	cmp	r3, r4
 8000642:	d908      	bls.n	8000656 <__udivmoddi4+0x276>
 8000644:	eb1c 0404 	adds.w	r4, ip, r4
 8000648:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800064c:	d213      	bcs.n	8000676 <__udivmoddi4+0x296>
 800064e:	42a3      	cmp	r3, r4
 8000650:	d911      	bls.n	8000676 <__udivmoddi4+0x296>
 8000652:	3902      	subs	r1, #2
 8000654:	4464      	add	r4, ip
 8000656:	1ae4      	subs	r4, r4, r3
 8000658:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800065c:	e739      	b.n	80004d2 <__udivmoddi4+0xf2>
 800065e:	4604      	mov	r4, r0
 8000660:	e6f0      	b.n	8000444 <__udivmoddi4+0x64>
 8000662:	4608      	mov	r0, r1
 8000664:	e706      	b.n	8000474 <__udivmoddi4+0x94>
 8000666:	45c8      	cmp	r8, r9
 8000668:	d2ae      	bcs.n	80005c8 <__udivmoddi4+0x1e8>
 800066a:	ebb9 0e02 	subs.w	lr, r9, r2
 800066e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000672:	3801      	subs	r0, #1
 8000674:	e7a8      	b.n	80005c8 <__udivmoddi4+0x1e8>
 8000676:	4631      	mov	r1, r6
 8000678:	e7ed      	b.n	8000656 <__udivmoddi4+0x276>
 800067a:	4603      	mov	r3, r0
 800067c:	e799      	b.n	80005b2 <__udivmoddi4+0x1d2>
 800067e:	4630      	mov	r0, r6
 8000680:	e7d4      	b.n	800062c <__udivmoddi4+0x24c>
 8000682:	46d6      	mov	lr, sl
 8000684:	e77f      	b.n	8000586 <__udivmoddi4+0x1a6>
 8000686:	4463      	add	r3, ip
 8000688:	3802      	subs	r0, #2
 800068a:	e74d      	b.n	8000528 <__udivmoddi4+0x148>
 800068c:	4606      	mov	r6, r0
 800068e:	4623      	mov	r3, r4
 8000690:	4608      	mov	r0, r1
 8000692:	e70f      	b.n	80004b4 <__udivmoddi4+0xd4>
 8000694:	3e02      	subs	r6, #2
 8000696:	4463      	add	r3, ip
 8000698:	e730      	b.n	80004fc <__udivmoddi4+0x11c>
 800069a:	bf00      	nop

0800069c <__aeabi_idiv0>:
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop

080006a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a0:	b5b0      	push	{r4, r5, r7, lr}
 80006a2:	b0cc      	sub	sp, #304	@ 0x130
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a6:	f000 ff3b 	bl	8001520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006aa:	f000 f83b 	bl	8000724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ae:	f000 f9c3 	bl	8000a38 <MX_GPIO_Init>
  MX_ETH_Init();
 80006b2:	f000 f8b7 	bl	8000824 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80006b6:	f000 f941 	bl	800093c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006ba:	f000 f98b 	bl	80009d4 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C2_Init();
 80006be:	f000 f8fd 	bl	80008bc <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	  char numcommand[MAX_READ];
	  char init_command[] = "$PMTK314,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*29\r\n";
 80006c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80006c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80006ca:	4a14      	ldr	r2, [pc, #80]	@ (800071c <main+0x7c>)
 80006cc:	461c      	mov	r4, r3
 80006ce:	4615      	mov	r5, r2
 80006d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	  // Write initialization command to PA1010D
	  pa1010d_write_command(init_command, sizeof(init_command) - 1);
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	212f      	movs	r1, #47	@ 0x2f
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 fa91 	bl	8000c0c <pa1010d_write_command>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  while (1) {
	      // Clear the buffer before reading
	      memset(numcommand, 0, MAX_READ);
 80006ea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80006ee:	22fa      	movs	r2, #250	@ 0xfa
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f007 f8fc 	bl	80078f0 <memset>

	      // Read raw data from PA1010D
	      pa1010d_read_raw(numcommand);
 80006f8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 fb6d 	bl	8000ddc <pa1010d_read_raw>

	      // Parse the GNRMC string
	      pa1010d_parse_string(numcommand, "GNRMC");
 8000702:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000706:	4906      	ldr	r1, [pc, #24]	@ (8000720 <main+0x80>)
 8000708:	4618      	mov	r0, r3
 800070a:	f000 fa95 	bl	8000c38 <pa1010d_parse_string>

	      // Wait for the next GPS update
	      HAL_Delay(1000);
 800070e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000712:	f000 ff97 	bl	8001644 <HAL_Delay>
	      memset(numcommand, 0, MAX_READ);
 8000716:	bf00      	nop
 8000718:	e7e7      	b.n	80006ea <main+0x4a>
 800071a:	bf00      	nop
 800071c:	08008210 	.word	0x08008210
 8000720:	08008208 	.word	0x08008208

08000724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b09c      	sub	sp, #112	@ 0x70
 8000728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800072e:	224c      	movs	r2, #76	@ 0x4c
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f007 f8dc 	bl	80078f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2220      	movs	r2, #32
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f007 f8d6 	bl	80078f0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000744:	2002      	movs	r0, #2
 8000746:	f002 fdbb 	bl	80032c0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800074a:	2300      	movs	r3, #0
 800074c:	603b      	str	r3, [r7, #0]
 800074e:	4b33      	ldr	r3, [pc, #204]	@ (800081c <SystemClock_Config+0xf8>)
 8000750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000752:	4a32      	ldr	r2, [pc, #200]	@ (800081c <SystemClock_Config+0xf8>)
 8000754:	f023 0301 	bic.w	r3, r3, #1
 8000758:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800075a:	4b30      	ldr	r3, [pc, #192]	@ (800081c <SystemClock_Config+0xf8>)
 800075c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	4b2e      	ldr	r3, [pc, #184]	@ (8000820 <SystemClock_Config+0xfc>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800076c:	4a2c      	ldr	r2, [pc, #176]	@ (8000820 <SystemClock_Config+0xfc>)
 800076e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000772:	6193      	str	r3, [r2, #24]
 8000774:	4b2a      	ldr	r3, [pc, #168]	@ (8000820 <SystemClock_Config+0xfc>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800077c:	603b      	str	r3, [r7, #0]
 800077e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000780:	bf00      	nop
 8000782:	4b27      	ldr	r3, [pc, #156]	@ (8000820 <SystemClock_Config+0xfc>)
 8000784:	699b      	ldr	r3, [r3, #24]
 8000786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800078a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800078e:	d1f8      	bne.n	8000782 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000790:	2303      	movs	r3, #3
 8000792:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000794:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000798:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800079a:	2301      	movs	r3, #1
 800079c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800079e:	2340      	movs	r3, #64	@ 0x40
 80007a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a2:	2302      	movs	r3, #2
 80007a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007a6:	2302      	movs	r3, #2
 80007a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007aa:	2301      	movs	r3, #1
 80007ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80007ae:	2318      	movs	r3, #24
 80007b0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007b6:	2304      	movs	r3, #4
 80007b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ba:	2302      	movs	r3, #2
 80007bc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007be:	230c      	movs	r3, #12
 80007c0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007c2:	2300      	movs	r3, #0
 80007c4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ce:	4618      	mov	r0, r3
 80007d0:	f002 fdc0 	bl	8003354 <HAL_RCC_OscConfig>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <SystemClock_Config+0xba>
  {
    Error_Handler();
 80007da:	f000 fb4d 	bl	8000e78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007de:	233f      	movs	r3, #63	@ 0x3f
 80007e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007fa:	2300      	movs	r3, #0
 80007fc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	2101      	movs	r1, #1
 8000802:	4618      	mov	r0, r3
 8000804:	f003 fa00 	bl	8003c08 <HAL_RCC_ClockConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0xee>
  {
    Error_Handler();
 800080e:	f000 fb33 	bl	8000e78 <Error_Handler>
  }
}
 8000812:	bf00      	nop
 8000814:	3770      	adds	r7, #112	@ 0x70
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	58000400 	.word	0x58000400
 8000820:	58024800 	.word	0x58024800

08000824 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000828:	4b1e      	ldr	r3, [pc, #120]	@ (80008a4 <MX_ETH_Init+0x80>)
 800082a:	4a1f      	ldr	r2, [pc, #124]	@ (80008a8 <MX_ETH_Init+0x84>)
 800082c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800082e:	4b1f      	ldr	r3, [pc, #124]	@ (80008ac <MX_ETH_Init+0x88>)
 8000830:	2200      	movs	r2, #0
 8000832:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000834:	4b1d      	ldr	r3, [pc, #116]	@ (80008ac <MX_ETH_Init+0x88>)
 8000836:	2280      	movs	r2, #128	@ 0x80
 8000838:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800083a:	4b1c      	ldr	r3, [pc, #112]	@ (80008ac <MX_ETH_Init+0x88>)
 800083c:	22e1      	movs	r2, #225	@ 0xe1
 800083e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000840:	4b1a      	ldr	r3, [pc, #104]	@ (80008ac <MX_ETH_Init+0x88>)
 8000842:	2200      	movs	r2, #0
 8000844:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000846:	4b19      	ldr	r3, [pc, #100]	@ (80008ac <MX_ETH_Init+0x88>)
 8000848:	2200      	movs	r2, #0
 800084a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800084c:	4b17      	ldr	r3, [pc, #92]	@ (80008ac <MX_ETH_Init+0x88>)
 800084e:	2200      	movs	r2, #0
 8000850:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000852:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <MX_ETH_Init+0x80>)
 8000854:	4a15      	ldr	r2, [pc, #84]	@ (80008ac <MX_ETH_Init+0x88>)
 8000856:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000858:	4b12      	ldr	r3, [pc, #72]	@ (80008a4 <MX_ETH_Init+0x80>)
 800085a:	2201      	movs	r2, #1
 800085c:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800085e:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <MX_ETH_Init+0x80>)
 8000860:	4a13      	ldr	r2, [pc, #76]	@ (80008b0 <MX_ETH_Init+0x8c>)
 8000862:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_ETH_Init+0x80>)
 8000866:	4a13      	ldr	r2, [pc, #76]	@ (80008b4 <MX_ETH_Init+0x90>)
 8000868:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_ETH_Init+0x80>)
 800086c:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000870:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000872:	480c      	ldr	r0, [pc, #48]	@ (80008a4 <MX_ETH_Init+0x80>)
 8000874:	f001 f80e 	bl	8001894 <HAL_ETH_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800087e:	f000 fafb 	bl	8000e78 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000882:	2238      	movs	r2, #56	@ 0x38
 8000884:	2100      	movs	r1, #0
 8000886:	480c      	ldr	r0, [pc, #48]	@ (80008b8 <MX_ETH_Init+0x94>)
 8000888:	f007 f832 	bl	80078f0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800088c:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <MX_ETH_Init+0x94>)
 800088e:	2221      	movs	r2, #33	@ 0x21
 8000890:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000892:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <MX_ETH_Init+0x94>)
 8000894:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000898:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800089a:	4b07      	ldr	r3, [pc, #28]	@ (80008b8 <MX_ETH_Init+0x94>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80008a0:	bf00      	nop
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	24000174 	.word	0x24000174
 80008a8:	40028000 	.word	0x40028000
 80008ac:	240007f0 	.word	0x240007f0
 80008b0:	240000c0 	.word	0x240000c0
 80008b4:	24000060 	.word	0x24000060
 80008b8:	2400013c 	.word	0x2400013c

080008bc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000934 <MX_I2C2_Init+0x78>)
 80008c4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 80008c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000938 <MX_I2C2_Init+0x7c>)
 80008ca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008cc:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008d2:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008d8:	4b15      	ldr	r3, [pc, #84]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008da:	2200      	movs	r2, #0
 80008dc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008de:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008e4:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008ea:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008f6:	480e      	ldr	r0, [pc, #56]	@ (8000930 <MX_I2C2_Init+0x74>)
 80008f8:	f001 fdca 	bl	8002490 <HAL_I2C_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000902:	f000 fab9 	bl	8000e78 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000906:	2100      	movs	r1, #0
 8000908:	4809      	ldr	r0, [pc, #36]	@ (8000930 <MX_I2C2_Init+0x74>)
 800090a:	f002 fb11 	bl	8002f30 <HAL_I2CEx_ConfigAnalogFilter>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000914:	f000 fab0 	bl	8000e78 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000918:	2100      	movs	r1, #0
 800091a:	4805      	ldr	r0, [pc, #20]	@ (8000930 <MX_I2C2_Init+0x74>)
 800091c:	f002 fb53 	bl	8002fc6 <HAL_I2CEx_ConfigDigitalFilter>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000926:	f000 faa7 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	24000224 	.word	0x24000224
 8000934:	40005800 	.word	0x40005800
 8000938:	10707dbc 	.word	0x10707dbc

0800093c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000940:	4b22      	ldr	r3, [pc, #136]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000942:	4a23      	ldr	r2, [pc, #140]	@ (80009d0 <MX_USART3_UART_Init+0x94>)
 8000944:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000946:	4b21      	ldr	r3, [pc, #132]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800094c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800094e:	4b1f      	ldr	r3, [pc, #124]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000954:	4b1d      	ldr	r3, [pc, #116]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800095a:	4b1c      	ldr	r3, [pc, #112]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 800095c:	2200      	movs	r2, #0
 800095e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000960:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000962:	220c      	movs	r2, #12
 8000964:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000966:	4b19      	ldr	r3, [pc, #100]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800096c:	4b17      	ldr	r3, [pc, #92]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000972:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000974:	2200      	movs	r2, #0
 8000976:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000978:	4b14      	ldr	r3, [pc, #80]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 800097a:	2200      	movs	r2, #0
 800097c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800097e:	4b13      	ldr	r3, [pc, #76]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000984:	4811      	ldr	r0, [pc, #68]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000986:	f005 faf7 	bl	8005f78 <HAL_UART_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000990:	f000 fa72 	bl	8000e78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000994:	2100      	movs	r1, #0
 8000996:	480d      	ldr	r0, [pc, #52]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 8000998:	f006 fb8d 	bl	80070b6 <HAL_UARTEx_SetTxFifoThreshold>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009a2:	f000 fa69 	bl	8000e78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009a6:	2100      	movs	r1, #0
 80009a8:	4808      	ldr	r0, [pc, #32]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 80009aa:	f006 fbc2 	bl	8007132 <HAL_UARTEx_SetRxFifoThreshold>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009b4:	f000 fa60 	bl	8000e78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009b8:	4804      	ldr	r0, [pc, #16]	@ (80009cc <MX_USART3_UART_Init+0x90>)
 80009ba:	f006 fb43 	bl	8007044 <HAL_UARTEx_DisableFifoMode>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009c4:	f000 fa58 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	24000278 	.word	0x24000278
 80009d0:	40004800 	.word	0x40004800

080009d4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009d8:	4b15      	ldr	r3, [pc, #84]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009da:	4a16      	ldr	r2, [pc, #88]	@ (8000a34 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80009dc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80009de:	4b14      	ldr	r3, [pc, #80]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009e0:	2209      	movs	r2, #9
 80009e2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009e4:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009e6:	2202      	movs	r2, #2
 80009e8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009ea:	4b11      	ldr	r3, [pc, #68]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f2:	2202      	movs	r2, #2
 80009f4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a02:	4b0b      	ldr	r3, [pc, #44]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000a08:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a0e:	4b08      	ldr	r3, [pc, #32]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a14:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a1a:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a1c:	f002 fb1f 	bl	800305e <HAL_PCD_Init>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000a26:	f000 fa27 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	2400030c 	.word	0x2400030c
 8000a34:	40080000 	.word	0x40080000

08000a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08e      	sub	sp, #56	@ 0x38
 8000a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
 8000a46:	605a      	str	r2, [r3, #4]
 8000a48:	609a      	str	r2, [r3, #8]
 8000a4a:	60da      	str	r2, [r3, #12]
 8000a4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a4e:	4b69      	ldr	r3, [pc, #420]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a54:	4a67      	ldr	r2, [pc, #412]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a56:	f043 0304 	orr.w	r3, r3, #4
 8000a5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a5e:	4b65      	ldr	r3, [pc, #404]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a64:	f003 0304 	and.w	r3, r3, #4
 8000a68:	623b      	str	r3, [r7, #32]
 8000a6a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a6c:	4b61      	ldr	r3, [pc, #388]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a72:	4a60      	ldr	r2, [pc, #384]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a74:	f043 0320 	orr.w	r3, r3, #32
 8000a78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a7c:	4b5d      	ldr	r3, [pc, #372]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a82:	f003 0320 	and.w	r3, r3, #32
 8000a86:	61fb      	str	r3, [r7, #28]
 8000a88:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a8a:	4b5a      	ldr	r3, [pc, #360]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a90:	4a58      	ldr	r2, [pc, #352]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a9a:	4b56      	ldr	r3, [pc, #344]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000a9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aa4:	61bb      	str	r3, [r7, #24]
 8000aa6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa8:	4b52      	ldr	r3, [pc, #328]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aae:	4a51      	ldr	r2, [pc, #324]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab8:	4b4e      	ldr	r3, [pc, #312]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	617b      	str	r3, [r7, #20]
 8000ac4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac6:	4b4b      	ldr	r3, [pc, #300]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000acc:	4a49      	ldr	r2, [pc, #292]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000ace:	f043 0302 	orr.w	r3, r3, #2
 8000ad2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ad6:	4b47      	ldr	r3, [pc, #284]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000adc:	f003 0302 	and.w	r3, r3, #2
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae4:	4b43      	ldr	r3, [pc, #268]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aea:	4a42      	ldr	r2, [pc, #264]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000aec:	f043 0308 	orr.w	r3, r3, #8
 8000af0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000af4:	4b3f      	ldr	r3, [pc, #252]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afa:	f003 0308 	and.w	r3, r3, #8
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b02:	4b3c      	ldr	r3, [pc, #240]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b08:	4a3a      	ldr	r2, [pc, #232]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000b0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b12:	4b38      	ldr	r3, [pc, #224]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b1c:	60bb      	str	r3, [r7, #8]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b20:	4b34      	ldr	r3, [pc, #208]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b26:	4a33      	ldr	r2, [pc, #204]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000b28:	f043 0310 	orr.w	r3, r3, #16
 8000b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b30:	4b30      	ldr	r3, [pc, #192]	@ (8000bf4 <MX_GPIO_Init+0x1bc>)
 8000b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b36:	f003 0310 	and.w	r3, r3, #16
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000b44:	482c      	ldr	r0, [pc, #176]	@ (8000bf8 <MX_GPIO_Init+0x1c0>)
 8000b46:	f001 fc89 	bl	800245c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b50:	482a      	ldr	r0, [pc, #168]	@ (8000bfc <MX_GPIO_Init+0x1c4>)
 8000b52:	f001 fc83 	bl	800245c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2102      	movs	r1, #2
 8000b5a:	4829      	ldr	r0, [pc, #164]	@ (8000c00 <MX_GPIO_Init+0x1c8>)
 8000b5c:	f001 fc7e 	bl	800245c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b66:	2300      	movs	r3, #0
 8000b68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b72:	4619      	mov	r1, r3
 8000b74:	4823      	ldr	r0, [pc, #140]	@ (8000c04 <MX_GPIO_Init+0x1cc>)
 8000b76:	f001 fac1 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b7a:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b80:	2301      	movs	r3, #1
 8000b82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	2300      	movs	r3, #0
 8000b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b90:	4619      	mov	r1, r3
 8000b92:	4819      	ldr	r0, [pc, #100]	@ (8000bf8 <MX_GPIO_Init+0x1c0>)
 8000b94:	f001 fab2 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000b98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4812      	ldr	r0, [pc, #72]	@ (8000bfc <MX_GPIO_Init+0x1c4>)
 8000bb2:	f001 faa3 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000bb6:	2380      	movs	r3, #128	@ 0x80
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc8:	4619      	mov	r1, r3
 8000bca:	480f      	ldr	r0, [pc, #60]	@ (8000c08 <MX_GPIO_Init+0x1d0>)
 8000bcc:	f001 fa96 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	4806      	ldr	r0, [pc, #24]	@ (8000c00 <MX_GPIO_Init+0x1c8>)
 8000be8:	f001 fa88 	bl	80020fc <HAL_GPIO_Init>

}
 8000bec:	bf00      	nop
 8000bee:	3738      	adds	r7, #56	@ 0x38
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	58024400 	.word	0x58024400
 8000bf8:	58020400 	.word	0x58020400
 8000bfc:	58020c00 	.word	0x58020c00
 8000c00:	58021000 	.word	0x58021000
 8000c04:	58020800 	.word	0x58020800
 8000c08:	58021800 	.word	0x58021800

08000c0c <pa1010d_write_command>:

/* USER CODE BEGIN 4 */

	void pa1010d_write_command(const char *command, int com_length) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af02      	add	r7, sp, #8
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
	    HAL_I2C_Master_Transmit(&hi2c2
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c1e:	9200      	str	r2, [sp, #0]
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	2120      	movs	r1, #32
 8000c24:	4803      	ldr	r0, [pc, #12]	@ (8000c34 <pa1010d_write_command+0x28>)
 8000c26:	f001 fccf 	bl	80025c8 <HAL_I2C_Master_Transmit>
	    		, PA1010D_ADDR << 1, (uint8_t *)command, com_length, HAL_MAX_DELAY);
	}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	24000224 	.word	0x24000224

08000c38 <pa1010d_parse_string>:

	// Function to parse the GNRMC string
	void pa1010d_parse_string(char *output, const char *protocol) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000c3e:	af06      	add	r7, sp, #24
 8000c40:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8000c44:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000c48:	6018      	str	r0, [r3, #0]
 8000c4a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8000c4e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8000c52:	6019      	str	r1, [r3, #0]
	    char *com_index = strstr(output, protocol);
 8000c54:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8000c58:	f5a3 72f8 	sub.w	r2, r3, #496	@ 0x1f0
 8000c5c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8000c60:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000c64:	6811      	ldr	r1, [r2, #0]
 8000c66:	6818      	ldr	r0, [r3, #0]
 8000c68:	f006 fe2c 	bl	80078c4 <strstr>
 8000c6c:	f8c7 01e0 	str.w	r0, [r7, #480]	@ 0x1e0
	    if (com_index == NULL) return;
 8000c70:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	f000 80a5 	beq.w	8000dc4 <pa1010d_parse_string+0x18c>

	    int p = com_index - output;
 8000c7a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8000c7e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000c82:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
	    #define NO_OF_FIELDS 14
	    #define MAX_LEN 15
	    char gps_data[NO_OF_FIELDS][MAX_LEN] = {0};
 8000c8e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000c92:	22d2      	movs	r2, #210	@ 0xd2
 8000c94:	2100      	movs	r1, #0
 8000c96:	4618      	mov	r0, r3
 8000c98:	f006 fe2a 	bl	80078f0 <memset>
	    int n = 0, m = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4

	    while (output[p] != '$' && n < NO_OF_FIELDS) {
 8000ca8:	e041      	b.n	8000d2e <pa1010d_parse_string+0xf6>
	        if (output[p] == ',' || output[p] == '*') {
 8000caa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000cae:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8000cb2:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8000cb6:	6812      	ldr	r2, [r2, #0]
 8000cb8:	4413      	add	r3, r2
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b2c      	cmp	r3, #44	@ 0x2c
 8000cbe:	d00a      	beq.n	8000cd6 <pa1010d_parse_string+0x9e>
 8000cc0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000cc4:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8000cc8:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8000ccc:	6812      	ldr	r2, [r2, #0]
 8000cce:	4413      	add	r3, r2
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8000cd4:	d108      	bne.n	8000ce8 <pa1010d_parse_string+0xb0>
	            n++; m = 0;
 8000cd6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000cda:	3301      	adds	r3, #1
 8000cdc:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000ce6:	e01d      	b.n	8000d24 <pa1010d_parse_string+0xec>
	        } else {
	            gps_data[n][m++] = output[p];
 8000ce8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000cec:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8000cf0:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8000cf4:	6812      	ldr	r2, [r2, #0]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8000cfc:	1c51      	adds	r1, r2, #1
 8000cfe:	f8c7 11e4 	str.w	r1, [r7, #484]	@ 0x1e4
 8000d02:	7818      	ldrb	r0, [r3, #0]
 8000d04:	f8d7 11e8 	ldr.w	r1, [r7, #488]	@ 0x1e8
 8000d08:	460b      	mov	r3, r1
 8000d0a:	011b      	lsls	r3, r3, #4
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8000d12:	443b      	add	r3, r7
 8000d14:	4413      	add	r3, r2
 8000d16:	3be4      	subs	r3, #228	@ 0xe4
 8000d18:	4602      	mov	r2, r0
 8000d1a:	701a      	strb	r2, [r3, #0]
	            if (m >= MAX_LEN) break;
 8000d1c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000d20:	2b0e      	cmp	r3, #14
 8000d22:	dc14      	bgt.n	8000d4e <pa1010d_parse_string+0x116>
	        }
	        p++;
 8000d24:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000d28:	3301      	adds	r3, #1
 8000d2a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
	    while (output[p] != '$' && n < NO_OF_FIELDS) {
 8000d2e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000d32:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8000d36:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8000d3a:	6812      	ldr	r2, [r2, #0]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b24      	cmp	r3, #36	@ 0x24
 8000d42:	d005      	beq.n	8000d50 <pa1010d_parse_string+0x118>
 8000d44:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000d48:	2b0d      	cmp	r3, #13
 8000d4a:	ddae      	ble.n	8000caa <pa1010d_parse_string+0x72>
 8000d4c:	e000      	b.n	8000d50 <pa1010d_parse_string+0x118>
	            if (m >= MAX_LEN) break;
 8000d4e:	bf00      	nop
	    }

	    if (strcmp(protocol, "GNRMC") == 0) {
 8000d50:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8000d54:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8000d58:	491d      	ldr	r1, [pc, #116]	@ (8000dd0 <pa1010d_parse_string+0x198>)
 8000d5a:	6818      	ldr	r0, [r3, #0]
 8000d5c:	f7ff fac8 	bl	80002f0 <strcmp>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d12f      	bne.n	8000dc6 <pa1010d_parse_string+0x18e>
	        char buffer[256];
	        snprintf(buffer, sizeof(buffer), "UTC Time: %s, Latitude: %s %s, Longitude: %s %s, Date: %s\n",
 8000d66:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000d6a:	f103 020f 	add.w	r2, r3, #15
 8000d6e:	f107 000c 	add.w	r0, r7, #12
 8000d72:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000d76:	3387      	adds	r3, #135	@ 0x87
 8000d78:	9304      	str	r3, [sp, #16]
 8000d7a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000d7e:	335a      	adds	r3, #90	@ 0x5a
 8000d80:	9303      	str	r3, [sp, #12]
 8000d82:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000d86:	334b      	adds	r3, #75	@ 0x4b
 8000d88:	9302      	str	r3, [sp, #8]
 8000d8a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000d8e:	333c      	adds	r3, #60	@ 0x3c
 8000d90:	9301      	str	r3, [sp, #4]
 8000d92:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000d96:	332d      	adds	r3, #45	@ 0x2d
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd4 <pa1010d_parse_string+0x19c>)
 8000d9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000da2:	f006 fd5b 	bl	800785c <sniprintf>
	                 gps_data[1], gps_data[3], gps_data[4], gps_data[5], gps_data[6], gps_data[9]);
	        HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000da6:	f107 030c 	add.w	r3, r7, #12
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fa98 	bl	80002e0 <strlen>
 8000db0:	4603      	mov	r3, r0
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	f107 010c 	add.w	r1, r7, #12
 8000db8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dbc:	4806      	ldr	r0, [pc, #24]	@ (8000dd8 <pa1010d_parse_string+0x1a0>)
 8000dbe:	f005 f92b 	bl	8006018 <HAL_UART_Transmit>
 8000dc2:	e000      	b.n	8000dc6 <pa1010d_parse_string+0x18e>
	    if (com_index == NULL) return;
 8000dc4:	bf00      	nop
	    }
	}
 8000dc6:	f507 77f8 	add.w	r7, r7, #496	@ 0x1f0
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	08008208 	.word	0x08008208
 8000dd4:	08008240 	.word	0x08008240
 8000dd8:	24000278 	.word	0x24000278

08000ddc <pa1010d_read_raw>:

	// Function to read raw data from PA1010D over I2C
	void pa1010d_read_raw(char *numcommand) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b0c4      	sub	sp, #272	@ 0x110
 8000de0:	af02      	add	r7, sp, #8
 8000de2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000de6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000dea:	6018      	str	r0, [r3, #0]
	    uint8_t buffer[MAX_READ];
	    HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDR << 1, buffer, MAX_READ, HAL_MAX_DELAY);
 8000dec:	f107 0208 	add.w	r2, r7, #8
 8000df0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	23fa      	movs	r3, #250	@ 0xfa
 8000df8:	2120      	movs	r1, #32
 8000dfa:	481e      	ldr	r0, [pc, #120]	@ (8000e74 <pa1010d_read_raw+0x98>)
 8000dfc:	f001 fcfc 	bl	80027f8 <HAL_I2C_Master_Receive>

	    for (int i = 0; i < MAX_READ; i++) {
 8000e00:	2300      	movs	r3, #0
 8000e02:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000e06:	e029      	b.n	8000e5c <pa1010d_read_raw+0x80>
	        numcommand[i] = buffer[i];
 8000e08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e0c:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000e10:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000e14:	6812      	ldr	r2, [r2, #0]
 8000e16:	4413      	add	r3, r2
 8000e18:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000e1c:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8000e20:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000e24:	440a      	add	r2, r1
 8000e26:	7812      	ldrb	r2, [r2, #0]
 8000e28:	701a      	strb	r2, [r3, #0]
	        if (buffer[i] == '\n' && buffer[i + 1] == '\n') break;
 8000e2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e2e:	f5a3 7280 	sub.w	r2, r3, #256	@ 0x100
 8000e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e36:	4413      	add	r3, r2
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b0a      	cmp	r3, #10
 8000e3c:	d109      	bne.n	8000e52 <pa1010d_read_raw+0x76>
 8000e3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e42:	3301      	adds	r3, #1
 8000e44:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000e48:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8000e4c:	5cd3      	ldrb	r3, [r2, r3]
 8000e4e:	2b0a      	cmp	r3, #10
 8000e50:	d009      	beq.n	8000e66 <pa1010d_read_raw+0x8a>
	    for (int i = 0; i < MAX_READ; i++) {
 8000e52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e56:	3301      	adds	r3, #1
 8000e58:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e60:	2bf9      	cmp	r3, #249	@ 0xf9
 8000e62:	ddd1      	ble.n	8000e08 <pa1010d_read_raw+0x2c>
	    }
	}
 8000e64:	e000      	b.n	8000e68 <pa1010d_read_raw+0x8c>
	        if (buffer[i] == '\n' && buffer[i + 1] == '\n') break;
 8000e66:	bf00      	nop
	}
 8000e68:	bf00      	nop
 8000e6a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	24000224 	.word	0x24000224

08000e78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e7c:	b672      	cpsid	i
}
 8000e7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <Error_Handler+0x8>

08000e84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb4 <HAL_MspInit+0x30>)
 8000e8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e90:	4a08      	ldr	r2, [pc, #32]	@ (8000eb4 <HAL_MspInit+0x30>)
 8000e92:	f043 0302 	orr.w	r3, r3, #2
 8000e96:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e9a:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <HAL_MspInit+0x30>)
 8000e9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ea0:	f003 0302 	and.w	r3, r3, #2
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea8:	bf00      	nop
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	58024400 	.word	0x58024400

08000eb8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08e      	sub	sp, #56	@ 0x38
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a59      	ldr	r2, [pc, #356]	@ (800103c <HAL_ETH_MspInit+0x184>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	f040 80ab 	bne.w	8001032 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000edc:	4b58      	ldr	r3, [pc, #352]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000ede:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ee2:	4a57      	ldr	r2, [pc, #348]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000ee4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ee8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000eec:	4b54      	ldr	r3, [pc, #336]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000eee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ef2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ef6:	623b      	str	r3, [r7, #32]
 8000ef8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000efa:	4b51      	ldr	r3, [pc, #324]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000efc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000f00:	4a4f      	ldr	r2, [pc, #316]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f06:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000f0a:	4b4d      	ldr	r3, [pc, #308]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000f10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f14:	61fb      	str	r3, [r7, #28]
 8000f16:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000f18:	4b49      	ldr	r3, [pc, #292]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f1a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000f1e:	4a48      	ldr	r2, [pc, #288]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f24:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000f28:	4b45      	ldr	r3, [pc, #276]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f2a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f32:	61bb      	str	r3, [r7, #24]
 8000f34:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f36:	4b42      	ldr	r3, [pc, #264]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3c:	4a40      	ldr	r2, [pc, #256]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f3e:	f043 0304 	orr.w	r3, r3, #4
 8000f42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f46:	4b3e      	ldr	r3, [pc, #248]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4c:	f003 0304 	and.w	r3, r3, #4
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f54:	4b3a      	ldr	r3, [pc, #232]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5a:	4a39      	ldr	r2, [pc, #228]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f64:	4b36      	ldr	r3, [pc, #216]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f72:	4b33      	ldr	r3, [pc, #204]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f78:	4a31      	ldr	r2, [pc, #196]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f7a:	f043 0302 	orr.w	r3, r3, #2
 8000f7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f82:	4b2f      	ldr	r3, [pc, #188]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f90:	4b2b      	ldr	r3, [pc, #172]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f96:	4a2a      	ldr	r2, [pc, #168]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000f98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa0:	4b27      	ldr	r3, [pc, #156]	@ (8001040 <HAL_ETH_MspInit+0x188>)
 8000fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000fae:	2332      	movs	r3, #50	@ 0x32
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fbe:	230b      	movs	r3, #11
 8000fc0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	481e      	ldr	r0, [pc, #120]	@ (8001044 <HAL_ETH_MspInit+0x18c>)
 8000fca:	f001 f897 	bl	80020fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000fce:	2386      	movs	r3, #134	@ 0x86
 8000fd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fde:	230b      	movs	r3, #11
 8000fe0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4817      	ldr	r0, [pc, #92]	@ (8001048 <HAL_ETH_MspInit+0x190>)
 8000fea:	f001 f887 	bl	80020fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000fee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001000:	230b      	movs	r3, #11
 8001002:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001004:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001008:	4619      	mov	r1, r3
 800100a:	4810      	ldr	r0, [pc, #64]	@ (800104c <HAL_ETH_MspInit+0x194>)
 800100c:	f001 f876 	bl	80020fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001010:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001016:	2302      	movs	r3, #2
 8001018:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101e:	2300      	movs	r3, #0
 8001020:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001022:	230b      	movs	r3, #11
 8001024:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800102a:	4619      	mov	r1, r3
 800102c:	4808      	ldr	r0, [pc, #32]	@ (8001050 <HAL_ETH_MspInit+0x198>)
 800102e:	f001 f865 	bl	80020fc <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001032:	bf00      	nop
 8001034:	3738      	adds	r7, #56	@ 0x38
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40028000 	.word	0x40028000
 8001040:	58024400 	.word	0x58024400
 8001044:	58020800 	.word	0x58020800
 8001048:	58020000 	.word	0x58020000
 800104c:	58020400 	.word	0x58020400
 8001050:	58021800 	.word	0x58021800

08001054 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b0ba      	sub	sp, #232	@ 0xe8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800106c:	f107 0310 	add.w	r3, r7, #16
 8001070:	22c0      	movs	r2, #192	@ 0xc0
 8001072:	2100      	movs	r1, #0
 8001074:	4618      	mov	r0, r3
 8001076:	f006 fc3b 	bl	80078f0 <memset>
  if(hi2c->Instance==I2C2)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a26      	ldr	r2, [pc, #152]	@ (8001118 <HAL_I2C_MspInit+0xc4>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d145      	bne.n	8001110 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001084:	f04f 0208 	mov.w	r2, #8
 8001088:	f04f 0300 	mov.w	r3, #0
 800108c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001090:	2300      	movs	r3, #0
 8001092:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001096:	f107 0310 	add.w	r3, r7, #16
 800109a:	4618      	mov	r0, r3
 800109c:	f003 f940 	bl	8004320 <HAL_RCCEx_PeriphCLKConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80010a6:	f7ff fee7 	bl	8000e78 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80010aa:	4b1c      	ldr	r3, [pc, #112]	@ (800111c <HAL_I2C_MspInit+0xc8>)
 80010ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b0:	4a1a      	ldr	r2, [pc, #104]	@ (800111c <HAL_I2C_MspInit+0xc8>)
 80010b2:	f043 0320 	orr.w	r3, r3, #32
 80010b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ba:	4b18      	ldr	r3, [pc, #96]	@ (800111c <HAL_I2C_MspInit+0xc8>)
 80010bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c0:	f003 0320 	and.w	r3, r3, #32
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010c8:	2303      	movs	r3, #3
 80010ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ce:	2312      	movs	r3, #18
 80010d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010da:	2300      	movs	r3, #0
 80010dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80010e0:	2304      	movs	r3, #4
 80010e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80010e6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80010ea:	4619      	mov	r1, r3
 80010ec:	480c      	ldr	r0, [pc, #48]	@ (8001120 <HAL_I2C_MspInit+0xcc>)
 80010ee:	f001 f805 	bl	80020fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80010f2:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <HAL_I2C_MspInit+0xc8>)
 80010f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010f8:	4a08      	ldr	r2, [pc, #32]	@ (800111c <HAL_I2C_MspInit+0xc8>)
 80010fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010fe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001102:	4b06      	ldr	r3, [pc, #24]	@ (800111c <HAL_I2C_MspInit+0xc8>)
 8001104:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001108:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001110:	bf00      	nop
 8001112:	37e8      	adds	r7, #232	@ 0xe8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40005800 	.word	0x40005800
 800111c:	58024400 	.word	0x58024400
 8001120:	58021400 	.word	0x58021400

08001124 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b0ba      	sub	sp, #232	@ 0xe8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	22c0      	movs	r2, #192	@ 0xc0
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f006 fbd3 	bl	80078f0 <memset>
  if(huart->Instance==USART3)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a27      	ldr	r2, [pc, #156]	@ (80011ec <HAL_UART_MspInit+0xc8>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d146      	bne.n	80011e2 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001154:	f04f 0202 	mov.w	r2, #2
 8001158:	f04f 0300 	mov.w	r3, #0
 800115c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001160:	2300      	movs	r3, #0
 8001162:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001166:	f107 0310 	add.w	r3, r7, #16
 800116a:	4618      	mov	r0, r3
 800116c:	f003 f8d8 	bl	8004320 <HAL_RCCEx_PeriphCLKConfig>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001176:	f7ff fe7f 	bl	8000e78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800117a:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <HAL_UART_MspInit+0xcc>)
 800117c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001180:	4a1b      	ldr	r2, [pc, #108]	@ (80011f0 <HAL_UART_MspInit+0xcc>)
 8001182:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001186:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <HAL_UART_MspInit+0xcc>)
 800118c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001190:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_UART_MspInit+0xcc>)
 800119a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800119e:	4a14      	ldr	r2, [pc, #80]	@ (80011f0 <HAL_UART_MspInit+0xcc>)
 80011a0:	f043 0308 	orr.w	r3, r3, #8
 80011a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <HAL_UART_MspInit+0xcc>)
 80011aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80011b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011d0:	2307      	movs	r3, #7
 80011d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011da:	4619      	mov	r1, r3
 80011dc:	4805      	ldr	r0, [pc, #20]	@ (80011f4 <HAL_UART_MspInit+0xd0>)
 80011de:	f000 ff8d 	bl	80020fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80011e2:	bf00      	nop
 80011e4:	37e8      	adds	r7, #232	@ 0xe8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40004800 	.word	0x40004800
 80011f0:	58024400 	.word	0x58024400
 80011f4:	58020c00 	.word	0x58020c00

080011f8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b0ba      	sub	sp, #232	@ 0xe8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001210:	f107 0310 	add.w	r3, r7, #16
 8001214:	22c0      	movs	r2, #192	@ 0xc0
 8001216:	2100      	movs	r1, #0
 8001218:	4618      	mov	r0, r3
 800121a:	f006 fb69 	bl	80078f0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a30      	ldr	r2, [pc, #192]	@ (80012e4 <HAL_PCD_MspInit+0xec>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d159      	bne.n	80012dc <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001228:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800122c:	f04f 0300 	mov.w	r3, #0
 8001230:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001234:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001238:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800123c:	f107 0310 	add.w	r3, r7, #16
 8001240:	4618      	mov	r0, r3
 8001242:	f003 f86d 	bl	8004320 <HAL_RCCEx_PeriphCLKConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800124c:	f7ff fe14 	bl	8000e78 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001250:	f002 f870 	bl	8003334 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	4b24      	ldr	r3, [pc, #144]	@ (80012e8 <HAL_PCD_MspInit+0xf0>)
 8001256:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800125a:	4a23      	ldr	r2, [pc, #140]	@ (80012e8 <HAL_PCD_MspInit+0xf0>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001264:	4b20      	ldr	r3, [pc, #128]	@ (80012e8 <HAL_PCD_MspInit+0xf0>)
 8001266:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001272:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001276:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	2302      	movs	r3, #2
 800127c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001286:	2300      	movs	r3, #0
 8001288:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800128c:	230a      	movs	r3, #10
 800128e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001296:	4619      	mov	r1, r3
 8001298:	4814      	ldr	r0, [pc, #80]	@ (80012ec <HAL_PCD_MspInit+0xf4>)
 800129a:	f000 ff2f 	bl	80020fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800129e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a6:	2300      	movs	r3, #0
 80012a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012b6:	4619      	mov	r1, r3
 80012b8:	480c      	ldr	r0, [pc, #48]	@ (80012ec <HAL_PCD_MspInit+0xf4>)
 80012ba:	f000 ff1f 	bl	80020fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80012be:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <HAL_PCD_MspInit+0xf0>)
 80012c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012c4:	4a08      	ldr	r2, [pc, #32]	@ (80012e8 <HAL_PCD_MspInit+0xf0>)
 80012c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80012ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80012ce:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <HAL_PCD_MspInit+0xf0>)
 80012d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80012dc:	bf00      	nop
 80012de:	37e8      	adds	r7, #232	@ 0xe8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40080000 	.word	0x40080000
 80012e8:	58024400 	.word	0x58024400
 80012ec:	58020000 	.word	0x58020000

080012f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012f4:	bf00      	nop
 80012f6:	e7fd      	b.n	80012f4 <NMI_Handler+0x4>

080012f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012fc:	bf00      	nop
 80012fe:	e7fd      	b.n	80012fc <HardFault_Handler+0x4>

08001300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <MemManage_Handler+0x4>

08001308 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <BusFault_Handler+0x4>

08001310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <UsageFault_Handler+0x4>

08001318 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001346:	f000 f95d 	bl	8001604 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001358:	4a14      	ldr	r2, [pc, #80]	@ (80013ac <_sbrk+0x5c>)
 800135a:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <_sbrk+0x60>)
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001364:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <_sbrk+0x64>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d102      	bne.n	8001372 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800136c:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <_sbrk+0x64>)
 800136e:	4a12      	ldr	r2, [pc, #72]	@ (80013b8 <_sbrk+0x68>)
 8001370:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001372:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <_sbrk+0x64>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	429a      	cmp	r2, r3
 800137e:	d207      	bcs.n	8001390 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001380:	f006 fabe 	bl	8007900 <__errno>
 8001384:	4603      	mov	r3, r0
 8001386:	220c      	movs	r2, #12
 8001388:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800138a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800138e:	e009      	b.n	80013a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001390:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <_sbrk+0x64>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001396:	4b07      	ldr	r3, [pc, #28]	@ (80013b4 <_sbrk+0x64>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4413      	add	r3, r2
 800139e:	4a05      	ldr	r2, [pc, #20]	@ (80013b4 <_sbrk+0x64>)
 80013a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013a2:	68fb      	ldr	r3, [r7, #12]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	24080000 	.word	0x24080000
 80013b0:	00000400 	.word	0x00000400
 80013b4:	240007f8 	.word	0x240007f8
 80013b8:	24000948 	.word	0x24000948

080013bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013c0:	4b37      	ldr	r3, [pc, #220]	@ (80014a0 <SystemInit+0xe4>)
 80013c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013c6:	4a36      	ldr	r2, [pc, #216]	@ (80014a0 <SystemInit+0xe4>)
 80013c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013d0:	4b34      	ldr	r3, [pc, #208]	@ (80014a4 <SystemInit+0xe8>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 030f 	and.w	r3, r3, #15
 80013d8:	2b06      	cmp	r3, #6
 80013da:	d807      	bhi.n	80013ec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013dc:	4b31      	ldr	r3, [pc, #196]	@ (80014a4 <SystemInit+0xe8>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f023 030f 	bic.w	r3, r3, #15
 80013e4:	4a2f      	ldr	r2, [pc, #188]	@ (80014a4 <SystemInit+0xe8>)
 80013e6:	f043 0307 	orr.w	r3, r3, #7
 80013ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80013ec:	4b2e      	ldr	r3, [pc, #184]	@ (80014a8 <SystemInit+0xec>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a2d      	ldr	r2, [pc, #180]	@ (80014a8 <SystemInit+0xec>)
 80013f2:	f043 0301 	orr.w	r3, r3, #1
 80013f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80013f8:	4b2b      	ldr	r3, [pc, #172]	@ (80014a8 <SystemInit+0xec>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80013fe:	4b2a      	ldr	r3, [pc, #168]	@ (80014a8 <SystemInit+0xec>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	4929      	ldr	r1, [pc, #164]	@ (80014a8 <SystemInit+0xec>)
 8001404:	4b29      	ldr	r3, [pc, #164]	@ (80014ac <SystemInit+0xf0>)
 8001406:	4013      	ands	r3, r2
 8001408:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800140a:	4b26      	ldr	r3, [pc, #152]	@ (80014a4 <SystemInit+0xe8>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0308 	and.w	r3, r3, #8
 8001412:	2b00      	cmp	r3, #0
 8001414:	d007      	beq.n	8001426 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001416:	4b23      	ldr	r3, [pc, #140]	@ (80014a4 <SystemInit+0xe8>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f023 030f 	bic.w	r3, r3, #15
 800141e:	4a21      	ldr	r2, [pc, #132]	@ (80014a4 <SystemInit+0xe8>)
 8001420:	f043 0307 	orr.w	r3, r3, #7
 8001424:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001426:	4b20      	ldr	r3, [pc, #128]	@ (80014a8 <SystemInit+0xec>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800142c:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <SystemInit+0xec>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001432:	4b1d      	ldr	r3, [pc, #116]	@ (80014a8 <SystemInit+0xec>)
 8001434:	2200      	movs	r2, #0
 8001436:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001438:	4b1b      	ldr	r3, [pc, #108]	@ (80014a8 <SystemInit+0xec>)
 800143a:	4a1d      	ldr	r2, [pc, #116]	@ (80014b0 <SystemInit+0xf4>)
 800143c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800143e:	4b1a      	ldr	r3, [pc, #104]	@ (80014a8 <SystemInit+0xec>)
 8001440:	4a1c      	ldr	r2, [pc, #112]	@ (80014b4 <SystemInit+0xf8>)
 8001442:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001444:	4b18      	ldr	r3, [pc, #96]	@ (80014a8 <SystemInit+0xec>)
 8001446:	4a1c      	ldr	r2, [pc, #112]	@ (80014b8 <SystemInit+0xfc>)
 8001448:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800144a:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <SystemInit+0xec>)
 800144c:	2200      	movs	r2, #0
 800144e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001450:	4b15      	ldr	r3, [pc, #84]	@ (80014a8 <SystemInit+0xec>)
 8001452:	4a19      	ldr	r2, [pc, #100]	@ (80014b8 <SystemInit+0xfc>)
 8001454:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001456:	4b14      	ldr	r3, [pc, #80]	@ (80014a8 <SystemInit+0xec>)
 8001458:	2200      	movs	r2, #0
 800145a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800145c:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <SystemInit+0xec>)
 800145e:	4a16      	ldr	r2, [pc, #88]	@ (80014b8 <SystemInit+0xfc>)
 8001460:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001462:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <SystemInit+0xec>)
 8001464:	2200      	movs	r2, #0
 8001466:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001468:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <SystemInit+0xec>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a0e      	ldr	r2, [pc, #56]	@ (80014a8 <SystemInit+0xec>)
 800146e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001472:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001474:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <SystemInit+0xec>)
 8001476:	2200      	movs	r2, #0
 8001478:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800147a:	4b10      	ldr	r3, [pc, #64]	@ (80014bc <SystemInit+0x100>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <SystemInit+0x104>)
 8001480:	4013      	ands	r3, r2
 8001482:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001486:	d202      	bcs.n	800148e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001488:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <SystemInit+0x108>)
 800148a:	2201      	movs	r2, #1
 800148c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800148e:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <SystemInit+0x10c>)
 8001490:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001494:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000ed00 	.word	0xe000ed00
 80014a4:	52002000 	.word	0x52002000
 80014a8:	58024400 	.word	0x58024400
 80014ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80014b0:	02020200 	.word	0x02020200
 80014b4:	01ff0000 	.word	0x01ff0000
 80014b8:	01010280 	.word	0x01010280
 80014bc:	5c001000 	.word	0x5c001000
 80014c0:	ffff0000 	.word	0xffff0000
 80014c4:	51008108 	.word	0x51008108
 80014c8:	52004000 	.word	0x52004000

080014cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001504 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80014d0:	f7ff ff74 	bl	80013bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014d4:	480c      	ldr	r0, [pc, #48]	@ (8001508 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014d6:	490d      	ldr	r1, [pc, #52]	@ (800150c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001510 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014dc:	e002      	b.n	80014e4 <LoopCopyDataInit>

080014de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014e2:	3304      	adds	r3, #4

080014e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e8:	d3f9      	bcc.n	80014de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001514 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001518 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f0:	e001      	b.n	80014f6 <LoopFillZerobss>

080014f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f4:	3204      	adds	r2, #4

080014f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f8:	d3fb      	bcc.n	80014f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014fa:	f006 fa07 	bl	800790c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014fe:	f7ff f8cf 	bl	80006a0 <main>
  bx  lr
 8001502:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001504:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001508:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800150c:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001510:	080082f8 	.word	0x080082f8
  ldr r2, =_sbss
 8001514:	24000120 	.word	0x24000120
  ldr r4, =_ebss
 8001518:	24000948 	.word	0x24000948

0800151c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800151c:	e7fe      	b.n	800151c <ADC3_IRQHandler>
	...

08001520 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001526:	2003      	movs	r0, #3
 8001528:	f000 f982 	bl	8001830 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800152c:	f002 fd22 	bl	8003f74 <HAL_RCC_GetSysClockFreq>
 8001530:	4602      	mov	r2, r0
 8001532:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <HAL_Init+0x68>)
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	0a1b      	lsrs	r3, r3, #8
 8001538:	f003 030f 	and.w	r3, r3, #15
 800153c:	4913      	ldr	r1, [pc, #76]	@ (800158c <HAL_Init+0x6c>)
 800153e:	5ccb      	ldrb	r3, [r1, r3]
 8001540:	f003 031f 	and.w	r3, r3, #31
 8001544:	fa22 f303 	lsr.w	r3, r2, r3
 8001548:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800154a:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <HAL_Init+0x68>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	4a0e      	ldr	r2, [pc, #56]	@ (800158c <HAL_Init+0x6c>)
 8001554:	5cd3      	ldrb	r3, [r2, r3]
 8001556:	f003 031f 	and.w	r3, r3, #31
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	fa22 f303 	lsr.w	r3, r2, r3
 8001560:	4a0b      	ldr	r2, [pc, #44]	@ (8001590 <HAL_Init+0x70>)
 8001562:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001564:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <HAL_Init+0x74>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800156a:	2000      	movs	r0, #0
 800156c:	f000 f814 	bl	8001598 <HAL_InitTick>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e002      	b.n	8001580 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800157a:	f7ff fc83 	bl	8000e84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	58024400 	.word	0x58024400
 800158c:	0800827c 	.word	0x0800827c
 8001590:	24000004 	.word	0x24000004
 8001594:	24000000 	.word	0x24000000

08001598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80015a0:	4b15      	ldr	r3, [pc, #84]	@ (80015f8 <HAL_InitTick+0x60>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e021      	b.n	80015f0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <HAL_InitTick+0x64>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <HAL_InitTick+0x60>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	4619      	mov	r1, r3
 80015b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80015be:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 f959 	bl	800187a <HAL_SYSTICK_Config>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e00e      	b.n	80015f0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b0f      	cmp	r3, #15
 80015d6:	d80a      	bhi.n	80015ee <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d8:	2200      	movs	r2, #0
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015e0:	f000 f931 	bl	8001846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015e4:	4a06      	ldr	r2, [pc, #24]	@ (8001600 <HAL_InitTick+0x68>)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
 80015ec:	e000      	b.n	80015f0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	2400000c 	.word	0x2400000c
 80015fc:	24000000 	.word	0x24000000
 8001600:	24000008 	.word	0x24000008

08001604 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <HAL_IncTick+0x20>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	461a      	mov	r2, r3
 800160e:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <HAL_IncTick+0x24>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4413      	add	r3, r2
 8001614:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <HAL_IncTick+0x24>)
 8001616:	6013      	str	r3, [r2, #0]
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	2400000c 	.word	0x2400000c
 8001628:	240007fc 	.word	0x240007fc

0800162c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return uwTick;
 8001630:	4b03      	ldr	r3, [pc, #12]	@ (8001640 <HAL_GetTick+0x14>)
 8001632:	681b      	ldr	r3, [r3, #0]
}
 8001634:	4618      	mov	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	240007fc 	.word	0x240007fc

08001644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff ffee 	bl	800162c <HAL_GetTick>
 8001650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800165c:	d005      	beq.n	800166a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800165e:	4b0a      	ldr	r3, [pc, #40]	@ (8001688 <HAL_Delay+0x44>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800166a:	bf00      	nop
 800166c:	f7ff ffde 	bl	800162c <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	429a      	cmp	r2, r3
 800167a:	d8f7      	bhi.n	800166c <HAL_Delay+0x28>
  {
  }
}
 800167c:	bf00      	nop
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	2400000c 	.word	0x2400000c

0800168c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001690:	4b03      	ldr	r3, [pc, #12]	@ (80016a0 <HAL_GetREVID+0x14>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	0c1b      	lsrs	r3, r3, #16
}
 8001696:	4618      	mov	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	5c001000 	.word	0x5c001000

080016a4 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80016ac:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80016b4:	4904      	ldr	r1, [pc, #16]	@ (80016c8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	604b      	str	r3, [r1, #4]
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	58000400 	.word	0x58000400

080016cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f003 0307 	and.w	r3, r3, #7
 80016da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016dc:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <__NVIC_SetPriorityGrouping+0x40>)
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016e8:	4013      	ands	r3, r2
 80016ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016f4:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <__NVIC_SetPriorityGrouping+0x44>)
 80016f6:	4313      	orrs	r3, r2
 80016f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016fa:	4a04      	ldr	r2, [pc, #16]	@ (800170c <__NVIC_SetPriorityGrouping+0x40>)
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	60d3      	str	r3, [r2, #12]
}
 8001700:	bf00      	nop
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	e000ed00 	.word	0xe000ed00
 8001710:	05fa0000 	.word	0x05fa0000

08001714 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001718:	4b04      	ldr	r3, [pc, #16]	@ (800172c <__NVIC_GetPriorityGrouping+0x18>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	0a1b      	lsrs	r3, r3, #8
 800171e:	f003 0307 	and.w	r3, r3, #7
}
 8001722:	4618      	mov	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	6039      	str	r1, [r7, #0]
 800173a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800173c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001740:	2b00      	cmp	r3, #0
 8001742:	db0a      	blt.n	800175a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	b2da      	uxtb	r2, r3
 8001748:	490c      	ldr	r1, [pc, #48]	@ (800177c <__NVIC_SetPriority+0x4c>)
 800174a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800174e:	0112      	lsls	r2, r2, #4
 8001750:	b2d2      	uxtb	r2, r2
 8001752:	440b      	add	r3, r1
 8001754:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001758:	e00a      	b.n	8001770 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	b2da      	uxtb	r2, r3
 800175e:	4908      	ldr	r1, [pc, #32]	@ (8001780 <__NVIC_SetPriority+0x50>)
 8001760:	88fb      	ldrh	r3, [r7, #6]
 8001762:	f003 030f 	and.w	r3, r3, #15
 8001766:	3b04      	subs	r3, #4
 8001768:	0112      	lsls	r2, r2, #4
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	440b      	add	r3, r1
 800176e:	761a      	strb	r2, [r3, #24]
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	e000e100 	.word	0xe000e100
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001784:	b480      	push	{r7}
 8001786:	b089      	sub	sp, #36	@ 0x24
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	f1c3 0307 	rsb	r3, r3, #7
 800179e:	2b04      	cmp	r3, #4
 80017a0:	bf28      	it	cs
 80017a2:	2304      	movcs	r3, #4
 80017a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	3304      	adds	r3, #4
 80017aa:	2b06      	cmp	r3, #6
 80017ac:	d902      	bls.n	80017b4 <NVIC_EncodePriority+0x30>
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	3b03      	subs	r3, #3
 80017b2:	e000      	b.n	80017b6 <NVIC_EncodePriority+0x32>
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43da      	mvns	r2, r3
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	401a      	ands	r2, r3
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	fa01 f303 	lsl.w	r3, r1, r3
 80017d6:	43d9      	mvns	r1, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017dc:	4313      	orrs	r3, r2
         );
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3724      	adds	r7, #36	@ 0x24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017fc:	d301      	bcc.n	8001802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017fe:	2301      	movs	r3, #1
 8001800:	e00f      	b.n	8001822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <SysTick_Config+0x40>)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3b01      	subs	r3, #1
 8001808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800180a:	210f      	movs	r1, #15
 800180c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001810:	f7ff ff8e 	bl	8001730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001814:	4b05      	ldr	r3, [pc, #20]	@ (800182c <SysTick_Config+0x40>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800181a:	4b04      	ldr	r3, [pc, #16]	@ (800182c <SysTick_Config+0x40>)
 800181c:	2207      	movs	r2, #7
 800181e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	e000e010 	.word	0xe000e010

08001830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff ff47 	bl	80016cc <__NVIC_SetPriorityGrouping>
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b086      	sub	sp, #24
 800184a:	af00      	add	r7, sp, #0
 800184c:	4603      	mov	r3, r0
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
 8001852:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001854:	f7ff ff5e 	bl	8001714 <__NVIC_GetPriorityGrouping>
 8001858:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	68b9      	ldr	r1, [r7, #8]
 800185e:	6978      	ldr	r0, [r7, #20]
 8001860:	f7ff ff90 	bl	8001784 <NVIC_EncodePriority>
 8001864:	4602      	mov	r2, r0
 8001866:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800186a:	4611      	mov	r1, r2
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff5f 	bl	8001730 <__NVIC_SetPriority>
}
 8001872:	bf00      	nop
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff ffb2 	bl	80017ec <SysTick_Config>
 8001888:	4603      	mov	r3, r0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e0e3      	b.n	8001a6e <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d106      	bne.n	80018be <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2223      	movs	r2, #35	@ 0x23
 80018b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff fafd 	bl	8000eb8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	4b6e      	ldr	r3, [pc, #440]	@ (8001a78 <HAL_ETH_Init+0x1e4>)
 80018c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018c4:	4a6c      	ldr	r2, [pc, #432]	@ (8001a78 <HAL_ETH_Init+0x1e4>)
 80018c6:	f043 0302 	orr.w	r3, r3, #2
 80018ca:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80018ce:	4b6a      	ldr	r3, [pc, #424]	@ (8001a78 <HAL_ETH_Init+0x1e4>)
 80018d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	7a1b      	ldrb	r3, [r3, #8]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d103      	bne.n	80018ec <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80018e4:	2000      	movs	r0, #0
 80018e6:	f7ff fedd 	bl	80016a4 <HAL_SYSCFG_ETHInterfaceSelect>
 80018ea:	e003      	b.n	80018f4 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80018ec:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80018f0:	f7ff fed8 	bl	80016a4 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80018f4:	4b61      	ldr	r3, [pc, #388]	@ (8001a7c <HAL_ETH_Init+0x1e8>)
 80018f6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	6812      	ldr	r2, [r2, #0]
 8001906:	f043 0301 	orr.w	r3, r3, #1
 800190a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800190e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001910:	f7ff fe8c 	bl	800162c <HAL_GetTick>
 8001914:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001916:	e011      	b.n	800193c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001918:	f7ff fe88 	bl	800162c <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001926:	d909      	bls.n	800193c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2204      	movs	r2, #4
 800192c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	22e0      	movs	r2, #224	@ 0xe0
 8001934:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e098      	b.n	8001a6e <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1e4      	bne.n	8001918 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f000 f89e 	bl	8001a90 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001954:	f002 fc88 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 8001958:	4603      	mov	r3, r0
 800195a:	4a49      	ldr	r2, [pc, #292]	@ (8001a80 <HAL_ETH_Init+0x1ec>)
 800195c:	fba2 2303 	umull	r2, r3, r2, r3
 8001960:	0c9a      	lsrs	r2, r3, #18
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	3a01      	subs	r2, #1
 8001968:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f000 fa81 	bl	8001e74 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800197a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800197e:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	6812      	ldr	r2, [r2, #0]
 8001986:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800198a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800198e:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	695b      	ldr	r3, [r3, #20]
 8001996:	f003 0303 	and.w	r3, r3, #3
 800199a:	2b00      	cmp	r3, #0
 800199c:	d009      	beq.n	80019b2 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2201      	movs	r2, #1
 80019a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	22e0      	movs	r2, #224	@ 0xe0
 80019aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e05d      	b.n	8001a6e <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019ba:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80019be:	4b31      	ldr	r3, [pc, #196]	@ (8001a84 <HAL_ETH_Init+0x1f0>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	6952      	ldr	r2, [r2, #20]
 80019c6:	0051      	lsls	r1, r2, #1
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	430b      	orrs	r3, r1
 80019ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019d2:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f000 fae9 	bl	8001fae <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 fb2f 	bl	8002040 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	3305      	adds	r3, #5
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	021a      	lsls	r2, r3, #8
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	3304      	adds	r3, #4
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	430a      	orrs	r2, r1
 80019fc:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	3303      	adds	r3, #3
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	061a      	lsls	r2, r3, #24
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	3302      	adds	r3, #2
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	041b      	lsls	r3, r3, #16
 8001a14:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a20:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a2e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a30:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <HAL_ETH_Init+0x1f4>)
 8001a42:	430b      	orrs	r3, r1
 8001a44:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4b0d      	ldr	r3, [pc, #52]	@ (8001a8c <HAL_ETH_Init+0x1f8>)
 8001a56:	430b      	orrs	r3, r1
 8001a58:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2210      	movs	r2, #16
 8001a68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	58024400 	.word	0x58024400
 8001a7c:	58000400 	.word	0x58000400
 8001a80:	431bde83 	.word	0x431bde83
 8001a84:	ffff8001 	.word	0xffff8001
 8001a88:	0c020060 	.word	0x0c020060
 8001a8c:	0c20c000 	.word	0x0c20c000

08001a90 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001aa0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001aa8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001aaa:	f002 fbdd 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 8001aae:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	4a1a      	ldr	r2, [pc, #104]	@ (8001b1c <HAL_ETH_SetMDIOClockRange+0x8c>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d804      	bhi.n	8001ac2 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	e022      	b.n	8001b08 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	4a16      	ldr	r2, [pc, #88]	@ (8001b20 <HAL_ETH_SetMDIOClockRange+0x90>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d204      	bcs.n	8001ad4 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	e019      	b.n	8001b08 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	4a13      	ldr	r2, [pc, #76]	@ (8001b24 <HAL_ETH_SetMDIOClockRange+0x94>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d915      	bls.n	8001b08 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	4a12      	ldr	r2, [pc, #72]	@ (8001b28 <HAL_ETH_SetMDIOClockRange+0x98>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d804      	bhi.n	8001aee <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	e00c      	b.n	8001b08 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	4a0e      	ldr	r2, [pc, #56]	@ (8001b2c <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d804      	bhi.n	8001b00 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	e003      	b.n	8001b08 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8001b06:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8001b12:	bf00      	nop
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	02160ebf 	.word	0x02160ebf
 8001b20:	03938700 	.word	0x03938700
 8001b24:	05f5e0ff 	.word	0x05f5e0ff
 8001b28:	08f0d17f 	.word	0x08f0d17f
 8001b2c:	0ee6b27f 	.word	0x0ee6b27f

08001b30 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8001b42:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	791b      	ldrb	r3, [r3, #4]
 8001b48:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001b4a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	7b1b      	ldrb	r3, [r3, #12]
 8001b50:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001b52:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	7b5b      	ldrb	r3, [r3, #13]
 8001b58:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001b5a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	7b9b      	ldrb	r3, [r3, #14]
 8001b60:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001b62:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	7bdb      	ldrb	r3, [r3, #15]
 8001b68:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001b6a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	7c12      	ldrb	r2, [r2, #16]
 8001b70:	2a00      	cmp	r2, #0
 8001b72:	d102      	bne.n	8001b7a <ETH_SetMACConfig+0x4a>
 8001b74:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001b78:	e000      	b.n	8001b7c <ETH_SetMACConfig+0x4c>
 8001b7a:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001b7c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001b7e:	683a      	ldr	r2, [r7, #0]
 8001b80:	7c52      	ldrb	r2, [r2, #17]
 8001b82:	2a00      	cmp	r2, #0
 8001b84:	d102      	bne.n	8001b8c <ETH_SetMACConfig+0x5c>
 8001b86:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b8a:	e000      	b.n	8001b8e <ETH_SetMACConfig+0x5e>
 8001b8c:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001b8e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	7c9b      	ldrb	r3, [r3, #18]
 8001b94:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001b96:	431a      	orrs	r2, r3
               macconf->Speed |
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001b9c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8001ba2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	7f1b      	ldrb	r3, [r3, #28]
 8001ba8:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001baa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	7f5b      	ldrb	r3, [r3, #29]
 8001bb0:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001bb2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	7f92      	ldrb	r2, [r2, #30]
 8001bb8:	2a00      	cmp	r2, #0
 8001bba:	d102      	bne.n	8001bc2 <ETH_SetMACConfig+0x92>
 8001bbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bc0:	e000      	b.n	8001bc4 <ETH_SetMACConfig+0x94>
 8001bc2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001bc4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	7fdb      	ldrb	r3, [r3, #31]
 8001bca:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001bcc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001bd4:	2a00      	cmp	r2, #0
 8001bd6:	d102      	bne.n	8001bde <ETH_SetMACConfig+0xae>
 8001bd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bdc:	e000      	b.n	8001be0 <ETH_SetMACConfig+0xb0>
 8001bde:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001be0:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001be6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001bee:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001bf0:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b56      	ldr	r3, [pc, #344]	@ (8001d5c <ETH_SetMACConfig+0x22c>)
 8001c02:	4013      	ands	r3, r2
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	6812      	ldr	r2, [r2, #0]
 8001c08:	68f9      	ldr	r1, [r7, #12]
 8001c0a:	430b      	orrs	r3, r1
 8001c0c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c12:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c1a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001c1c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c24:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001c26:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001c2e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001c30:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001c38:	2a00      	cmp	r2, #0
 8001c3a:	d102      	bne.n	8001c42 <ETH_SetMACConfig+0x112>
 8001c3c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c40:	e000      	b.n	8001c44 <ETH_SetMACConfig+0x114>
 8001c42:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001c44:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	4b42      	ldr	r3, [pc, #264]	@ (8001d60 <ETH_SetMACConfig+0x230>)
 8001c56:	4013      	ands	r3, r2
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	6812      	ldr	r2, [r2, #0]
 8001c5c:	68f9      	ldr	r1, [r7, #12]
 8001c5e:	430b      	orrs	r3, r1
 8001c60:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c68:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68da      	ldr	r2, [r3, #12]
 8001c78:	4b3a      	ldr	r3, [pc, #232]	@ (8001d64 <ETH_SetMACConfig+0x234>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	68f9      	ldr	r1, [r7, #12]
 8001c82:	430b      	orrs	r3, r1
 8001c84:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001c8c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001c92:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001c9a:	2a00      	cmp	r2, #0
 8001c9c:	d101      	bne.n	8001ca2 <ETH_SetMACConfig+0x172>
 8001c9e:	2280      	movs	r2, #128	@ 0x80
 8001ca0:	e000      	b.n	8001ca4 <ETH_SetMACConfig+0x174>
 8001ca2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001ca4:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001caa:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001cac:	4313      	orrs	r3, r2
 8001cae:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001cb6:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8001cba:	4013      	ands	r3, r2
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	6812      	ldr	r2, [r2, #0]
 8001cc0:	68f9      	ldr	r1, [r7, #12]
 8001cc2:	430b      	orrs	r3, r1
 8001cc4:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8001ccc:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8001cd4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ce2:	f023 0103 	bic.w	r1, r3, #3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	430a      	orrs	r2, r1
 8001cee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8001cfa:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	430a      	orrs	r2, r1
 8001d08:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8001d16:	2a00      	cmp	r2, #0
 8001d18:	d101      	bne.n	8001d1e <ETH_SetMACConfig+0x1ee>
 8001d1a:	2240      	movs	r2, #64	@ 0x40
 8001d1c:	e000      	b.n	8001d20 <ETH_SetMACConfig+0x1f0>
 8001d1e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001d20:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8001d28:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001d2a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001d32:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001d34:	4313      	orrs	r3, r2
 8001d36:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8001d40:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8001d50:	bf00      	nop
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	00048083 	.word	0x00048083
 8001d60:	c0f88000 	.word	0xc0f88000
 8001d64:	fffffef0 	.word	0xfffffef0

08001d68 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4b38      	ldr	r3, [pc, #224]	@ (8001e60 <ETH_SetDMAConfig+0xf8>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	6811      	ldr	r1, [r2, #0]
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	430b      	orrs	r3, r1
 8001d8a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001d8e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	791b      	ldrb	r3, [r3, #4]
 8001d94:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001d9a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	7b1b      	ldrb	r3, [r3, #12]
 8001da0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001da2:	4313      	orrs	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dae:	685a      	ldr	r2, [r3, #4]
 8001db0:	4b2c      	ldr	r3, [pc, #176]	@ (8001e64 <ETH_SetDMAConfig+0xfc>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	6812      	ldr	r2, [r2, #0]
 8001db8:	68f9      	ldr	r1, [r7, #12]
 8001dba:	430b      	orrs	r3, r1
 8001dbc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dc0:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	7b5b      	ldrb	r3, [r3, #13]
 8001dc6:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dd8:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8001ddc:	4b22      	ldr	r3, [pc, #136]	@ (8001e68 <ETH_SetDMAConfig+0x100>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6812      	ldr	r2, [r2, #0]
 8001de4:	68f9      	ldr	r1, [r7, #12]
 8001de6:	430b      	orrs	r3, r1
 8001de8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dec:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	7d1b      	ldrb	r3, [r3, #20]
 8001df8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001dfa:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	7f5b      	ldrb	r3, [r3, #29]
 8001e00:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001e02:	4313      	orrs	r3, r2
 8001e04:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e0e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8001e12:	4b16      	ldr	r3, [pc, #88]	@ (8001e6c <ETH_SetDMAConfig+0x104>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6812      	ldr	r2, [r2, #0]
 8001e1a:	68f9      	ldr	r1, [r7, #12]
 8001e1c:	430b      	orrs	r3, r1
 8001e1e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e22:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	7f1b      	ldrb	r3, [r3, #28]
 8001e2a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e3c:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001e40:	4b0b      	ldr	r3, [pc, #44]	@ (8001e70 <ETH_SetDMAConfig+0x108>)
 8001e42:	4013      	ands	r3, r2
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	6812      	ldr	r2, [r2, #0]
 8001e48:	68f9      	ldr	r1, [r7, #12]
 8001e4a:	430b      	orrs	r3, r1
 8001e4c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e50:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8001e54:	bf00      	nop
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	ffff87fd 	.word	0xffff87fd
 8001e64:	ffff2ffe 	.word	0xffff2ffe
 8001e68:	fffec000 	.word	0xfffec000
 8001e6c:	ffc0efef 	.word	0xffc0efef
 8001e70:	7fc0ffff 	.word	0x7fc0ffff

08001e74 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b0a4      	sub	sp, #144	@ 0x90
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001e82:	2300      	movs	r3, #0
 8001e84:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001e86:	2300      	movs	r3, #0
 8001e88:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001e92:	2301      	movs	r3, #1
 8001e94:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001eb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001eb4:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8001ecc:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8001ed0:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8001edc:	2301      	movs	r3, #1
 8001ede:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001f06:	2301      	movs	r3, #1
 8001f08:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001f0c:	2320      	movs	r3, #32
 8001f0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001f12:	2301      	movs	r3, #1
 8001f14:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001f1e:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f28:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001f30:	2302      	movs	r3, #2
 8001f32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f36:	2300      	movs	r3, #0
 8001f38:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001f52:	2301      	movs	r3, #1
 8001f54:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001f58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f7ff fde6 	bl	8001b30 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001f64:	2301      	movs	r3, #1
 8001f66:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001f7e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001f82:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001f88:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001f8c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001f94:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001f98:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001f9a:	f107 0308 	add.w	r3, r7, #8
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff fee1 	bl	8001d68 <ETH_SetDMAConfig>
}
 8001fa6:	bf00      	nop
 8001fa8:	3790      	adds	r7, #144	@ 0x90
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b085      	sub	sp, #20
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	e01d      	b.n	8001ff8 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	68d9      	ldr	r1, [r3, #12]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	440b      	add	r3, r1
 8001fcc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001fe6:	68b9      	ldr	r1, [r7, #8]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	3206      	adds	r2, #6
 8001fee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2b03      	cmp	r3, #3
 8001ffc:	d9de      	bls.n	8001fbc <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800200c:	461a      	mov	r2, r3
 800200e:	2303      	movs	r3, #3
 8002010:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68da      	ldr	r2, [r3, #12]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002020:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	68da      	ldr	r2, [r3, #12]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002030:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8002034:	bf00      	nop
 8002036:	3714      	adds	r7, #20
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002048:	2300      	movs	r3, #0
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	e023      	b.n	8002096 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6919      	ldr	r1, [r3, #16]
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	4613      	mov	r3, r2
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	4413      	add	r3, r2
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	440b      	add	r3, r1
 800205e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	2200      	movs	r2, #0
 800206a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	2200      	movs	r2, #0
 8002076:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2200      	movs	r2, #0
 800207c:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2200      	movs	r2, #0
 8002082:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002084:	68b9      	ldr	r1, [r7, #8]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	3212      	adds	r2, #18
 800208c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	3301      	adds	r3, #1
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2b03      	cmp	r3, #3
 800209a:	d9d8      	bls.n	800204e <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020c2:	461a      	mov	r2, r3
 80020c4:	2303      	movs	r3, #3
 80020c6:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	691a      	ldr	r2, [r3, #16]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020d6:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020ea:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 80020ee:	bf00      	nop
 80020f0:	3714      	adds	r7, #20
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
	...

080020fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b089      	sub	sp, #36	@ 0x24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800210a:	4b89      	ldr	r3, [pc, #548]	@ (8002330 <HAL_GPIO_Init+0x234>)
 800210c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800210e:	e194      	b.n	800243a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2101      	movs	r1, #1
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	fa01 f303 	lsl.w	r3, r1, r3
 800211c:	4013      	ands	r3, r2
 800211e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f000 8186 	beq.w	8002434 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	2b01      	cmp	r3, #1
 8002132:	d005      	beq.n	8002140 <HAL_GPIO_Init+0x44>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d130      	bne.n	80021a2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	2203      	movs	r2, #3
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	68da      	ldr	r2, [r3, #12]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	4313      	orrs	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002176:	2201      	movs	r2, #1
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	43db      	mvns	r3, r3
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	4013      	ands	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	091b      	lsrs	r3, r3, #4
 800218c:	f003 0201 	and.w	r2, r3, #1
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4313      	orrs	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f003 0303 	and.w	r3, r3, #3
 80021aa:	2b03      	cmp	r3, #3
 80021ac:	d017      	beq.n	80021de <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	2203      	movs	r2, #3
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4013      	ands	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d123      	bne.n	8002232 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	08da      	lsrs	r2, r3, #3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3208      	adds	r2, #8
 80021f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	f003 0307 	and.w	r3, r3, #7
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	220f      	movs	r2, #15
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	43db      	mvns	r3, r3
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	4013      	ands	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	691a      	ldr	r2, [r3, #16]
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4313      	orrs	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	08da      	lsrs	r2, r3, #3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3208      	adds	r2, #8
 800222c:	69b9      	ldr	r1, [r7, #24]
 800222e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	2203      	movs	r2, #3
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43db      	mvns	r3, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4013      	ands	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 0203 	and.w	r2, r3, #3
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800226e:	2b00      	cmp	r3, #0
 8002270:	f000 80e0 	beq.w	8002434 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002274:	4b2f      	ldr	r3, [pc, #188]	@ (8002334 <HAL_GPIO_Init+0x238>)
 8002276:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800227a:	4a2e      	ldr	r2, [pc, #184]	@ (8002334 <HAL_GPIO_Init+0x238>)
 800227c:	f043 0302 	orr.w	r3, r3, #2
 8002280:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002284:	4b2b      	ldr	r3, [pc, #172]	@ (8002334 <HAL_GPIO_Init+0x238>)
 8002286:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002292:	4a29      	ldr	r2, [pc, #164]	@ (8002338 <HAL_GPIO_Init+0x23c>)
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	3302      	adds	r3, #2
 800229a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a20      	ldr	r2, [pc, #128]	@ (800233c <HAL_GPIO_Init+0x240>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d052      	beq.n	8002364 <HAL_GPIO_Init+0x268>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002340 <HAL_GPIO_Init+0x244>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d031      	beq.n	800232a <HAL_GPIO_Init+0x22e>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002344 <HAL_GPIO_Init+0x248>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d02b      	beq.n	8002326 <HAL_GPIO_Init+0x22a>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002348 <HAL_GPIO_Init+0x24c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d025      	beq.n	8002322 <HAL_GPIO_Init+0x226>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a1c      	ldr	r2, [pc, #112]	@ (800234c <HAL_GPIO_Init+0x250>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d01f      	beq.n	800231e <HAL_GPIO_Init+0x222>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002350 <HAL_GPIO_Init+0x254>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d019      	beq.n	800231a <HAL_GPIO_Init+0x21e>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002354 <HAL_GPIO_Init+0x258>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d013      	beq.n	8002316 <HAL_GPIO_Init+0x21a>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a19      	ldr	r2, [pc, #100]	@ (8002358 <HAL_GPIO_Init+0x25c>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d00d      	beq.n	8002312 <HAL_GPIO_Init+0x216>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a18      	ldr	r2, [pc, #96]	@ (800235c <HAL_GPIO_Init+0x260>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d007      	beq.n	800230e <HAL_GPIO_Init+0x212>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a17      	ldr	r2, [pc, #92]	@ (8002360 <HAL_GPIO_Init+0x264>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d101      	bne.n	800230a <HAL_GPIO_Init+0x20e>
 8002306:	2309      	movs	r3, #9
 8002308:	e02d      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 800230a:	230a      	movs	r3, #10
 800230c:	e02b      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 800230e:	2308      	movs	r3, #8
 8002310:	e029      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 8002312:	2307      	movs	r3, #7
 8002314:	e027      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 8002316:	2306      	movs	r3, #6
 8002318:	e025      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 800231a:	2305      	movs	r3, #5
 800231c:	e023      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 800231e:	2304      	movs	r3, #4
 8002320:	e021      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 8002322:	2303      	movs	r3, #3
 8002324:	e01f      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 8002326:	2302      	movs	r3, #2
 8002328:	e01d      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 800232a:	2301      	movs	r3, #1
 800232c:	e01b      	b.n	8002366 <HAL_GPIO_Init+0x26a>
 800232e:	bf00      	nop
 8002330:	58000080 	.word	0x58000080
 8002334:	58024400 	.word	0x58024400
 8002338:	58000400 	.word	0x58000400
 800233c:	58020000 	.word	0x58020000
 8002340:	58020400 	.word	0x58020400
 8002344:	58020800 	.word	0x58020800
 8002348:	58020c00 	.word	0x58020c00
 800234c:	58021000 	.word	0x58021000
 8002350:	58021400 	.word	0x58021400
 8002354:	58021800 	.word	0x58021800
 8002358:	58021c00 	.word	0x58021c00
 800235c:	58022000 	.word	0x58022000
 8002360:	58022400 	.word	0x58022400
 8002364:	2300      	movs	r3, #0
 8002366:	69fa      	ldr	r2, [r7, #28]
 8002368:	f002 0203 	and.w	r2, r2, #3
 800236c:	0092      	lsls	r2, r2, #2
 800236e:	4093      	lsls	r3, r2
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	4313      	orrs	r3, r2
 8002374:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002376:	4938      	ldr	r1, [pc, #224]	@ (8002458 <HAL_GPIO_Init+0x35c>)
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	3302      	adds	r3, #2
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002384:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	43db      	mvns	r3, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4013      	ands	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80023aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80023b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80023d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	43db      	mvns	r3, r3
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	4013      	ands	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d003      	beq.n	8002404 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	43db      	mvns	r3, r3
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	4013      	ands	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4313      	orrs	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	3301      	adds	r3, #1
 8002438:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	fa22 f303 	lsr.w	r3, r2, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	f47f ae63 	bne.w	8002110 <HAL_GPIO_Init+0x14>
  }
}
 800244a:	bf00      	nop
 800244c:	bf00      	nop
 800244e:	3724      	adds	r7, #36	@ 0x24
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	58000400 	.word	0x58000400

0800245c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	460b      	mov	r3, r1
 8002466:	807b      	strh	r3, [r7, #2]
 8002468:	4613      	mov	r3, r2
 800246a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800246c:	787b      	ldrb	r3, [r7, #1]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d003      	beq.n	800247a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002472:	887a      	ldrh	r2, [r7, #2]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002478:	e003      	b.n	8002482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800247a:	887b      	ldrh	r3, [r7, #2]
 800247c:	041a      	lsls	r2, r3, #16
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	619a      	str	r2, [r3, #24]
}
 8002482:	bf00      	nop
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
	...

08002490 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e08b      	b.n	80025ba <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d106      	bne.n	80024bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7fe fdcc 	bl	8001054 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2224      	movs	r2, #36	@ 0x24
 80024c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f022 0201 	bic.w	r2, r2, #1
 80024d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024e0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024f0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d107      	bne.n	800250a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	e006      	b.n	8002518 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002516:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	2b02      	cmp	r3, #2
 800251e:	d108      	bne.n	8002532 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	e007      	b.n	8002542 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002540:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6859      	ldr	r1, [r3, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4b1d      	ldr	r3, [pc, #116]	@ (80025c4 <HAL_I2C_Init+0x134>)
 800254e:	430b      	orrs	r3, r1
 8002550:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68da      	ldr	r2, [r3, #12]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002560:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	691a      	ldr	r2, [r3, #16]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	430a      	orrs	r2, r1
 800257a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	69d9      	ldr	r1, [r3, #28]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a1a      	ldr	r2, [r3, #32]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2220      	movs	r2, #32
 80025a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	02008000 	.word	0x02008000

080025c8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af02      	add	r7, sp, #8
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	607a      	str	r2, [r7, #4]
 80025d2:	461a      	mov	r2, r3
 80025d4:	460b      	mov	r3, r1
 80025d6:	817b      	strh	r3, [r7, #10]
 80025d8:	4613      	mov	r3, r2
 80025da:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	2b20      	cmp	r3, #32
 80025e6:	f040 80fd 	bne.w	80027e4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_I2C_Master_Transmit+0x30>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e0f6      	b.n	80027e6 <HAL_I2C_Master_Transmit+0x21e>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002600:	f7ff f814 	bl	800162c <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	2319      	movs	r3, #25
 800260c:	2201      	movs	r2, #1
 800260e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f000 fa0a 	bl	8002a2c <I2C_WaitOnFlagUntilTimeout>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e0e1      	b.n	80027e6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2221      	movs	r2, #33	@ 0x21
 8002626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2210      	movs	r2, #16
 800262e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2200      	movs	r2, #0
 8002636:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	893a      	ldrh	r2, [r7, #8]
 8002642:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800264e:	b29b      	uxth	r3, r3
 8002650:	2bff      	cmp	r3, #255	@ 0xff
 8002652:	d906      	bls.n	8002662 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	22ff      	movs	r2, #255	@ 0xff
 8002658:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800265a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800265e:	617b      	str	r3, [r7, #20]
 8002660:	e007      	b.n	8002672 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800266c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002670:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002676:	2b00      	cmp	r3, #0
 8002678:	d024      	beq.n	80026c4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800267e:	781a      	ldrb	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268a:	1c5a      	adds	r2, r3, #1
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002694:	b29b      	uxth	r3, r3
 8002696:	3b01      	subs	r3, #1
 8002698:	b29a      	uxth	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a2:	3b01      	subs	r3, #1
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	3301      	adds	r3, #1
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	8979      	ldrh	r1, [r7, #10]
 80026b6:	4b4e      	ldr	r3, [pc, #312]	@ (80027f0 <HAL_I2C_Master_Transmit+0x228>)
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 fc05 	bl	8002ecc <I2C_TransferConfig>
 80026c2:	e066      	b.n	8002792 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	8979      	ldrh	r1, [r7, #10]
 80026cc:	4b48      	ldr	r3, [pc, #288]	@ (80027f0 <HAL_I2C_Master_Transmit+0x228>)
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	68f8      	ldr	r0, [r7, #12]
 80026d4:	f000 fbfa 	bl	8002ecc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80026d8:	e05b      	b.n	8002792 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	6a39      	ldr	r1, [r7, #32]
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 f9fd 	bl	8002ade <I2C_WaitOnTXISFlagUntilTimeout>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e07b      	b.n	80027e6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f2:	781a      	ldrb	r2, [r3, #0]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002708:	b29b      	uxth	r3, r3
 800270a:	3b01      	subs	r3, #1
 800270c:	b29a      	uxth	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002716:	3b01      	subs	r3, #1
 8002718:	b29a      	uxth	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002722:	b29b      	uxth	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	d034      	beq.n	8002792 <HAL_I2C_Master_Transmit+0x1ca>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800272c:	2b00      	cmp	r3, #0
 800272e:	d130      	bne.n	8002792 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	2200      	movs	r2, #0
 8002738:	2180      	movs	r1, #128	@ 0x80
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f000 f976 	bl	8002a2c <I2C_WaitOnFlagUntilTimeout>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e04d      	b.n	80027e6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800274e:	b29b      	uxth	r3, r3
 8002750:	2bff      	cmp	r3, #255	@ 0xff
 8002752:	d90e      	bls.n	8002772 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	22ff      	movs	r2, #255	@ 0xff
 8002758:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800275e:	b2da      	uxtb	r2, r3
 8002760:	8979      	ldrh	r1, [r7, #10]
 8002762:	2300      	movs	r3, #0
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f000 fbae 	bl	8002ecc <I2C_TransferConfig>
 8002770:	e00f      	b.n	8002792 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002776:	b29a      	uxth	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002780:	b2da      	uxtb	r2, r3
 8002782:	8979      	ldrh	r1, [r7, #10]
 8002784:	2300      	movs	r3, #0
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 fb9d 	bl	8002ecc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002796:	b29b      	uxth	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	d19e      	bne.n	80026da <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	6a39      	ldr	r1, [r7, #32]
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f000 f9e3 	bl	8002b6c <I2C_WaitOnSTOPFlagUntilTimeout>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e01a      	b.n	80027e6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2220      	movs	r2, #32
 80027b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4b0c      	ldr	r3, [pc, #48]	@ (80027f4 <HAL_I2C_Master_Transmit+0x22c>)
 80027c4:	400b      	ands	r3, r1
 80027c6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2220      	movs	r2, #32
 80027cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027e0:	2300      	movs	r3, #0
 80027e2:	e000      	b.n	80027e6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80027e4:	2302      	movs	r3, #2
  }
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3718      	adds	r7, #24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	80002000 	.word	0x80002000
 80027f4:	fe00e800 	.word	0xfe00e800

080027f8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af02      	add	r7, sp, #8
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	607a      	str	r2, [r7, #4]
 8002802:	461a      	mov	r2, r3
 8002804:	460b      	mov	r3, r1
 8002806:	817b      	strh	r3, [r7, #10]
 8002808:	4613      	mov	r3, r2
 800280a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b20      	cmp	r3, #32
 8002816:	f040 80db 	bne.w	80029d0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002820:	2b01      	cmp	r3, #1
 8002822:	d101      	bne.n	8002828 <HAL_I2C_Master_Receive+0x30>
 8002824:	2302      	movs	r3, #2
 8002826:	e0d4      	b.n	80029d2 <HAL_I2C_Master_Receive+0x1da>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002830:	f7fe fefc 	bl	800162c <HAL_GetTick>
 8002834:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	2319      	movs	r3, #25
 800283c:	2201      	movs	r2, #1
 800283e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 f8f2 	bl	8002a2c <I2C_WaitOnFlagUntilTimeout>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e0bf      	b.n	80029d2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2222      	movs	r2, #34	@ 0x22
 8002856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2210      	movs	r2, #16
 800285e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	893a      	ldrh	r2, [r7, #8]
 8002872:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800287e:	b29b      	uxth	r3, r3
 8002880:	2bff      	cmp	r3, #255	@ 0xff
 8002882:	d90e      	bls.n	80028a2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	22ff      	movs	r2, #255	@ 0xff
 8002888:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800288e:	b2da      	uxtb	r2, r3
 8002890:	8979      	ldrh	r1, [r7, #10]
 8002892:	4b52      	ldr	r3, [pc, #328]	@ (80029dc <HAL_I2C_Master_Receive+0x1e4>)
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 fb16 	bl	8002ecc <I2C_TransferConfig>
 80028a0:	e06d      	b.n	800297e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	8979      	ldrh	r1, [r7, #10]
 80028b4:	4b49      	ldr	r3, [pc, #292]	@ (80029dc <HAL_I2C_Master_Receive+0x1e4>)
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 fb05 	bl	8002ecc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80028c2:	e05c      	b.n	800297e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028c4:	697a      	ldr	r2, [r7, #20]
 80028c6:	6a39      	ldr	r1, [r7, #32]
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f993 	bl	8002bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e07c      	b.n	80029d2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e2:	b2d2      	uxtb	r2, r2
 80028e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f4:	3b01      	subs	r3, #1
 80028f6:	b29a      	uxth	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002900:	b29b      	uxth	r3, r3
 8002902:	3b01      	subs	r3, #1
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290e:	b29b      	uxth	r3, r3
 8002910:	2b00      	cmp	r3, #0
 8002912:	d034      	beq.n	800297e <HAL_I2C_Master_Receive+0x186>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002918:	2b00      	cmp	r3, #0
 800291a:	d130      	bne.n	800297e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	9300      	str	r3, [sp, #0]
 8002920:	6a3b      	ldr	r3, [r7, #32]
 8002922:	2200      	movs	r2, #0
 8002924:	2180      	movs	r1, #128	@ 0x80
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f000 f880 	bl	8002a2c <I2C_WaitOnFlagUntilTimeout>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e04d      	b.n	80029d2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293a:	b29b      	uxth	r3, r3
 800293c:	2bff      	cmp	r3, #255	@ 0xff
 800293e:	d90e      	bls.n	800295e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	22ff      	movs	r2, #255	@ 0xff
 8002944:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800294a:	b2da      	uxtb	r2, r3
 800294c:	8979      	ldrh	r1, [r7, #10]
 800294e:	2300      	movs	r3, #0
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f000 fab8 	bl	8002ecc <I2C_TransferConfig>
 800295c:	e00f      	b.n	800297e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002962:	b29a      	uxth	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800296c:	b2da      	uxtb	r2, r3
 800296e:	8979      	ldrh	r1, [r7, #10]
 8002970:	2300      	movs	r3, #0
 8002972:	9300      	str	r3, [sp, #0]
 8002974:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f000 faa7 	bl	8002ecc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002982:	b29b      	uxth	r3, r3
 8002984:	2b00      	cmp	r3, #0
 8002986:	d19d      	bne.n	80028c4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	6a39      	ldr	r1, [r7, #32]
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f000 f8ed 	bl	8002b6c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e01a      	b.n	80029d2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2220      	movs	r2, #32
 80029a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6859      	ldr	r1, [r3, #4]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	4b0c      	ldr	r3, [pc, #48]	@ (80029e0 <HAL_I2C_Master_Receive+0x1e8>)
 80029b0:	400b      	ands	r3, r1
 80029b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2220      	movs	r2, #32
 80029b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	e000      	b.n	80029d2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80029d0:	2302      	movs	r3, #2
  }
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	80002400 	.word	0x80002400
 80029e0:	fe00e800 	.word	0xfe00e800

080029e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d103      	bne.n	8002a02 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2200      	movs	r2, #0
 8002a00:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d007      	beq.n	8002a20 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	699a      	ldr	r2, [r3, #24]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f042 0201 	orr.w	r2, r2, #1
 8002a1e:	619a      	str	r2, [r3, #24]
  }
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	603b      	str	r3, [r7, #0]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a3c:	e03b      	b.n	8002ab6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	6839      	ldr	r1, [r7, #0]
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f962 	bl	8002d0c <I2C_IsErrorOccurred>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e041      	b.n	8002ad6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a58:	d02d      	beq.n	8002ab6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a5a:	f7fe fde7 	bl	800162c <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	683a      	ldr	r2, [r7, #0]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d302      	bcc.n	8002a70 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d122      	bne.n	8002ab6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	699a      	ldr	r2, [r3, #24]
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	bf0c      	ite	eq
 8002a80:	2301      	moveq	r3, #1
 8002a82:	2300      	movne	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	461a      	mov	r2, r3
 8002a88:	79fb      	ldrb	r3, [r7, #7]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d113      	bne.n	8002ab6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a92:	f043 0220 	orr.w	r2, r3, #32
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e00f      	b.n	8002ad6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	699a      	ldr	r2, [r3, #24]
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	bf0c      	ite	eq
 8002ac6:	2301      	moveq	r3, #1
 8002ac8:	2300      	movne	r3, #0
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	461a      	mov	r2, r3
 8002ace:	79fb      	ldrb	r3, [r7, #7]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d0b4      	beq.n	8002a3e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b084      	sub	sp, #16
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002aea:	e033      	b.n	8002b54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	68b9      	ldr	r1, [r7, #8]
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 f90b 	bl	8002d0c <I2C_IsErrorOccurred>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e031      	b.n	8002b64 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b06:	d025      	beq.n	8002b54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b08:	f7fe fd90 	bl	800162c <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	68ba      	ldr	r2, [r7, #8]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d302      	bcc.n	8002b1e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d11a      	bne.n	8002b54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d013      	beq.n	8002b54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b30:	f043 0220 	orr.w	r2, r3, #32
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2220      	movs	r2, #32
 8002b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e007      	b.n	8002b64 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d1c4      	bne.n	8002aec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b78:	e02f      	b.n	8002bda <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	68b9      	ldr	r1, [r7, #8]
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f000 f8c4 	bl	8002d0c <I2C_IsErrorOccurred>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e02d      	b.n	8002bea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b8e:	f7fe fd4d 	bl	800162c <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d302      	bcc.n	8002ba4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d11a      	bne.n	8002bda <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	f003 0320 	and.w	r3, r3, #32
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	d013      	beq.n	8002bda <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb6:	f043 0220 	orr.w	r2, r3, #32
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e007      	b.n	8002bea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	f003 0320 	and.w	r3, r3, #32
 8002be4:	2b20      	cmp	r3, #32
 8002be6:	d1c8      	bne.n	8002b7a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
	...

08002bf4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002c04:	e071      	b.n	8002cea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 f87e 	bl	8002d0c <I2C_IsErrorOccurred>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	f003 0320 	and.w	r3, r3, #32
 8002c24:	2b20      	cmp	r3, #32
 8002c26:	d13b      	bne.n	8002ca0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002c28:	7dfb      	ldrb	r3, [r7, #23]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d138      	bne.n	8002ca0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	2b04      	cmp	r3, #4
 8002c3a:	d105      	bne.n	8002c48 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002c44:	2300      	movs	r3, #0
 8002c46:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	f003 0310 	and.w	r3, r3, #16
 8002c52:	2b10      	cmp	r3, #16
 8002c54:	d121      	bne.n	8002c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2210      	movs	r2, #16
 8002c5c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2204      	movs	r2, #4
 8002c62:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6859      	ldr	r1, [r3, #4]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	4b24      	ldr	r3, [pc, #144]	@ (8002d08 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002c78:	400b      	ands	r3, r1
 8002c7a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	75fb      	strb	r3, [r7, #23]
 8002c98:	e002      	b.n	8002ca0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002ca0:	f7fe fcc4 	bl	800162c <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d302      	bcc.n	8002cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d119      	bne.n	8002cea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002cb6:	7dfb      	ldrb	r3, [r7, #23]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d116      	bne.n	8002cea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	f003 0304 	and.w	r3, r3, #4
 8002cc6:	2b04      	cmp	r3, #4
 8002cc8:	d00f      	beq.n	8002cea <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cce:	f043 0220 	orr.w	r2, r3, #32
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2220      	movs	r2, #32
 8002cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b04      	cmp	r3, #4
 8002cf6:	d002      	beq.n	8002cfe <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002cf8:	7dfb      	ldrb	r3, [r7, #23]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d083      	beq.n	8002c06 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3718      	adds	r7, #24
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	fe00e800 	.word	0xfe00e800

08002d0c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08a      	sub	sp, #40	@ 0x28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d26:	2300      	movs	r3, #0
 8002d28:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	f003 0310 	and.w	r3, r3, #16
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d068      	beq.n	8002e0a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2210      	movs	r2, #16
 8002d3e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d40:	e049      	b.n	8002dd6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d48:	d045      	beq.n	8002dd6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d4a:	f7fe fc6f 	bl	800162c <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	68ba      	ldr	r2, [r7, #8]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d302      	bcc.n	8002d60 <I2C_IsErrorOccurred+0x54>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d13a      	bne.n	8002dd6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d6a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d72:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d82:	d121      	bne.n	8002dc8 <I2C_IsErrorOccurred+0xbc>
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d8a:	d01d      	beq.n	8002dc8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d8c:	7cfb      	ldrb	r3, [r7, #19]
 8002d8e:	2b20      	cmp	r3, #32
 8002d90:	d01a      	beq.n	8002dc8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002da0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002da2:	f7fe fc43 	bl	800162c <HAL_GetTick>
 8002da6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002da8:	e00e      	b.n	8002dc8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002daa:	f7fe fc3f 	bl	800162c <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b19      	cmp	r3, #25
 8002db6:	d907      	bls.n	8002dc8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	f043 0320 	orr.w	r3, r3, #32
 8002dbe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002dc6:	e006      	b.n	8002dd6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	2b20      	cmp	r3, #32
 8002dd4:	d1e9      	bne.n	8002daa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	f003 0320 	and.w	r3, r3, #32
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d003      	beq.n	8002dec <I2C_IsErrorOccurred+0xe0>
 8002de4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d0aa      	beq.n	8002d42 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002dec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d103      	bne.n	8002dfc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2220      	movs	r2, #32
 8002dfa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002dfc:	6a3b      	ldr	r3, [r7, #32]
 8002dfe:	f043 0304 	orr.w	r3, r3, #4
 8002e02:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00b      	beq.n	8002e34 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	f043 0301 	orr.w	r3, r3, #1
 8002e22:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00b      	beq.n	8002e56 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e3e:	6a3b      	ldr	r3, [r7, #32]
 8002e40:	f043 0308 	orr.w	r3, r3, #8
 8002e44:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00b      	beq.n	8002e78 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	f043 0302 	orr.w	r3, r3, #2
 8002e66:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002e78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d01c      	beq.n	8002eba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f7ff fdaf 	bl	80029e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6859      	ldr	r1, [r3, #4]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <I2C_IsErrorOccurred+0x1bc>)
 8002e92:	400b      	ands	r3, r1
 8002e94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e9a:	6a3b      	ldr	r3, [r7, #32]
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2220      	movs	r2, #32
 8002ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002eba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3728      	adds	r7, #40	@ 0x28
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	fe00e800 	.word	0xfe00e800

08002ecc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b087      	sub	sp, #28
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	607b      	str	r3, [r7, #4]
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	817b      	strh	r3, [r7, #10]
 8002eda:	4613      	mov	r3, r2
 8002edc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ede:	897b      	ldrh	r3, [r7, #10]
 8002ee0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ee4:	7a7b      	ldrb	r3, [r7, #9]
 8002ee6:	041b      	lsls	r3, r3, #16
 8002ee8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002eec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ef2:	6a3b      	ldr	r3, [r7, #32]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002efa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	6a3b      	ldr	r3, [r7, #32]
 8002f04:	0d5b      	lsrs	r3, r3, #21
 8002f06:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002f0a:	4b08      	ldr	r3, [pc, #32]	@ (8002f2c <I2C_TransferConfig+0x60>)
 8002f0c:	430b      	orrs	r3, r1
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	ea02 0103 	and.w	r1, r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	697a      	ldr	r2, [r7, #20]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f1e:	bf00      	nop
 8002f20:	371c      	adds	r7, #28
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	03ff63ff 	.word	0x03ff63ff

08002f30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b20      	cmp	r3, #32
 8002f44:	d138      	bne.n	8002fb8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d101      	bne.n	8002f54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f50:	2302      	movs	r3, #2
 8002f52:	e032      	b.n	8002fba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2224      	movs	r2, #36	@ 0x24
 8002f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0201 	bic.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6819      	ldr	r1, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	e000      	b.n	8002fba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fb8:	2302      	movs	r3, #2
  }
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr

08002fc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	b085      	sub	sp, #20
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
 8002fce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b20      	cmp	r3, #32
 8002fda:	d139      	bne.n	8003050 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d101      	bne.n	8002fea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e033      	b.n	8003052 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2224      	movs	r2, #36	@ 0x24
 8002ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0201 	bic.w	r2, r2, #1
 8003008:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003018:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	021b      	lsls	r3, r3, #8
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	4313      	orrs	r3, r2
 8003022:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f042 0201 	orr.w	r2, r2, #1
 800303a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2220      	movs	r2, #32
 8003040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800304c:	2300      	movs	r3, #0
 800304e:	e000      	b.n	8003052 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003050:	2302      	movs	r3, #2
  }
}
 8003052:	4618      	mov	r0, r3
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af02      	add	r7, sp, #8
 8003064:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0fe      	b.n	800326e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b00      	cmp	r3, #0
 800307a:	d106      	bne.n	800308a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f7fe f8b7 	bl	80011f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2203      	movs	r2, #3
 800308e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f004 f94a 	bl	8007330 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6818      	ldr	r0, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	7c1a      	ldrb	r2, [r3, #16]
 80030a4:	f88d 2000 	strb.w	r2, [sp]
 80030a8:	3304      	adds	r3, #4
 80030aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030ac:	f004 f8ce 	bl	800724c <USB_CoreInit>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d005      	beq.n	80030c2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2202      	movs	r2, #2
 80030ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e0d5      	b.n	800326e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2100      	movs	r1, #0
 80030c8:	4618      	mov	r0, r3
 80030ca:	f004 f942 	bl	8007352 <USB_SetCurrentMode>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d005      	beq.n	80030e0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e0c6      	b.n	800326e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030e0:	2300      	movs	r3, #0
 80030e2:	73fb      	strb	r3, [r7, #15]
 80030e4:	e04a      	b.n	800317c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80030e6:	7bfa      	ldrb	r2, [r7, #15]
 80030e8:	6879      	ldr	r1, [r7, #4]
 80030ea:	4613      	mov	r3, r2
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	4413      	add	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	440b      	add	r3, r1
 80030f4:	3315      	adds	r3, #21
 80030f6:	2201      	movs	r2, #1
 80030f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80030fa:	7bfa      	ldrb	r2, [r7, #15]
 80030fc:	6879      	ldr	r1, [r7, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	4413      	add	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	440b      	add	r3, r1
 8003108:	3314      	adds	r3, #20
 800310a:	7bfa      	ldrb	r2, [r7, #15]
 800310c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800310e:	7bfa      	ldrb	r2, [r7, #15]
 8003110:	7bfb      	ldrb	r3, [r7, #15]
 8003112:	b298      	uxth	r0, r3
 8003114:	6879      	ldr	r1, [r7, #4]
 8003116:	4613      	mov	r3, r2
 8003118:	00db      	lsls	r3, r3, #3
 800311a:	4413      	add	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	440b      	add	r3, r1
 8003120:	332e      	adds	r3, #46	@ 0x2e
 8003122:	4602      	mov	r2, r0
 8003124:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003126:	7bfa      	ldrb	r2, [r7, #15]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	4413      	add	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	440b      	add	r3, r1
 8003134:	3318      	adds	r3, #24
 8003136:	2200      	movs	r2, #0
 8003138:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800313a:	7bfa      	ldrb	r2, [r7, #15]
 800313c:	6879      	ldr	r1, [r7, #4]
 800313e:	4613      	mov	r3, r2
 8003140:	00db      	lsls	r3, r3, #3
 8003142:	4413      	add	r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	440b      	add	r3, r1
 8003148:	331c      	adds	r3, #28
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800314e:	7bfa      	ldrb	r2, [r7, #15]
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	00db      	lsls	r3, r3, #3
 8003156:	4413      	add	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	3320      	adds	r3, #32
 800315e:	2200      	movs	r2, #0
 8003160:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003162:	7bfa      	ldrb	r2, [r7, #15]
 8003164:	6879      	ldr	r1, [r7, #4]
 8003166:	4613      	mov	r3, r2
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	440b      	add	r3, r1
 8003170:	3324      	adds	r3, #36	@ 0x24
 8003172:	2200      	movs	r2, #0
 8003174:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003176:	7bfb      	ldrb	r3, [r7, #15]
 8003178:	3301      	adds	r3, #1
 800317a:	73fb      	strb	r3, [r7, #15]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	791b      	ldrb	r3, [r3, #4]
 8003180:	7bfa      	ldrb	r2, [r7, #15]
 8003182:	429a      	cmp	r2, r3
 8003184:	d3af      	bcc.n	80030e6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003186:	2300      	movs	r3, #0
 8003188:	73fb      	strb	r3, [r7, #15]
 800318a:	e044      	b.n	8003216 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800318c:	7bfa      	ldrb	r2, [r7, #15]
 800318e:	6879      	ldr	r1, [r7, #4]
 8003190:	4613      	mov	r3, r2
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	4413      	add	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	440b      	add	r3, r1
 800319a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800319e:	2200      	movs	r2, #0
 80031a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80031a2:	7bfa      	ldrb	r2, [r7, #15]
 80031a4:	6879      	ldr	r1, [r7, #4]
 80031a6:	4613      	mov	r3, r2
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	4413      	add	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	440b      	add	r3, r1
 80031b0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80031b4:	7bfa      	ldrb	r2, [r7, #15]
 80031b6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80031b8:	7bfa      	ldrb	r2, [r7, #15]
 80031ba:	6879      	ldr	r1, [r7, #4]
 80031bc:	4613      	mov	r3, r2
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	4413      	add	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	440b      	add	r3, r1
 80031c6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80031ca:	2200      	movs	r2, #0
 80031cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80031ce:	7bfa      	ldrb	r2, [r7, #15]
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	4413      	add	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	440b      	add	r3, r1
 80031dc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80031e4:	7bfa      	ldrb	r2, [r7, #15]
 80031e6:	6879      	ldr	r1, [r7, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	4413      	add	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80031f6:	2200      	movs	r2, #0
 80031f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80031fa:	7bfa      	ldrb	r2, [r7, #15]
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	4413      	add	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	440b      	add	r3, r1
 8003208:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800320c:	2200      	movs	r2, #0
 800320e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003210:	7bfb      	ldrb	r3, [r7, #15]
 8003212:	3301      	adds	r3, #1
 8003214:	73fb      	strb	r3, [r7, #15]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	791b      	ldrb	r3, [r3, #4]
 800321a:	7bfa      	ldrb	r2, [r7, #15]
 800321c:	429a      	cmp	r2, r3
 800321e:	d3b5      	bcc.n	800318c <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6818      	ldr	r0, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	7c1a      	ldrb	r2, [r3, #16]
 8003228:	f88d 2000 	strb.w	r2, [sp]
 800322c:	3304      	adds	r3, #4
 800322e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003230:	f004 f8dc 	bl	80073ec <USB_DevInit>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d005      	beq.n	8003246 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2202      	movs	r2, #2
 800323e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e013      	b.n	800326e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	7b1b      	ldrb	r3, [r3, #12]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d102      	bne.n	8003262 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 f80b 	bl	8003278 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f004 fa97 	bl	800779a <USB_DevDisconnect>

  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80032a6:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <HAL_PCDEx_ActivateLPM+0x44>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3714      	adds	r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr
 80032bc:	10000003 	.word	0x10000003

080032c0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80032c8:	4b19      	ldr	r3, [pc, #100]	@ (8003330 <HAL_PWREx_ConfigSupply+0x70>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d00a      	beq.n	80032ea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80032d4:	4b16      	ldr	r3, [pc, #88]	@ (8003330 <HAL_PWREx_ConfigSupply+0x70>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d001      	beq.n	80032e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e01f      	b.n	8003326 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80032e6:	2300      	movs	r3, #0
 80032e8:	e01d      	b.n	8003326 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80032ea:	4b11      	ldr	r3, [pc, #68]	@ (8003330 <HAL_PWREx_ConfigSupply+0x70>)
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	f023 0207 	bic.w	r2, r3, #7
 80032f2:	490f      	ldr	r1, [pc, #60]	@ (8003330 <HAL_PWREx_ConfigSupply+0x70>)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80032fa:	f7fe f997 	bl	800162c <HAL_GetTick>
 80032fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003300:	e009      	b.n	8003316 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003302:	f7fe f993 	bl	800162c <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003310:	d901      	bls.n	8003316 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e007      	b.n	8003326 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003316:	4b06      	ldr	r3, [pc, #24]	@ (8003330 <HAL_PWREx_ConfigSupply+0x70>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800331e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003322:	d1ee      	bne.n	8003302 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	58024800 	.word	0x58024800

08003334 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003338:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	4a04      	ldr	r2, [pc, #16]	@ (8003350 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800333e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003342:	60d3      	str	r3, [r2, #12]
}
 8003344:	bf00      	nop
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	58024800 	.word	0x58024800

08003354 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08c      	sub	sp, #48	@ 0x30
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d102      	bne.n	8003368 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	f000 bc48 	b.w	8003bf8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b00      	cmp	r3, #0
 8003372:	f000 8088 	beq.w	8003486 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003376:	4b99      	ldr	r3, [pc, #612]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800337e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003380:	4b96      	ldr	r3, [pc, #600]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003384:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003388:	2b10      	cmp	r3, #16
 800338a:	d007      	beq.n	800339c <HAL_RCC_OscConfig+0x48>
 800338c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800338e:	2b18      	cmp	r3, #24
 8003390:	d111      	bne.n	80033b6 <HAL_RCC_OscConfig+0x62>
 8003392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d10c      	bne.n	80033b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800339c:	4b8f      	ldr	r3, [pc, #572]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d06d      	beq.n	8003484 <HAL_RCC_OscConfig+0x130>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d169      	bne.n	8003484 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	f000 bc21 	b.w	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033be:	d106      	bne.n	80033ce <HAL_RCC_OscConfig+0x7a>
 80033c0:	4b86      	ldr	r3, [pc, #536]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a85      	ldr	r2, [pc, #532]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80033c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ca:	6013      	str	r3, [r2, #0]
 80033cc:	e02e      	b.n	800342c <HAL_RCC_OscConfig+0xd8>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x9c>
 80033d6:	4b81      	ldr	r3, [pc, #516]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a80      	ldr	r2, [pc, #512]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80033dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	4b7e      	ldr	r3, [pc, #504]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a7d      	ldr	r2, [pc, #500]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80033e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	e01d      	b.n	800342c <HAL_RCC_OscConfig+0xd8>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033f8:	d10c      	bne.n	8003414 <HAL_RCC_OscConfig+0xc0>
 80033fa:	4b78      	ldr	r3, [pc, #480]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a77      	ldr	r2, [pc, #476]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003400:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003404:	6013      	str	r3, [r2, #0]
 8003406:	4b75      	ldr	r3, [pc, #468]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a74      	ldr	r2, [pc, #464]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 800340c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	e00b      	b.n	800342c <HAL_RCC_OscConfig+0xd8>
 8003414:	4b71      	ldr	r3, [pc, #452]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a70      	ldr	r2, [pc, #448]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 800341a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	4b6e      	ldr	r3, [pc, #440]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a6d      	ldr	r2, [pc, #436]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800342a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d013      	beq.n	800345c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003434:	f7fe f8fa 	bl	800162c <HAL_GetTick>
 8003438:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800343c:	f7fe f8f6 	bl	800162c <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b64      	cmp	r3, #100	@ 0x64
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e3d4      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800344e:	4b63      	ldr	r3, [pc, #396]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0f0      	beq.n	800343c <HAL_RCC_OscConfig+0xe8>
 800345a:	e014      	b.n	8003486 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345c:	f7fe f8e6 	bl	800162c <HAL_GetTick>
 8003460:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003464:	f7fe f8e2 	bl	800162c <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b64      	cmp	r3, #100	@ 0x64
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e3c0      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003476:	4b59      	ldr	r3, [pc, #356]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1f0      	bne.n	8003464 <HAL_RCC_OscConfig+0x110>
 8003482:	e000      	b.n	8003486 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	f000 80ca 	beq.w	8003628 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003494:	4b51      	ldr	r3, [pc, #324]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800349c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800349e:	4b4f      	ldr	r3, [pc, #316]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80034a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d007      	beq.n	80034ba <HAL_RCC_OscConfig+0x166>
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	2b18      	cmp	r3, #24
 80034ae:	d156      	bne.n	800355e <HAL_RCC_OscConfig+0x20a>
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d151      	bne.n	800355e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034ba:	4b48      	ldr	r3, [pc, #288]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0304 	and.w	r3, r3, #4
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d005      	beq.n	80034d2 <HAL_RCC_OscConfig+0x17e>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e392      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80034d2:	4b42      	ldr	r3, [pc, #264]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f023 0219 	bic.w	r2, r3, #25
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	493f      	ldr	r1, [pc, #252]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e4:	f7fe f8a2 	bl	800162c <HAL_GetTick>
 80034e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034ec:	f7fe f89e 	bl	800162c <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e37c      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034fe:	4b37      	ldr	r3, [pc, #220]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0f0      	beq.n	80034ec <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350a:	f7fe f8bf 	bl	800168c <HAL_GetREVID>
 800350e:	4603      	mov	r3, r0
 8003510:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003514:	4293      	cmp	r3, r2
 8003516:	d817      	bhi.n	8003548 <HAL_RCC_OscConfig+0x1f4>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	691b      	ldr	r3, [r3, #16]
 800351c:	2b40      	cmp	r3, #64	@ 0x40
 800351e:	d108      	bne.n	8003532 <HAL_RCC_OscConfig+0x1de>
 8003520:	4b2e      	ldr	r3, [pc, #184]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003528:	4a2c      	ldr	r2, [pc, #176]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 800352a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800352e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003530:	e07a      	b.n	8003628 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003532:	4b2a      	ldr	r3, [pc, #168]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	031b      	lsls	r3, r3, #12
 8003540:	4926      	ldr	r1, [pc, #152]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003542:	4313      	orrs	r3, r2
 8003544:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003546:	e06f      	b.n	8003628 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003548:	4b24      	ldr	r3, [pc, #144]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	061b      	lsls	r3, r3, #24
 8003556:	4921      	ldr	r1, [pc, #132]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003558:	4313      	orrs	r3, r2
 800355a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800355c:	e064      	b.n	8003628 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d047      	beq.n	80035f6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003566:	4b1d      	ldr	r3, [pc, #116]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f023 0219 	bic.w	r2, r3, #25
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	491a      	ldr	r1, [pc, #104]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003574:	4313      	orrs	r3, r2
 8003576:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003578:	f7fe f858 	bl	800162c <HAL_GetTick>
 800357c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003580:	f7fe f854 	bl	800162c <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e332      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003592:	4b12      	ldr	r3, [pc, #72]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0f0      	beq.n	8003580 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800359e:	f7fe f875 	bl	800168c <HAL_GetREVID>
 80035a2:	4603      	mov	r3, r0
 80035a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d819      	bhi.n	80035e0 <HAL_RCC_OscConfig+0x28c>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	2b40      	cmp	r3, #64	@ 0x40
 80035b2:	d108      	bne.n	80035c6 <HAL_RCC_OscConfig+0x272>
 80035b4:	4b09      	ldr	r3, [pc, #36]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80035bc:	4a07      	ldr	r2, [pc, #28]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80035be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035c2:	6053      	str	r3, [r2, #4]
 80035c4:	e030      	b.n	8003628 <HAL_RCC_OscConfig+0x2d4>
 80035c6:	4b05      	ldr	r3, [pc, #20]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	031b      	lsls	r3, r3, #12
 80035d4:	4901      	ldr	r1, [pc, #4]	@ (80035dc <HAL_RCC_OscConfig+0x288>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	604b      	str	r3, [r1, #4]
 80035da:	e025      	b.n	8003628 <HAL_RCC_OscConfig+0x2d4>
 80035dc:	58024400 	.word	0x58024400
 80035e0:	4b9a      	ldr	r3, [pc, #616]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	061b      	lsls	r3, r3, #24
 80035ee:	4997      	ldr	r1, [pc, #604]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	604b      	str	r3, [r1, #4]
 80035f4:	e018      	b.n	8003628 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f6:	4b95      	ldr	r3, [pc, #596]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a94      	ldr	r2, [pc, #592]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80035fc:	f023 0301 	bic.w	r3, r3, #1
 8003600:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003602:	f7fe f813 	bl	800162c <HAL_GetTick>
 8003606:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800360a:	f7fe f80f 	bl	800162c <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e2ed      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800361c:	4b8b      	ldr	r3, [pc, #556]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1f0      	bne.n	800360a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0310 	and.w	r3, r3, #16
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 80a9 	beq.w	8003788 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003636:	4b85      	ldr	r3, [pc, #532]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800363e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003640:	4b82      	ldr	r3, [pc, #520]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 8003642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003644:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	2b08      	cmp	r3, #8
 800364a:	d007      	beq.n	800365c <HAL_RCC_OscConfig+0x308>
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	2b18      	cmp	r3, #24
 8003650:	d13a      	bne.n	80036c8 <HAL_RCC_OscConfig+0x374>
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f003 0303 	and.w	r3, r3, #3
 8003658:	2b01      	cmp	r3, #1
 800365a:	d135      	bne.n	80036c8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800365c:	4b7b      	ldr	r3, [pc, #492]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003664:	2b00      	cmp	r3, #0
 8003666:	d005      	beq.n	8003674 <HAL_RCC_OscConfig+0x320>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	2b80      	cmp	r3, #128	@ 0x80
 800366e:	d001      	beq.n	8003674 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e2c1      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003674:	f7fe f80a 	bl	800168c <HAL_GetREVID>
 8003678:	4603      	mov	r3, r0
 800367a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800367e:	4293      	cmp	r3, r2
 8003680:	d817      	bhi.n	80036b2 <HAL_RCC_OscConfig+0x35e>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	2b20      	cmp	r3, #32
 8003688:	d108      	bne.n	800369c <HAL_RCC_OscConfig+0x348>
 800368a:	4b70      	ldr	r3, [pc, #448]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003692:	4a6e      	ldr	r2, [pc, #440]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 8003694:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003698:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800369a:	e075      	b.n	8003788 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800369c:	4b6b      	ldr	r3, [pc, #428]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	069b      	lsls	r3, r3, #26
 80036aa:	4968      	ldr	r1, [pc, #416]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80036b0:	e06a      	b.n	8003788 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80036b2:	4b66      	ldr	r3, [pc, #408]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	061b      	lsls	r3, r3, #24
 80036c0:	4962      	ldr	r1, [pc, #392]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80036c6:	e05f      	b.n	8003788 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	69db      	ldr	r3, [r3, #28]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d042      	beq.n	8003756 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80036d0:	4b5e      	ldr	r3, [pc, #376]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a5d      	ldr	r2, [pc, #372]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80036d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036dc:	f7fd ffa6 	bl	800162c <HAL_GetTick>
 80036e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80036e4:	f7fd ffa2 	bl	800162c <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e280      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80036f6:	4b55      	ldr	r3, [pc, #340]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0f0      	beq.n	80036e4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003702:	f7fd ffc3 	bl	800168c <HAL_GetREVID>
 8003706:	4603      	mov	r3, r0
 8003708:	f241 0203 	movw	r2, #4099	@ 0x1003
 800370c:	4293      	cmp	r3, r2
 800370e:	d817      	bhi.n	8003740 <HAL_RCC_OscConfig+0x3ec>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	2b20      	cmp	r3, #32
 8003716:	d108      	bne.n	800372a <HAL_RCC_OscConfig+0x3d6>
 8003718:	4b4c      	ldr	r3, [pc, #304]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003720:	4a4a      	ldr	r2, [pc, #296]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 8003722:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003726:	6053      	str	r3, [r2, #4]
 8003728:	e02e      	b.n	8003788 <HAL_RCC_OscConfig+0x434>
 800372a:	4b48      	ldr	r3, [pc, #288]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	069b      	lsls	r3, r3, #26
 8003738:	4944      	ldr	r1, [pc, #272]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800373a:	4313      	orrs	r3, r2
 800373c:	604b      	str	r3, [r1, #4]
 800373e:	e023      	b.n	8003788 <HAL_RCC_OscConfig+0x434>
 8003740:	4b42      	ldr	r3, [pc, #264]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a1b      	ldr	r3, [r3, #32]
 800374c:	061b      	lsls	r3, r3, #24
 800374e:	493f      	ldr	r1, [pc, #252]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 8003750:	4313      	orrs	r3, r2
 8003752:	60cb      	str	r3, [r1, #12]
 8003754:	e018      	b.n	8003788 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003756:	4b3d      	ldr	r3, [pc, #244]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a3c      	ldr	r2, [pc, #240]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800375c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003762:	f7fd ff63 	bl	800162c <HAL_GetTick>
 8003766:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003768:	e008      	b.n	800377c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800376a:	f7fd ff5f 	bl	800162c <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b02      	cmp	r3, #2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e23d      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800377c:	4b33      	ldr	r3, [pc, #204]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1f0      	bne.n	800376a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0308 	and.w	r3, r3, #8
 8003790:	2b00      	cmp	r3, #0
 8003792:	d036      	beq.n	8003802 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d019      	beq.n	80037d0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800379c:	4b2b      	ldr	r3, [pc, #172]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800379e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037a0:	4a2a      	ldr	r2, [pc, #168]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80037a2:	f043 0301 	orr.w	r3, r3, #1
 80037a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a8:	f7fd ff40 	bl	800162c <HAL_GetTick>
 80037ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037b0:	f7fd ff3c 	bl	800162c <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e21a      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80037c2:	4b22      	ldr	r3, [pc, #136]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80037c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d0f0      	beq.n	80037b0 <HAL_RCC_OscConfig+0x45c>
 80037ce:	e018      	b.n	8003802 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037d0:	4b1e      	ldr	r3, [pc, #120]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80037d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037d4:	4a1d      	ldr	r2, [pc, #116]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80037d6:	f023 0301 	bic.w	r3, r3, #1
 80037da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037dc:	f7fd ff26 	bl	800162c <HAL_GetTick>
 80037e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80037e2:	e008      	b.n	80037f6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037e4:	f7fd ff22 	bl	800162c <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e200      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80037f6:	4b15      	ldr	r3, [pc, #84]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 80037f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1f0      	bne.n	80037e4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0320 	and.w	r3, r3, #32
 800380a:	2b00      	cmp	r3, #0
 800380c:	d039      	beq.n	8003882 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d01c      	beq.n	8003850 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003816:	4b0d      	ldr	r3, [pc, #52]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a0c      	ldr	r2, [pc, #48]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800381c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003820:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003822:	f7fd ff03 	bl	800162c <HAL_GetTick>
 8003826:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800382a:	f7fd feff 	bl	800162c <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e1dd      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800383c:	4b03      	ldr	r3, [pc, #12]	@ (800384c <HAL_RCC_OscConfig+0x4f8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0f0      	beq.n	800382a <HAL_RCC_OscConfig+0x4d6>
 8003848:	e01b      	b.n	8003882 <HAL_RCC_OscConfig+0x52e>
 800384a:	bf00      	nop
 800384c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003850:	4b9b      	ldr	r3, [pc, #620]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a9a      	ldr	r2, [pc, #616]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003856:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800385a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800385c:	f7fd fee6 	bl	800162c <HAL_GetTick>
 8003860:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003864:	f7fd fee2 	bl	800162c <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e1c0      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003876:	4b92      	ldr	r3, [pc, #584]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1f0      	bne.n	8003864 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 8081 	beq.w	8003992 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003890:	4b8c      	ldr	r3, [pc, #560]	@ (8003ac4 <HAL_RCC_OscConfig+0x770>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a8b      	ldr	r2, [pc, #556]	@ (8003ac4 <HAL_RCC_OscConfig+0x770>)
 8003896:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800389a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800389c:	f7fd fec6 	bl	800162c <HAL_GetTick>
 80038a0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038a4:	f7fd fec2 	bl	800162c <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b64      	cmp	r3, #100	@ 0x64
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e1a0      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038b6:	4b83      	ldr	r3, [pc, #524]	@ (8003ac4 <HAL_RCC_OscConfig+0x770>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d0f0      	beq.n	80038a4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d106      	bne.n	80038d8 <HAL_RCC_OscConfig+0x584>
 80038ca:	4b7d      	ldr	r3, [pc, #500]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80038cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ce:	4a7c      	ldr	r2, [pc, #496]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80038d0:	f043 0301 	orr.w	r3, r3, #1
 80038d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80038d6:	e02d      	b.n	8003934 <HAL_RCC_OscConfig+0x5e0>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10c      	bne.n	80038fa <HAL_RCC_OscConfig+0x5a6>
 80038e0:	4b77      	ldr	r3, [pc, #476]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80038e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e4:	4a76      	ldr	r2, [pc, #472]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80038e6:	f023 0301 	bic.w	r3, r3, #1
 80038ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ec:	4b74      	ldr	r3, [pc, #464]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80038ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f0:	4a73      	ldr	r2, [pc, #460]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80038f2:	f023 0304 	bic.w	r3, r3, #4
 80038f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80038f8:	e01c      	b.n	8003934 <HAL_RCC_OscConfig+0x5e0>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	2b05      	cmp	r3, #5
 8003900:	d10c      	bne.n	800391c <HAL_RCC_OscConfig+0x5c8>
 8003902:	4b6f      	ldr	r3, [pc, #444]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003906:	4a6e      	ldr	r2, [pc, #440]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003908:	f043 0304 	orr.w	r3, r3, #4
 800390c:	6713      	str	r3, [r2, #112]	@ 0x70
 800390e:	4b6c      	ldr	r3, [pc, #432]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003912:	4a6b      	ldr	r2, [pc, #428]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003914:	f043 0301 	orr.w	r3, r3, #1
 8003918:	6713      	str	r3, [r2, #112]	@ 0x70
 800391a:	e00b      	b.n	8003934 <HAL_RCC_OscConfig+0x5e0>
 800391c:	4b68      	ldr	r3, [pc, #416]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 800391e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003920:	4a67      	ldr	r2, [pc, #412]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003922:	f023 0301 	bic.w	r3, r3, #1
 8003926:	6713      	str	r3, [r2, #112]	@ 0x70
 8003928:	4b65      	ldr	r3, [pc, #404]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 800392a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392c:	4a64      	ldr	r2, [pc, #400]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 800392e:	f023 0304 	bic.w	r3, r3, #4
 8003932:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d015      	beq.n	8003968 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800393c:	f7fd fe76 	bl	800162c <HAL_GetTick>
 8003940:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003942:	e00a      	b.n	800395a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003944:	f7fd fe72 	bl	800162c <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003952:	4293      	cmp	r3, r2
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e14e      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800395a:	4b59      	ldr	r3, [pc, #356]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 800395c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d0ee      	beq.n	8003944 <HAL_RCC_OscConfig+0x5f0>
 8003966:	e014      	b.n	8003992 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003968:	f7fd fe60 	bl	800162c <HAL_GetTick>
 800396c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800396e:	e00a      	b.n	8003986 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003970:	f7fd fe5c 	bl	800162c <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800397e:	4293      	cmp	r3, r2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e138      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003986:	4b4e      	ldr	r3, [pc, #312]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1ee      	bne.n	8003970 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 812d 	beq.w	8003bf6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800399c:	4b48      	ldr	r3, [pc, #288]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039a4:	2b18      	cmp	r3, #24
 80039a6:	f000 80bd 	beq.w	8003b24 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	f040 809e 	bne.w	8003af0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b4:	4b42      	ldr	r3, [pc, #264]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a41      	ldr	r2, [pc, #260]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80039ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c0:	f7fd fe34 	bl	800162c <HAL_GetTick>
 80039c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c8:	f7fd fe30 	bl	800162c <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e10e      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039da:	4b39      	ldr	r3, [pc, #228]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f0      	bne.n	80039c8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039e6:	4b36      	ldr	r3, [pc, #216]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80039e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039ea:	4b37      	ldr	r3, [pc, #220]	@ (8003ac8 <HAL_RCC_OscConfig+0x774>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80039f6:	0112      	lsls	r2, r2, #4
 80039f8:	430a      	orrs	r2, r1
 80039fa:	4931      	ldr	r1, [pc, #196]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	628b      	str	r3, [r1, #40]	@ 0x28
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a04:	3b01      	subs	r3, #1
 8003a06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	025b      	lsls	r3, r3, #9
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	431a      	orrs	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	041b      	lsls	r3, r3, #16
 8003a1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003a22:	431a      	orrs	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	061b      	lsls	r3, r3, #24
 8003a2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003a30:	4923      	ldr	r1, [pc, #140]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003a36:	4b22      	ldr	r3, [pc, #136]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3a:	4a21      	ldr	r2, [pc, #132]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a3c:	f023 0301 	bic.w	r3, r3, #1
 8003a40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003a42:	4b1f      	ldr	r3, [pc, #124]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a46:	4b21      	ldr	r3, [pc, #132]	@ (8003acc <HAL_RCC_OscConfig+0x778>)
 8003a48:	4013      	ands	r3, r2
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003a4e:	00d2      	lsls	r2, r2, #3
 8003a50:	491b      	ldr	r1, [pc, #108]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003a56:	4b1a      	ldr	r3, [pc, #104]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5a:	f023 020c 	bic.w	r2, r3, #12
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a62:	4917      	ldr	r1, [pc, #92]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003a68:	4b15      	ldr	r3, [pc, #84]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6c:	f023 0202 	bic.w	r2, r3, #2
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a74:	4912      	ldr	r1, [pc, #72]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003a7a:	4b11      	ldr	r3, [pc, #68]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7e:	4a10      	ldr	r2, [pc, #64]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a86:	4b0e      	ldr	r3, [pc, #56]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8a:	4a0d      	ldr	r2, [pc, #52]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003a92:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a96:	4a0a      	ldr	r2, [pc, #40]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003a98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003a9e:	4b08      	ldr	r3, [pc, #32]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa2:	4a07      	ldr	r2, [pc, #28]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003aa4:	f043 0301 	orr.w	r3, r3, #1
 8003aa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003aaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a04      	ldr	r2, [pc, #16]	@ (8003ac0 <HAL_RCC_OscConfig+0x76c>)
 8003ab0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab6:	f7fd fdb9 	bl	800162c <HAL_GetTick>
 8003aba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003abc:	e011      	b.n	8003ae2 <HAL_RCC_OscConfig+0x78e>
 8003abe:	bf00      	nop
 8003ac0:	58024400 	.word	0x58024400
 8003ac4:	58024800 	.word	0x58024800
 8003ac8:	fffffc0c 	.word	0xfffffc0c
 8003acc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad0:	f7fd fdac 	bl	800162c <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e08a      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ae2:	4b47      	ldr	r3, [pc, #284]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0f0      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x77c>
 8003aee:	e082      	b.n	8003bf6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003af0:	4b43      	ldr	r3, [pc, #268]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a42      	ldr	r2, [pc, #264]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003af6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003afa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003afc:	f7fd fd96 	bl	800162c <HAL_GetTick>
 8003b00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b02:	e008      	b.n	8003b16 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b04:	f7fd fd92 	bl	800162c <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e070      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b16:	4b3a      	ldr	r3, [pc, #232]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1f0      	bne.n	8003b04 <HAL_RCC_OscConfig+0x7b0>
 8003b22:	e068      	b.n	8003bf6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003b24:	4b36      	ldr	r3, [pc, #216]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b28:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003b2a:	4b35      	ldr	r3, [pc, #212]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d031      	beq.n	8003b9c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	f003 0203 	and.w	r2, r3, #3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d12a      	bne.n	8003b9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	091b      	lsrs	r3, r3, #4
 8003b4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d122      	bne.n	8003b9c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b60:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d11a      	bne.n	8003b9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	0a5b      	lsrs	r3, r3, #9
 8003b6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b72:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d111      	bne.n	8003b9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	0c1b      	lsrs	r3, r3, #16
 8003b7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b84:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d108      	bne.n	8003b9c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	0e1b      	lsrs	r3, r3, #24
 8003b8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b96:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d001      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e02b      	b.n	8003bf8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003ba0:	4b17      	ldr	r3, [pc, #92]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba4:	08db      	lsrs	r3, r3, #3
 8003ba6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003baa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d01f      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003bb6:	4b12      	ldr	r3, [pc, #72]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bba:	4a11      	ldr	r2, [pc, #68]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003bbc:	f023 0301 	bic.w	r3, r3, #1
 8003bc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003bc2:	f7fd fd33 	bl	800162c <HAL_GetTick>
 8003bc6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003bc8:	bf00      	nop
 8003bca:	f7fd fd2f 	bl	800162c <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d0f9      	beq.n	8003bca <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003bd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bda:	4b0a      	ldr	r3, [pc, #40]	@ (8003c04 <HAL_RCC_OscConfig+0x8b0>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003be2:	00d2      	lsls	r2, r2, #3
 8003be4:	4906      	ldr	r1, [pc, #24]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003bea:	4b05      	ldr	r3, [pc, #20]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bee:	4a04      	ldr	r2, [pc, #16]	@ (8003c00 <HAL_RCC_OscConfig+0x8ac>)
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3730      	adds	r7, #48	@ 0x30
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	58024400 	.word	0x58024400
 8003c04:	ffff0007 	.word	0xffff0007

08003c08 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e19c      	b.n	8003f56 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c1c:	4b8a      	ldr	r3, [pc, #552]	@ (8003e48 <HAL_RCC_ClockConfig+0x240>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 030f 	and.w	r3, r3, #15
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d910      	bls.n	8003c4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c2a:	4b87      	ldr	r3, [pc, #540]	@ (8003e48 <HAL_RCC_ClockConfig+0x240>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f023 020f 	bic.w	r2, r3, #15
 8003c32:	4985      	ldr	r1, [pc, #532]	@ (8003e48 <HAL_RCC_ClockConfig+0x240>)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c3a:	4b83      	ldr	r3, [pc, #524]	@ (8003e48 <HAL_RCC_ClockConfig+0x240>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 030f 	and.w	r3, r3, #15
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d001      	beq.n	8003c4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e184      	b.n	8003f56 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d010      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691a      	ldr	r2, [r3, #16]
 8003c5c:	4b7b      	ldr	r3, [pc, #492]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d908      	bls.n	8003c7a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c68:	4b78      	ldr	r3, [pc, #480]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	4975      	ldr	r1, [pc, #468]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0308 	and.w	r3, r3, #8
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d010      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	695a      	ldr	r2, [r3, #20]
 8003c8a:	4b70      	ldr	r3, [pc, #448]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d908      	bls.n	8003ca8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c96:	4b6d      	ldr	r3, [pc, #436]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	496a      	ldr	r1, [pc, #424]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0310 	and.w	r3, r3, #16
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d010      	beq.n	8003cd6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	699a      	ldr	r2, [r3, #24]
 8003cb8:	4b64      	ldr	r3, [pc, #400]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d908      	bls.n	8003cd6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003cc4:	4b61      	ldr	r3, [pc, #388]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	495e      	ldr	r1, [pc, #376]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0320 	and.w	r3, r3, #32
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d010      	beq.n	8003d04 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69da      	ldr	r2, [r3, #28]
 8003ce6:	4b59      	ldr	r3, [pc, #356]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d908      	bls.n	8003d04 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003cf2:	4b56      	ldr	r3, [pc, #344]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	4953      	ldr	r1, [pc, #332]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d010      	beq.n	8003d32 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	4b4d      	ldr	r3, [pc, #308]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	f003 030f 	and.w	r3, r3, #15
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d908      	bls.n	8003d32 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d20:	4b4a      	ldr	r3, [pc, #296]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	f023 020f 	bic.w	r2, r3, #15
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4947      	ldr	r1, [pc, #284]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d055      	beq.n	8003dea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003d3e:	4b43      	ldr	r3, [pc, #268]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	4940      	ldr	r1, [pc, #256]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d107      	bne.n	8003d68 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d58:	4b3c      	ldr	r3, [pc, #240]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d121      	bne.n	8003da8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e0f6      	b.n	8003f56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	d107      	bne.n	8003d80 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d70:	4b36      	ldr	r3, [pc, #216]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d115      	bne.n	8003da8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e0ea      	b.n	8003f56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d107      	bne.n	8003d98 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d88:	4b30      	ldr	r3, [pc, #192]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d109      	bne.n	8003da8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e0de      	b.n	8003f56 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d98:	4b2c      	ldr	r3, [pc, #176]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d101      	bne.n	8003da8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e0d6      	b.n	8003f56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003da8:	4b28      	ldr	r3, [pc, #160]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	f023 0207 	bic.w	r2, r3, #7
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	4925      	ldr	r1, [pc, #148]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dba:	f7fd fc37 	bl	800162c <HAL_GetTick>
 8003dbe:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dc0:	e00a      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dc2:	f7fd fc33 	bl	800162c <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e0be      	b.n	8003f56 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	00db      	lsls	r3, r3, #3
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d1eb      	bne.n	8003dc2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d010      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68da      	ldr	r2, [r3, #12]
 8003dfa:	4b14      	ldr	r3, [pc, #80]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	f003 030f 	and.w	r3, r3, #15
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d208      	bcs.n	8003e18 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e06:	4b11      	ldr	r3, [pc, #68]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	f023 020f 	bic.w	r2, r3, #15
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	490e      	ldr	r1, [pc, #56]	@ (8003e4c <HAL_RCC_ClockConfig+0x244>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e18:	4b0b      	ldr	r3, [pc, #44]	@ (8003e48 <HAL_RCC_ClockConfig+0x240>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 030f 	and.w	r3, r3, #15
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d214      	bcs.n	8003e50 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e26:	4b08      	ldr	r3, [pc, #32]	@ (8003e48 <HAL_RCC_ClockConfig+0x240>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f023 020f 	bic.w	r2, r3, #15
 8003e2e:	4906      	ldr	r1, [pc, #24]	@ (8003e48 <HAL_RCC_ClockConfig+0x240>)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e36:	4b04      	ldr	r3, [pc, #16]	@ (8003e48 <HAL_RCC_ClockConfig+0x240>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d005      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e086      	b.n	8003f56 <HAL_RCC_ClockConfig+0x34e>
 8003e48:	52002000 	.word	0x52002000
 8003e4c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0304 	and.w	r3, r3, #4
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d010      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	691a      	ldr	r2, [r3, #16]
 8003e60:	4b3f      	ldr	r3, [pc, #252]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d208      	bcs.n	8003e7e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003e6c:	4b3c      	ldr	r3, [pc, #240]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	4939      	ldr	r1, [pc, #228]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d010      	beq.n	8003eac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695a      	ldr	r2, [r3, #20]
 8003e8e:	4b34      	ldr	r3, [pc, #208]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003e90:	69db      	ldr	r3, [r3, #28]
 8003e92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d208      	bcs.n	8003eac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003e9a:	4b31      	ldr	r3, [pc, #196]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	492e      	ldr	r1, [pc, #184]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0310 	and.w	r3, r3, #16
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d010      	beq.n	8003eda <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	699a      	ldr	r2, [r3, #24]
 8003ebc:	4b28      	ldr	r3, [pc, #160]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003ebe:	69db      	ldr	r3, [r3, #28]
 8003ec0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d208      	bcs.n	8003eda <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003ec8:	4b25      	ldr	r3, [pc, #148]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	699b      	ldr	r3, [r3, #24]
 8003ed4:	4922      	ldr	r1, [pc, #136]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0320 	and.w	r3, r3, #32
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d010      	beq.n	8003f08 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69da      	ldr	r2, [r3, #28]
 8003eea:	4b1d      	ldr	r3, [pc, #116]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d208      	bcs.n	8003f08 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69db      	ldr	r3, [r3, #28]
 8003f02:	4917      	ldr	r1, [pc, #92]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003f08:	f000 f834 	bl	8003f74 <HAL_RCC_GetSysClockFreq>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	4b14      	ldr	r3, [pc, #80]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	0a1b      	lsrs	r3, r3, #8
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	4912      	ldr	r1, [pc, #72]	@ (8003f64 <HAL_RCC_ClockConfig+0x35c>)
 8003f1a:	5ccb      	ldrb	r3, [r1, r3]
 8003f1c:	f003 031f 	and.w	r3, r3, #31
 8003f20:	fa22 f303 	lsr.w	r3, r2, r3
 8003f24:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003f26:	4b0e      	ldr	r3, [pc, #56]	@ (8003f60 <HAL_RCC_ClockConfig+0x358>)
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	4a0d      	ldr	r2, [pc, #52]	@ (8003f64 <HAL_RCC_ClockConfig+0x35c>)
 8003f30:	5cd3      	ldrb	r3, [r2, r3]
 8003f32:	f003 031f 	and.w	r3, r3, #31
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003f68 <HAL_RCC_ClockConfig+0x360>)
 8003f3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003f40:	4a0a      	ldr	r2, [pc, #40]	@ (8003f6c <HAL_RCC_ClockConfig+0x364>)
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003f46:	4b0a      	ldr	r3, [pc, #40]	@ (8003f70 <HAL_RCC_ClockConfig+0x368>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fd fb24 	bl	8001598 <HAL_InitTick>
 8003f50:	4603      	mov	r3, r0
 8003f52:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3718      	adds	r7, #24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	58024400 	.word	0x58024400
 8003f64:	0800827c 	.word	0x0800827c
 8003f68:	24000004 	.word	0x24000004
 8003f6c:	24000000 	.word	0x24000000
 8003f70:	24000008 	.word	0x24000008

08003f74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b089      	sub	sp, #36	@ 0x24
 8003f78:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f7a:	4bb3      	ldr	r3, [pc, #716]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f82:	2b18      	cmp	r3, #24
 8003f84:	f200 8155 	bhi.w	8004232 <HAL_RCC_GetSysClockFreq+0x2be>
 8003f88:	a201      	add	r2, pc, #4	@ (adr r2, 8003f90 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8e:	bf00      	nop
 8003f90:	08003ff5 	.word	0x08003ff5
 8003f94:	08004233 	.word	0x08004233
 8003f98:	08004233 	.word	0x08004233
 8003f9c:	08004233 	.word	0x08004233
 8003fa0:	08004233 	.word	0x08004233
 8003fa4:	08004233 	.word	0x08004233
 8003fa8:	08004233 	.word	0x08004233
 8003fac:	08004233 	.word	0x08004233
 8003fb0:	0800401b 	.word	0x0800401b
 8003fb4:	08004233 	.word	0x08004233
 8003fb8:	08004233 	.word	0x08004233
 8003fbc:	08004233 	.word	0x08004233
 8003fc0:	08004233 	.word	0x08004233
 8003fc4:	08004233 	.word	0x08004233
 8003fc8:	08004233 	.word	0x08004233
 8003fcc:	08004233 	.word	0x08004233
 8003fd0:	08004021 	.word	0x08004021
 8003fd4:	08004233 	.word	0x08004233
 8003fd8:	08004233 	.word	0x08004233
 8003fdc:	08004233 	.word	0x08004233
 8003fe0:	08004233 	.word	0x08004233
 8003fe4:	08004233 	.word	0x08004233
 8003fe8:	08004233 	.word	0x08004233
 8003fec:	08004233 	.word	0x08004233
 8003ff0:	08004027 	.word	0x08004027
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ff4:	4b94      	ldr	r3, [pc, #592]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0320 	and.w	r3, r3, #32
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d009      	beq.n	8004014 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004000:	4b91      	ldr	r3, [pc, #580]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	08db      	lsrs	r3, r3, #3
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	4a90      	ldr	r2, [pc, #576]	@ (800424c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
 8004010:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004012:	e111      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004014:	4b8d      	ldr	r3, [pc, #564]	@ (800424c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004016:	61bb      	str	r3, [r7, #24]
      break;
 8004018:	e10e      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800401a:	4b8d      	ldr	r3, [pc, #564]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800401c:	61bb      	str	r3, [r7, #24]
      break;
 800401e:	e10b      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004020:	4b8c      	ldr	r3, [pc, #560]	@ (8004254 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004022:	61bb      	str	r3, [r7, #24]
      break;
 8004024:	e108      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004026:	4b88      	ldr	r3, [pc, #544]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004030:	4b85      	ldr	r3, [pc, #532]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004034:	091b      	lsrs	r3, r3, #4
 8004036:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800403a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800403c:	4b82      	ldr	r3, [pc, #520]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800403e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004046:	4b80      	ldr	r3, [pc, #512]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800404a:	08db      	lsrs	r3, r3, #3
 800404c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	fb02 f303 	mul.w	r3, r2, r3
 8004056:	ee07 3a90 	vmov	s15, r3
 800405a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800405e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 80e1 	beq.w	800422c <HAL_RCC_GetSysClockFreq+0x2b8>
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	2b02      	cmp	r3, #2
 800406e:	f000 8083 	beq.w	8004178 <HAL_RCC_GetSysClockFreq+0x204>
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	2b02      	cmp	r3, #2
 8004076:	f200 80a1 	bhi.w	80041bc <HAL_RCC_GetSysClockFreq+0x248>
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <HAL_RCC_GetSysClockFreq+0x114>
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d056      	beq.n	8004134 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004086:	e099      	b.n	80041bc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004088:	4b6f      	ldr	r3, [pc, #444]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0320 	and.w	r3, r3, #32
 8004090:	2b00      	cmp	r3, #0
 8004092:	d02d      	beq.n	80040f0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004094:	4b6c      	ldr	r3, [pc, #432]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	08db      	lsrs	r3, r3, #3
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	4a6b      	ldr	r2, [pc, #428]	@ (800424c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80040a0:	fa22 f303 	lsr.w	r3, r2, r3
 80040a4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	ee07 3a90 	vmov	s15, r3
 80040ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040be:	4b62      	ldr	r3, [pc, #392]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040c6:	ee07 3a90 	vmov	s15, r3
 80040ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80040d2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004258 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80040ee:	e087      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	ee07 3a90 	vmov	s15, r3
 80040f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040fa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800425c <HAL_RCC_GetSysClockFreq+0x2e8>
 80040fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004102:	4b51      	ldr	r3, [pc, #324]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800410a:	ee07 3a90 	vmov	s15, r3
 800410e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004112:	ed97 6a02 	vldr	s12, [r7, #8]
 8004116:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004258 <HAL_RCC_GetSysClockFreq+0x2e4>
 800411a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800411e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800412a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800412e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004132:	e065      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	ee07 3a90 	vmov	s15, r3
 800413a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800413e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004260 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004146:	4b40      	ldr	r3, [pc, #256]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800414e:	ee07 3a90 	vmov	s15, r3
 8004152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004156:	ed97 6a02 	vldr	s12, [r7, #8]
 800415a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004258 <HAL_RCC_GetSysClockFreq+0x2e4>
 800415e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800416a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800416e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004172:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004176:	e043      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	ee07 3a90 	vmov	s15, r3
 800417e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004182:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004264 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800418a:	4b2f      	ldr	r3, [pc, #188]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800418c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004192:	ee07 3a90 	vmov	s15, r3
 8004196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800419a:	ed97 6a02 	vldr	s12, [r7, #8]
 800419e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004258 <HAL_RCC_GetSysClockFreq+0x2e4>
 80041a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80041ba:	e021      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	ee07 3a90 	vmov	s15, r3
 80041c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041c6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004260 <HAL_RCC_GetSysClockFreq+0x2ec>
 80041ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041d6:	ee07 3a90 	vmov	s15, r3
 80041da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041de:	ed97 6a02 	vldr	s12, [r7, #8]
 80041e2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004258 <HAL_RCC_GetSysClockFreq+0x2e4>
 80041e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80041fe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004200:	4b11      	ldr	r3, [pc, #68]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004204:	0a5b      	lsrs	r3, r3, #9
 8004206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800420a:	3301      	adds	r3, #1
 800420c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	ee07 3a90 	vmov	s15, r3
 8004214:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004218:	edd7 6a07 	vldr	s13, [r7, #28]
 800421c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004220:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004224:	ee17 3a90 	vmov	r3, s15
 8004228:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800422a:	e005      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800422c:	2300      	movs	r3, #0
 800422e:	61bb      	str	r3, [r7, #24]
      break;
 8004230:	e002      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004232:	4b07      	ldr	r3, [pc, #28]	@ (8004250 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004234:	61bb      	str	r3, [r7, #24]
      break;
 8004236:	bf00      	nop
  }

  return sysclockfreq;
 8004238:	69bb      	ldr	r3, [r7, #24]
}
 800423a:	4618      	mov	r0, r3
 800423c:	3724      	adds	r7, #36	@ 0x24
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	58024400 	.word	0x58024400
 800424c:	03d09000 	.word	0x03d09000
 8004250:	003d0900 	.word	0x003d0900
 8004254:	007a1200 	.word	0x007a1200
 8004258:	46000000 	.word	0x46000000
 800425c:	4c742400 	.word	0x4c742400
 8004260:	4a742400 	.word	0x4a742400
 8004264:	4af42400 	.word	0x4af42400

08004268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800426e:	f7ff fe81 	bl	8003f74 <HAL_RCC_GetSysClockFreq>
 8004272:	4602      	mov	r2, r0
 8004274:	4b10      	ldr	r3, [pc, #64]	@ (80042b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004276:	699b      	ldr	r3, [r3, #24]
 8004278:	0a1b      	lsrs	r3, r3, #8
 800427a:	f003 030f 	and.w	r3, r3, #15
 800427e:	490f      	ldr	r1, [pc, #60]	@ (80042bc <HAL_RCC_GetHCLKFreq+0x54>)
 8004280:	5ccb      	ldrb	r3, [r1, r3]
 8004282:	f003 031f 	and.w	r3, r3, #31
 8004286:	fa22 f303 	lsr.w	r3, r2, r3
 800428a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800428c:	4b0a      	ldr	r3, [pc, #40]	@ (80042b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	f003 030f 	and.w	r3, r3, #15
 8004294:	4a09      	ldr	r2, [pc, #36]	@ (80042bc <HAL_RCC_GetHCLKFreq+0x54>)
 8004296:	5cd3      	ldrb	r3, [r2, r3]
 8004298:	f003 031f 	and.w	r3, r3, #31
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	fa22 f303 	lsr.w	r3, r2, r3
 80042a2:	4a07      	ldr	r2, [pc, #28]	@ (80042c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80042a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80042a6:	4a07      	ldr	r2, [pc, #28]	@ (80042c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80042ac:	4b04      	ldr	r3, [pc, #16]	@ (80042c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80042ae:	681b      	ldr	r3, [r3, #0]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	58024400 	.word	0x58024400
 80042bc:	0800827c 	.word	0x0800827c
 80042c0:	24000004 	.word	0x24000004
 80042c4:	24000000 	.word	0x24000000

080042c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80042cc:	f7ff ffcc 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 80042d0:	4602      	mov	r2, r0
 80042d2:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	091b      	lsrs	r3, r3, #4
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	4904      	ldr	r1, [pc, #16]	@ (80042f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042de:	5ccb      	ldrb	r3, [r1, r3]
 80042e0:	f003 031f 	and.w	r3, r3, #31
 80042e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	58024400 	.word	0x58024400
 80042f0:	0800827c 	.word	0x0800827c

080042f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80042f8:	f7ff ffb6 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 80042fc:	4602      	mov	r2, r0
 80042fe:	4b06      	ldr	r3, [pc, #24]	@ (8004318 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004300:	69db      	ldr	r3, [r3, #28]
 8004302:	0a1b      	lsrs	r3, r3, #8
 8004304:	f003 0307 	and.w	r3, r3, #7
 8004308:	4904      	ldr	r1, [pc, #16]	@ (800431c <HAL_RCC_GetPCLK2Freq+0x28>)
 800430a:	5ccb      	ldrb	r3, [r1, r3]
 800430c:	f003 031f 	and.w	r3, r3, #31
 8004310:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004314:	4618      	mov	r0, r3
 8004316:	bd80      	pop	{r7, pc}
 8004318:	58024400 	.word	0x58024400
 800431c:	0800827c 	.word	0x0800827c

08004320 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004324:	b0ca      	sub	sp, #296	@ 0x128
 8004326:	af00      	add	r7, sp, #0
 8004328:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800432c:	2300      	movs	r3, #0
 800432e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004332:	2300      	movs	r3, #0
 8004334:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004340:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004344:	2500      	movs	r5, #0
 8004346:	ea54 0305 	orrs.w	r3, r4, r5
 800434a:	d049      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800434c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004350:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004352:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004356:	d02f      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004358:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800435c:	d828      	bhi.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800435e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004362:	d01a      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004364:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004368:	d822      	bhi.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800436e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004372:	d007      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004374:	e01c      	b.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004376:	4bb8      	ldr	r3, [pc, #736]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437a:	4ab7      	ldr	r2, [pc, #732]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800437c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004380:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004382:	e01a      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004388:	3308      	adds	r3, #8
 800438a:	2102      	movs	r1, #2
 800438c:	4618      	mov	r0, r3
 800438e:	f001 fc8f 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004392:	4603      	mov	r3, r0
 8004394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004398:	e00f      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800439a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439e:	3328      	adds	r3, #40	@ 0x28
 80043a0:	2102      	movs	r1, #2
 80043a2:	4618      	mov	r0, r3
 80043a4:	f001 fd36 	bl	8005e14 <RCCEx_PLL3_Config>
 80043a8:	4603      	mov	r3, r0
 80043aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80043ae:	e004      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043b6:	e000      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80043b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10a      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80043c2:	4ba5      	ldr	r3, [pc, #660]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043c6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043d0:	4aa1      	ldr	r2, [pc, #644]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043d2:	430b      	orrs	r3, r1
 80043d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80043d6:	e003      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80043e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80043ec:	f04f 0900 	mov.w	r9, #0
 80043f0:	ea58 0309 	orrs.w	r3, r8, r9
 80043f4:	d047      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80043f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d82a      	bhi.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004400:	a201      	add	r2, pc, #4	@ (adr r2, 8004408 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004406:	bf00      	nop
 8004408:	0800441d 	.word	0x0800441d
 800440c:	0800442b 	.word	0x0800442b
 8004410:	08004441 	.word	0x08004441
 8004414:	0800445f 	.word	0x0800445f
 8004418:	0800445f 	.word	0x0800445f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800441c:	4b8e      	ldr	r3, [pc, #568]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800441e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004420:	4a8d      	ldr	r2, [pc, #564]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004422:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004426:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004428:	e01a      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800442a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442e:	3308      	adds	r3, #8
 8004430:	2100      	movs	r1, #0
 8004432:	4618      	mov	r0, r3
 8004434:	f001 fc3c 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004438:	4603      	mov	r3, r0
 800443a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800443e:	e00f      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004444:	3328      	adds	r3, #40	@ 0x28
 8004446:	2100      	movs	r1, #0
 8004448:	4618      	mov	r0, r3
 800444a:	f001 fce3 	bl	8005e14 <RCCEx_PLL3_Config>
 800444e:	4603      	mov	r3, r0
 8004450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004454:	e004      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800445c:	e000      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800445e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004460:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10a      	bne.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004468:	4b7b      	ldr	r3, [pc, #492]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800446a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800446c:	f023 0107 	bic.w	r1, r3, #7
 8004470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004476:	4a78      	ldr	r2, [pc, #480]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004478:	430b      	orrs	r3, r1
 800447a:	6513      	str	r3, [r2, #80]	@ 0x50
 800447c:	e003      	b.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004482:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800448a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004492:	f04f 0b00 	mov.w	fp, #0
 8004496:	ea5a 030b 	orrs.w	r3, sl, fp
 800449a:	d04c      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800449c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044a6:	d030      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80044a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ac:	d829      	bhi.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80044b0:	d02d      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80044b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80044b4:	d825      	bhi.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044b6:	2b80      	cmp	r3, #128	@ 0x80
 80044b8:	d018      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80044ba:	2b80      	cmp	r3, #128	@ 0x80
 80044bc:	d821      	bhi.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d002      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80044c2:	2b40      	cmp	r3, #64	@ 0x40
 80044c4:	d007      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80044c6:	e01c      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044c8:	4b63      	ldr	r3, [pc, #396]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044cc:	4a62      	ldr	r2, [pc, #392]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80044d4:	e01c      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044da:	3308      	adds	r3, #8
 80044dc:	2100      	movs	r1, #0
 80044de:	4618      	mov	r0, r3
 80044e0:	f001 fbe6 	bl	8005cb0 <RCCEx_PLL2_Config>
 80044e4:	4603      	mov	r3, r0
 80044e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80044ea:	e011      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f0:	3328      	adds	r3, #40	@ 0x28
 80044f2:	2100      	movs	r1, #0
 80044f4:	4618      	mov	r0, r3
 80044f6:	f001 fc8d 	bl	8005e14 <RCCEx_PLL3_Config>
 80044fa:	4603      	mov	r3, r0
 80044fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004500:	e006      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004508:	e002      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800450a:	bf00      	nop
 800450c:	e000      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800450e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004510:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10a      	bne.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004518:	4b4f      	ldr	r3, [pc, #316]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800451a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800451c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004526:	4a4c      	ldr	r2, [pc, #304]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004528:	430b      	orrs	r3, r1
 800452a:	6513      	str	r3, [r2, #80]	@ 0x50
 800452c:	e003      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800452e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004532:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004542:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004546:	2300      	movs	r3, #0
 8004548:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800454c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004550:	460b      	mov	r3, r1
 8004552:	4313      	orrs	r3, r2
 8004554:	d053      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800455e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004562:	d035      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004564:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004568:	d82e      	bhi.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800456a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800456e:	d031      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004570:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004574:	d828      	bhi.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004576:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800457a:	d01a      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800457c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004580:	d822      	bhi.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004582:	2b00      	cmp	r3, #0
 8004584:	d003      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004586:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800458a:	d007      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800458c:	e01c      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800458e:	4b32      	ldr	r3, [pc, #200]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004592:	4a31      	ldr	r2, [pc, #196]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004598:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800459a:	e01c      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800459c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a0:	3308      	adds	r3, #8
 80045a2:	2100      	movs	r1, #0
 80045a4:	4618      	mov	r0, r3
 80045a6:	f001 fb83 	bl	8005cb0 <RCCEx_PLL2_Config>
 80045aa:	4603      	mov	r3, r0
 80045ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80045b0:	e011      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b6:	3328      	adds	r3, #40	@ 0x28
 80045b8:	2100      	movs	r1, #0
 80045ba:	4618      	mov	r0, r3
 80045bc:	f001 fc2a 	bl	8005e14 <RCCEx_PLL3_Config>
 80045c0:	4603      	mov	r3, r0
 80045c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045c6:	e006      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045ce:	e002      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80045d0:	bf00      	nop
 80045d2:	e000      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80045d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10b      	bne.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80045de:	4b1e      	ldr	r3, [pc, #120]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80045e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80045ee:	4a1a      	ldr	r2, [pc, #104]	@ (8004658 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045f0:	430b      	orrs	r3, r1
 80045f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80045f4:	e003      	b.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80045fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004606:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800460a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800460e:	2300      	movs	r3, #0
 8004610:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004614:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004618:	460b      	mov	r3, r1
 800461a:	4313      	orrs	r3, r2
 800461c:	d056      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800461e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004622:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004626:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800462a:	d038      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800462c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004630:	d831      	bhi.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004632:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004636:	d034      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004638:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800463c:	d82b      	bhi.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800463e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004642:	d01d      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004644:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004648:	d825      	bhi.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800464a:	2b00      	cmp	r3, #0
 800464c:	d006      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800464e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004652:	d00a      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004654:	e01f      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004656:	bf00      	nop
 8004658:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800465c:	4ba2      	ldr	r3, [pc, #648]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800465e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004660:	4aa1      	ldr	r2, [pc, #644]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004662:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004666:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004668:	e01c      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800466a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800466e:	3308      	adds	r3, #8
 8004670:	2100      	movs	r1, #0
 8004672:	4618      	mov	r0, r3
 8004674:	f001 fb1c 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004678:	4603      	mov	r3, r0
 800467a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800467e:	e011      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004684:	3328      	adds	r3, #40	@ 0x28
 8004686:	2100      	movs	r1, #0
 8004688:	4618      	mov	r0, r3
 800468a:	f001 fbc3 	bl	8005e14 <RCCEx_PLL3_Config>
 800468e:	4603      	mov	r3, r0
 8004690:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004694:	e006      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800469c:	e002      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800469e:	bf00      	nop
 80046a0:	e000      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80046a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10b      	bne.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80046ac:	4b8e      	ldr	r3, [pc, #568]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80046b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80046bc:	4a8a      	ldr	r2, [pc, #552]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046be:	430b      	orrs	r3, r1
 80046c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80046c2:	e003      	b.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80046d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80046dc:	2300      	movs	r3, #0
 80046de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80046e2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80046e6:	460b      	mov	r3, r1
 80046e8:	4313      	orrs	r3, r2
 80046ea:	d03a      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f2:	2b30      	cmp	r3, #48	@ 0x30
 80046f4:	d01f      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80046f6:	2b30      	cmp	r3, #48	@ 0x30
 80046f8:	d819      	bhi.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80046fa:	2b20      	cmp	r3, #32
 80046fc:	d00c      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80046fe:	2b20      	cmp	r3, #32
 8004700:	d815      	bhi.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004702:	2b00      	cmp	r3, #0
 8004704:	d019      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004706:	2b10      	cmp	r3, #16
 8004708:	d111      	bne.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800470a:	4b77      	ldr	r3, [pc, #476]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800470c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470e:	4a76      	ldr	r2, [pc, #472]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004710:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004714:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004716:	e011      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471c:	3308      	adds	r3, #8
 800471e:	2102      	movs	r1, #2
 8004720:	4618      	mov	r0, r3
 8004722:	f001 fac5 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004726:	4603      	mov	r3, r0
 8004728:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800472c:	e006      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004734:	e002      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004736:	bf00      	nop
 8004738:	e000      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800473a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800473c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10a      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004744:	4b68      	ldr	r3, [pc, #416]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004748:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800474c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004752:	4a65      	ldr	r2, [pc, #404]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004754:	430b      	orrs	r3, r1
 8004756:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004758:	e003      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800475a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800475e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800476e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004772:	2300      	movs	r3, #0
 8004774:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004778:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800477c:	460b      	mov	r3, r1
 800477e:	4313      	orrs	r3, r2
 8004780:	d051      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004786:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004788:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800478c:	d035      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800478e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004792:	d82e      	bhi.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004794:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004798:	d031      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800479a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800479e:	d828      	bhi.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80047a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047a4:	d01a      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80047a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047aa:	d822      	bhi.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d003      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80047b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047b4:	d007      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80047b6:	e01c      	b.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047b8:	4b4b      	ldr	r3, [pc, #300]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047bc:	4a4a      	ldr	r2, [pc, #296]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047c4:	e01c      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ca:	3308      	adds	r3, #8
 80047cc:	2100      	movs	r1, #0
 80047ce:	4618      	mov	r0, r3
 80047d0:	f001 fa6e 	bl	8005cb0 <RCCEx_PLL2_Config>
 80047d4:	4603      	mov	r3, r0
 80047d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047da:	e011      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e0:	3328      	adds	r3, #40	@ 0x28
 80047e2:	2100      	movs	r1, #0
 80047e4:	4618      	mov	r0, r3
 80047e6:	f001 fb15 	bl	8005e14 <RCCEx_PLL3_Config>
 80047ea:	4603      	mov	r3, r0
 80047ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047f0:	e006      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047f8:	e002      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80047fa:	bf00      	nop
 80047fc:	e000      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80047fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004800:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10a      	bne.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004808:	4b37      	ldr	r3, [pc, #220]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800480a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800480c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004816:	4a34      	ldr	r2, [pc, #208]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004818:	430b      	orrs	r3, r1
 800481a:	6513      	str	r3, [r2, #80]	@ 0x50
 800481c:	e003      	b.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800481e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004822:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004832:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004836:	2300      	movs	r3, #0
 8004838:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800483c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004840:	460b      	mov	r3, r1
 8004842:	4313      	orrs	r3, r2
 8004844:	d056      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800484c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004850:	d033      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004852:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004856:	d82c      	bhi.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004858:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800485c:	d02f      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800485e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004862:	d826      	bhi.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004864:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004868:	d02b      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800486a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800486e:	d820      	bhi.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004870:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004874:	d012      	beq.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004876:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800487a:	d81a      	bhi.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800487c:	2b00      	cmp	r3, #0
 800487e:	d022      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004884:	d115      	bne.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488a:	3308      	adds	r3, #8
 800488c:	2101      	movs	r1, #1
 800488e:	4618      	mov	r0, r3
 8004890:	f001 fa0e 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004894:	4603      	mov	r3, r0
 8004896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800489a:	e015      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a0:	3328      	adds	r3, #40	@ 0x28
 80048a2:	2101      	movs	r1, #1
 80048a4:	4618      	mov	r0, r3
 80048a6:	f001 fab5 	bl	8005e14 <RCCEx_PLL3_Config>
 80048aa:	4603      	mov	r3, r0
 80048ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80048b0:	e00a      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048b8:	e006      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048ba:	bf00      	nop
 80048bc:	e004      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048be:	bf00      	nop
 80048c0:	e002      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048c2:	bf00      	nop
 80048c4:	e000      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10d      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80048d0:	4b05      	ldr	r3, [pc, #20]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048d4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80048d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048de:	4a02      	ldr	r2, [pc, #8]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048e0:	430b      	orrs	r3, r1
 80048e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80048e4:	e006      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80048e6:	bf00      	nop
 80048e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80048f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004900:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004904:	2300      	movs	r3, #0
 8004906:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800490a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800490e:	460b      	mov	r3, r1
 8004910:	4313      	orrs	r3, r2
 8004912:	d055      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004918:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800491c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004920:	d033      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004922:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004926:	d82c      	bhi.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004928:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800492c:	d02f      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800492e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004932:	d826      	bhi.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004934:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004938:	d02b      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800493a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800493e:	d820      	bhi.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004940:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004944:	d012      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004946:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800494a:	d81a      	bhi.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800494c:	2b00      	cmp	r3, #0
 800494e:	d022      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004950:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004954:	d115      	bne.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495a:	3308      	adds	r3, #8
 800495c:	2101      	movs	r1, #1
 800495e:	4618      	mov	r0, r3
 8004960:	f001 f9a6 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004964:	4603      	mov	r3, r0
 8004966:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800496a:	e015      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800496c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004970:	3328      	adds	r3, #40	@ 0x28
 8004972:	2101      	movs	r1, #1
 8004974:	4618      	mov	r0, r3
 8004976:	f001 fa4d 	bl	8005e14 <RCCEx_PLL3_Config>
 800497a:	4603      	mov	r3, r0
 800497c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004980:	e00a      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004988:	e006      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800498a:	bf00      	nop
 800498c:	e004      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800498e:	bf00      	nop
 8004990:	e002      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004992:	bf00      	nop
 8004994:	e000      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004996:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004998:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10b      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80049a0:	4ba3      	ldr	r3, [pc, #652]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049a4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80049a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80049b0:	4a9f      	ldr	r2, [pc, #636]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049b2:	430b      	orrs	r3, r1
 80049b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80049b6:	e003      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80049cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80049d0:	2300      	movs	r3, #0
 80049d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80049d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80049da:	460b      	mov	r3, r1
 80049dc:	4313      	orrs	r3, r2
 80049de:	d037      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80049e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049ea:	d00e      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80049ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049f0:	d816      	bhi.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d018      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80049f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049fa:	d111      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049fc:	4b8c      	ldr	r3, [pc, #560]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a00:	4a8b      	ldr	r2, [pc, #556]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a08:	e00f      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0e:	3308      	adds	r3, #8
 8004a10:	2101      	movs	r1, #1
 8004a12:	4618      	mov	r0, r3
 8004a14:	f001 f94c 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a1e:	e004      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a26:	e000      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004a28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d10a      	bne.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a32:	4b7f      	ldr	r3, [pc, #508]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a36:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a40:	4a7b      	ldr	r2, [pc, #492]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a42:	430b      	orrs	r3, r1
 8004a44:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a46:	e003      	b.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a58:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004a5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a60:	2300      	movs	r3, #0
 8004a62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004a66:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	d039      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a76:	2b03      	cmp	r3, #3
 8004a78:	d81c      	bhi.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a80 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a80:	08004abd 	.word	0x08004abd
 8004a84:	08004a91 	.word	0x08004a91
 8004a88:	08004a9f 	.word	0x08004a9f
 8004a8c:	08004abd 	.word	0x08004abd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a90:	4b67      	ldr	r3, [pc, #412]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a94:	4a66      	ldr	r2, [pc, #408]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a9c:	e00f      	b.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa2:	3308      	adds	r3, #8
 8004aa4:	2102      	movs	r1, #2
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f001 f902 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004aac:	4603      	mov	r3, r0
 8004aae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ab2:	e004      	b.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004aba:	e000      	b.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004abc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004abe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10a      	bne.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004ac6:	4b5a      	ldr	r3, [pc, #360]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aca:	f023 0103 	bic.w	r1, r3, #3
 8004ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ad4:	4a56      	ldr	r2, [pc, #344]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ad6:	430b      	orrs	r3, r1
 8004ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ada:	e003      	b.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004adc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ae0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004af0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004af4:	2300      	movs	r3, #0
 8004af6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004afa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004afe:	460b      	mov	r3, r1
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f000 809f 	beq.w	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b06:	4b4b      	ldr	r3, [pc, #300]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b10:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b12:	f7fc fd8b 	bl	800162c <HAL_GetTick>
 8004b16:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b1a:	e00b      	b.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b1c:	f7fc fd86 	bl	800162c <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b64      	cmp	r3, #100	@ 0x64
 8004b2a:	d903      	bls.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b32:	e005      	b.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b34:	4b3f      	ldr	r3, [pc, #252]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d0ed      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004b40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d179      	bne.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b48:	4b39      	ldr	r3, [pc, #228]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b50:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b54:	4053      	eors	r3, r2
 8004b56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d015      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b5e:	4b34      	ldr	r3, [pc, #208]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b66:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b6a:	4b31      	ldr	r3, [pc, #196]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b6e:	4a30      	ldr	r2, [pc, #192]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b74:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b76:	4b2e      	ldr	r3, [pc, #184]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b7a:	4a2d      	ldr	r2, [pc, #180]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b80:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004b82:	4a2b      	ldr	r2, [pc, #172]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b88:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b96:	d118      	bne.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b98:	f7fc fd48 	bl	800162c <HAL_GetTick>
 8004b9c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ba0:	e00d      	b.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ba2:	f7fc fd43 	bl	800162c <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004bac:	1ad2      	subs	r2, r2, r3
 8004bae:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d903      	bls.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004bbc:	e005      	b.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d0eb      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004bca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d129      	bne.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004be2:	d10e      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004be4:	4b12      	ldr	r3, [pc, #72]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004bf4:	091a      	lsrs	r2, r3, #4
 8004bf6:	4b10      	ldr	r3, [pc, #64]	@ (8004c38 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	6113      	str	r3, [r2, #16]
 8004c00:	e005      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004c02:	4b0b      	ldr	r3, [pc, #44]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	4a0a      	ldr	r2, [pc, #40]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c08:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004c0c:	6113      	str	r3, [r2, #16]
 8004c0e:	4b08      	ldr	r3, [pc, #32]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c10:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c1e:	4a04      	ldr	r2, [pc, #16]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c20:	430b      	orrs	r3, r1
 8004c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c24:	e00e      	b.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004c2e:	e009      	b.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004c30:	58024400 	.word	0x58024400
 8004c34:	58024800 	.word	0x58024800
 8004c38:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c4c:	f002 0301 	and.w	r3, r2, #1
 8004c50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c54:	2300      	movs	r3, #0
 8004c56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c5a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c5e:	460b      	mov	r3, r1
 8004c60:	4313      	orrs	r3, r2
 8004c62:	f000 8089 	beq.w	8004d78 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c6c:	2b28      	cmp	r3, #40	@ 0x28
 8004c6e:	d86b      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004c70:	a201      	add	r2, pc, #4	@ (adr r2, 8004c78 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c76:	bf00      	nop
 8004c78:	08004d51 	.word	0x08004d51
 8004c7c:	08004d49 	.word	0x08004d49
 8004c80:	08004d49 	.word	0x08004d49
 8004c84:	08004d49 	.word	0x08004d49
 8004c88:	08004d49 	.word	0x08004d49
 8004c8c:	08004d49 	.word	0x08004d49
 8004c90:	08004d49 	.word	0x08004d49
 8004c94:	08004d49 	.word	0x08004d49
 8004c98:	08004d1d 	.word	0x08004d1d
 8004c9c:	08004d49 	.word	0x08004d49
 8004ca0:	08004d49 	.word	0x08004d49
 8004ca4:	08004d49 	.word	0x08004d49
 8004ca8:	08004d49 	.word	0x08004d49
 8004cac:	08004d49 	.word	0x08004d49
 8004cb0:	08004d49 	.word	0x08004d49
 8004cb4:	08004d49 	.word	0x08004d49
 8004cb8:	08004d33 	.word	0x08004d33
 8004cbc:	08004d49 	.word	0x08004d49
 8004cc0:	08004d49 	.word	0x08004d49
 8004cc4:	08004d49 	.word	0x08004d49
 8004cc8:	08004d49 	.word	0x08004d49
 8004ccc:	08004d49 	.word	0x08004d49
 8004cd0:	08004d49 	.word	0x08004d49
 8004cd4:	08004d49 	.word	0x08004d49
 8004cd8:	08004d51 	.word	0x08004d51
 8004cdc:	08004d49 	.word	0x08004d49
 8004ce0:	08004d49 	.word	0x08004d49
 8004ce4:	08004d49 	.word	0x08004d49
 8004ce8:	08004d49 	.word	0x08004d49
 8004cec:	08004d49 	.word	0x08004d49
 8004cf0:	08004d49 	.word	0x08004d49
 8004cf4:	08004d49 	.word	0x08004d49
 8004cf8:	08004d51 	.word	0x08004d51
 8004cfc:	08004d49 	.word	0x08004d49
 8004d00:	08004d49 	.word	0x08004d49
 8004d04:	08004d49 	.word	0x08004d49
 8004d08:	08004d49 	.word	0x08004d49
 8004d0c:	08004d49 	.word	0x08004d49
 8004d10:	08004d49 	.word	0x08004d49
 8004d14:	08004d49 	.word	0x08004d49
 8004d18:	08004d51 	.word	0x08004d51
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d20:	3308      	adds	r3, #8
 8004d22:	2101      	movs	r1, #1
 8004d24:	4618      	mov	r0, r3
 8004d26:	f000 ffc3 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d30:	e00f      	b.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d36:	3328      	adds	r3, #40	@ 0x28
 8004d38:	2101      	movs	r1, #1
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f001 f86a 	bl	8005e14 <RCCEx_PLL3_Config>
 8004d40:	4603      	mov	r3, r0
 8004d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d46:	e004      	b.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d4e:	e000      	b.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004d50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10a      	bne.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004d5a:	4bbf      	ldr	r3, [pc, #764]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d5e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d68:	4abb      	ldr	r2, [pc, #748]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d6a:	430b      	orrs	r3, r1
 8004d6c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d6e:	e003      	b.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d80:	f002 0302 	and.w	r3, r2, #2
 8004d84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d88:	2300      	movs	r3, #0
 8004d8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004d8e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004d92:	460b      	mov	r3, r1
 8004d94:	4313      	orrs	r3, r2
 8004d96:	d041      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d9e:	2b05      	cmp	r3, #5
 8004da0:	d824      	bhi.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004da2:	a201      	add	r2, pc, #4	@ (adr r2, 8004da8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da8:	08004df5 	.word	0x08004df5
 8004dac:	08004dc1 	.word	0x08004dc1
 8004db0:	08004dd7 	.word	0x08004dd7
 8004db4:	08004df5 	.word	0x08004df5
 8004db8:	08004df5 	.word	0x08004df5
 8004dbc:	08004df5 	.word	0x08004df5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc4:	3308      	adds	r3, #8
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f000 ff71 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004dd4:	e00f      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dda:	3328      	adds	r3, #40	@ 0x28
 8004ddc:	2101      	movs	r1, #1
 8004dde:	4618      	mov	r0, r3
 8004de0:	f001 f818 	bl	8005e14 <RCCEx_PLL3_Config>
 8004de4:	4603      	mov	r3, r0
 8004de6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004dea:	e004      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004df2:	e000      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004df4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10a      	bne.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004dfe:	4b96      	ldr	r3, [pc, #600]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e02:	f023 0107 	bic.w	r1, r3, #7
 8004e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e0c:	4a92      	ldr	r2, [pc, #584]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e0e:	430b      	orrs	r3, r1
 8004e10:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e12:	e003      	b.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e24:	f002 0304 	and.w	r3, r2, #4
 8004e28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e32:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004e36:	460b      	mov	r3, r1
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	d044      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e44:	2b05      	cmp	r3, #5
 8004e46:	d825      	bhi.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004e48:	a201      	add	r2, pc, #4	@ (adr r2, 8004e50 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e4e:	bf00      	nop
 8004e50:	08004e9d 	.word	0x08004e9d
 8004e54:	08004e69 	.word	0x08004e69
 8004e58:	08004e7f 	.word	0x08004e7f
 8004e5c:	08004e9d 	.word	0x08004e9d
 8004e60:	08004e9d 	.word	0x08004e9d
 8004e64:	08004e9d 	.word	0x08004e9d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e6c:	3308      	adds	r3, #8
 8004e6e:	2101      	movs	r1, #1
 8004e70:	4618      	mov	r0, r3
 8004e72:	f000 ff1d 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004e76:	4603      	mov	r3, r0
 8004e78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e7c:	e00f      	b.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e82:	3328      	adds	r3, #40	@ 0x28
 8004e84:	2101      	movs	r1, #1
 8004e86:	4618      	mov	r0, r3
 8004e88:	f000 ffc4 	bl	8005e14 <RCCEx_PLL3_Config>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e92:	e004      	b.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e9a:	e000      	b.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10b      	bne.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ea6:	4b6c      	ldr	r3, [pc, #432]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eaa:	f023 0107 	bic.w	r1, r3, #7
 8004eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eb6:	4a68      	ldr	r2, [pc, #416]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004eb8:	430b      	orrs	r3, r1
 8004eba:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ebc:	e003      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ece:	f002 0320 	and.w	r3, r2, #32
 8004ed2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004edc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	d055      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ef2:	d033      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004ef4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ef8:	d82c      	bhi.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004efa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004efe:	d02f      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004f00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f04:	d826      	bhi.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f0a:	d02b      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004f0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f10:	d820      	bhi.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f16:	d012      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004f18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f1c:	d81a      	bhi.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d022      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004f22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f26:	d115      	bne.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2c:	3308      	adds	r3, #8
 8004f2e:	2100      	movs	r1, #0
 8004f30:	4618      	mov	r0, r3
 8004f32:	f000 febd 	bl	8005cb0 <RCCEx_PLL2_Config>
 8004f36:	4603      	mov	r3, r0
 8004f38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f3c:	e015      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f42:	3328      	adds	r3, #40	@ 0x28
 8004f44:	2102      	movs	r1, #2
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 ff64 	bl	8005e14 <RCCEx_PLL3_Config>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f52:	e00a      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f5a:	e006      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f5c:	bf00      	nop
 8004f5e:	e004      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f60:	bf00      	nop
 8004f62:	e002      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f64:	bf00      	nop
 8004f66:	e000      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10b      	bne.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f72:	4b39      	ldr	r3, [pc, #228]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f76:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f82:	4a35      	ldr	r2, [pc, #212]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f84:	430b      	orrs	r3, r1
 8004f86:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f88:	e003      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004fa8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004fac:	460b      	mov	r3, r1
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	d058      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fba:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004fbe:	d033      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004fc0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004fc4:	d82c      	bhi.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fca:	d02f      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004fcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fd0:	d826      	bhi.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fd2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fd6:	d02b      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004fd8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fdc:	d820      	bhi.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fe2:	d012      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004fe4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fe8:	d81a      	bhi.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d022      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ff2:	d115      	bne.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff8:	3308      	adds	r3, #8
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fe57 	bl	8005cb0 <RCCEx_PLL2_Config>
 8005002:	4603      	mov	r3, r0
 8005004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005008:	e015      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800500a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500e:	3328      	adds	r3, #40	@ 0x28
 8005010:	2102      	movs	r1, #2
 8005012:	4618      	mov	r0, r3
 8005014:	f000 fefe 	bl	8005e14 <RCCEx_PLL3_Config>
 8005018:	4603      	mov	r3, r0
 800501a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800501e:	e00a      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005026:	e006      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005028:	bf00      	nop
 800502a:	e004      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800502c:	bf00      	nop
 800502e:	e002      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005030:	bf00      	nop
 8005032:	e000      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005034:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10e      	bne.n	800505c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800503e:	4b06      	ldr	r3, [pc, #24]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005042:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800504e:	4a02      	ldr	r2, [pc, #8]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005050:	430b      	orrs	r3, r1
 8005052:	6593      	str	r3, [r2, #88]	@ 0x58
 8005054:	e006      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005056:	bf00      	nop
 8005058:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005060:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005070:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005074:	2300      	movs	r3, #0
 8005076:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800507a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800507e:	460b      	mov	r3, r1
 8005080:	4313      	orrs	r3, r2
 8005082:	d055      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005088:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800508c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005090:	d033      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005092:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005096:	d82c      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005098:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800509c:	d02f      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800509e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050a2:	d826      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050a4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80050a8:	d02b      	beq.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80050aa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80050ae:	d820      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050b4:	d012      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80050b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050ba:	d81a      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d022      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80050c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050c4:	d115      	bne.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ca:	3308      	adds	r3, #8
 80050cc:	2100      	movs	r1, #0
 80050ce:	4618      	mov	r0, r3
 80050d0:	f000 fdee 	bl	8005cb0 <RCCEx_PLL2_Config>
 80050d4:	4603      	mov	r3, r0
 80050d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80050da:	e015      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e0:	3328      	adds	r3, #40	@ 0x28
 80050e2:	2102      	movs	r1, #2
 80050e4:	4618      	mov	r0, r3
 80050e6:	f000 fe95 	bl	8005e14 <RCCEx_PLL3_Config>
 80050ea:	4603      	mov	r3, r0
 80050ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80050f0:	e00a      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050f8:	e006      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050fa:	bf00      	nop
 80050fc:	e004      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80050fe:	bf00      	nop
 8005100:	e002      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005102:	bf00      	nop
 8005104:	e000      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005106:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005108:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10b      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005110:	4ba1      	ldr	r3, [pc, #644]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005114:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005120:	4a9d      	ldr	r2, [pc, #628]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005122:	430b      	orrs	r3, r1
 8005124:	6593      	str	r3, [r2, #88]	@ 0x58
 8005126:	e003      	b.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005128:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800512c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005138:	f002 0308 	and.w	r3, r2, #8
 800513c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005140:	2300      	movs	r3, #0
 8005142:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005146:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800514a:	460b      	mov	r3, r1
 800514c:	4313      	orrs	r3, r2
 800514e:	d01e      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005154:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005158:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800515c:	d10c      	bne.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800515e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005162:	3328      	adds	r3, #40	@ 0x28
 8005164:	2102      	movs	r1, #2
 8005166:	4618      	mov	r0, r3
 8005168:	f000 fe54 	bl	8005e14 <RCCEx_PLL3_Config>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d002      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005178:	4b87      	ldr	r3, [pc, #540]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800517a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800517c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005184:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005188:	4a83      	ldr	r2, [pc, #524]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800518a:	430b      	orrs	r3, r1
 800518c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800518e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005196:	f002 0310 	and.w	r3, r2, #16
 800519a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800519e:	2300      	movs	r3, #0
 80051a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80051a4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80051a8:	460b      	mov	r3, r1
 80051aa:	4313      	orrs	r3, r2
 80051ac:	d01e      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80051ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051ba:	d10c      	bne.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c0:	3328      	adds	r3, #40	@ 0x28
 80051c2:	2102      	movs	r1, #2
 80051c4:	4618      	mov	r0, r3
 80051c6:	f000 fe25 	bl	8005e14 <RCCEx_PLL3_Config>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d002      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051d6:	4b70      	ldr	r3, [pc, #448]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80051de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051e6:	4a6c      	ldr	r2, [pc, #432]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051e8:	430b      	orrs	r3, r1
 80051ea:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80051f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051fc:	2300      	movs	r3, #0
 80051fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005202:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005206:	460b      	mov	r3, r1
 8005208:	4313      	orrs	r3, r2
 800520a:	d03e      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800520c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005210:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005214:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005218:	d022      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800521a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800521e:	d81b      	bhi.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005224:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005228:	d00b      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800522a:	e015      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800522c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005230:	3308      	adds	r3, #8
 8005232:	2100      	movs	r1, #0
 8005234:	4618      	mov	r0, r3
 8005236:	f000 fd3b 	bl	8005cb0 <RCCEx_PLL2_Config>
 800523a:	4603      	mov	r3, r0
 800523c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005240:	e00f      	b.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005246:	3328      	adds	r3, #40	@ 0x28
 8005248:	2102      	movs	r1, #2
 800524a:	4618      	mov	r0, r3
 800524c:	f000 fde2 	bl	8005e14 <RCCEx_PLL3_Config>
 8005250:	4603      	mov	r3, r0
 8005252:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005256:	e004      	b.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800525e:	e000      	b.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005260:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005262:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005266:	2b00      	cmp	r3, #0
 8005268:	d10b      	bne.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800526a:	4b4b      	ldr	r3, [pc, #300]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800526c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800526e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005276:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800527a:	4a47      	ldr	r2, [pc, #284]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800527c:	430b      	orrs	r3, r1
 800527e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005280:	e003      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005286:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800528a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005292:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005296:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005298:	2300      	movs	r3, #0
 800529a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800529c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80052a0:	460b      	mov	r3, r1
 80052a2:	4313      	orrs	r3, r2
 80052a4:	d03b      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80052a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052b2:	d01f      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80052b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052b8:	d818      	bhi.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80052ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052be:	d003      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80052c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052c4:	d007      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80052c6:	e011      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052c8:	4b33      	ldr	r3, [pc, #204]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052cc:	4a32      	ldr	r2, [pc, #200]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80052d4:	e00f      	b.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052da:	3328      	adds	r3, #40	@ 0x28
 80052dc:	2101      	movs	r1, #1
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 fd98 	bl	8005e14 <RCCEx_PLL3_Config>
 80052e4:	4603      	mov	r3, r0
 80052e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80052ea:	e004      	b.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052f2:	e000      	b.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80052f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10b      	bne.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052fe:	4b26      	ldr	r3, [pc, #152]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005302:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800530a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530e:	4a22      	ldr	r2, [pc, #136]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005310:	430b      	orrs	r3, r1
 8005312:	6553      	str	r3, [r2, #84]	@ 0x54
 8005314:	e003      	b.n	800531e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800531a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800531e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005326:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800532a:	673b      	str	r3, [r7, #112]	@ 0x70
 800532c:	2300      	movs	r3, #0
 800532e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005330:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005334:	460b      	mov	r3, r1
 8005336:	4313      	orrs	r3, r2
 8005338:	d034      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800533a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800533e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005340:	2b00      	cmp	r3, #0
 8005342:	d003      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005348:	d007      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800534a:	e011      	b.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800534c:	4b12      	ldr	r3, [pc, #72]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800534e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005350:	4a11      	ldr	r2, [pc, #68]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005352:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005356:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005358:	e00e      	b.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800535a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535e:	3308      	adds	r3, #8
 8005360:	2102      	movs	r1, #2
 8005362:	4618      	mov	r0, r3
 8005364:	f000 fca4 	bl	8005cb0 <RCCEx_PLL2_Config>
 8005368:	4603      	mov	r3, r0
 800536a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800536e:	e003      	b.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005376:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005378:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10d      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005380:	4b05      	ldr	r3, [pc, #20]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005384:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800538e:	4a02      	ldr	r2, [pc, #8]	@ (8005398 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005390:	430b      	orrs	r3, r1
 8005392:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005394:	e006      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005396:	bf00      	nop
 8005398:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800539c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ac:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80053b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053b2:	2300      	movs	r3, #0
 80053b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80053b6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80053ba:	460b      	mov	r3, r1
 80053bc:	4313      	orrs	r3, r2
 80053be:	d00c      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80053c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c4:	3328      	adds	r3, #40	@ 0x28
 80053c6:	2102      	movs	r1, #2
 80053c8:	4618      	mov	r0, r3
 80053ca:	f000 fd23 	bl	8005e14 <RCCEx_PLL3_Config>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80053da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80053e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80053e8:	2300      	movs	r3, #0
 80053ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80053ec:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80053f0:	460b      	mov	r3, r1
 80053f2:	4313      	orrs	r3, r2
 80053f4:	d038      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80053f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005402:	d018      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005404:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005408:	d811      	bhi.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800540a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800540e:	d014      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005414:	d80b      	bhi.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005416:	2b00      	cmp	r3, #0
 8005418:	d011      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800541a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800541e:	d106      	bne.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005420:	4bc3      	ldr	r3, [pc, #780]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005424:	4ac2      	ldr	r2, [pc, #776]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800542a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800542c:	e008      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005434:	e004      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005436:	bf00      	nop
 8005438:	e002      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800543a:	bf00      	nop
 800543c:	e000      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800543e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005440:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10b      	bne.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005448:	4bb9      	ldr	r3, [pc, #740]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800544a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800544c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005454:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005458:	4ab5      	ldr	r2, [pc, #724]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800545a:	430b      	orrs	r3, r1
 800545c:	6553      	str	r3, [r2, #84]	@ 0x54
 800545e:	e003      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005460:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005464:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800546c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005470:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005474:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005476:	2300      	movs	r3, #0
 8005478:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800547a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800547e:	460b      	mov	r3, r1
 8005480:	4313      	orrs	r3, r2
 8005482:	d009      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005484:	4baa      	ldr	r3, [pc, #680]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005488:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800548c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005492:	4aa7      	ldr	r2, [pc, #668]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005494:	430b      	orrs	r3, r1
 8005496:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800549c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80054a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80054a6:	2300      	movs	r3, #0
 80054a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80054aa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80054ae:	460b      	mov	r3, r1
 80054b0:	4313      	orrs	r3, r2
 80054b2:	d00a      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80054b4:	4b9e      	ldr	r3, [pc, #632]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80054bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80054c4:	4a9a      	ldr	r2, [pc, #616]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054c6:	430b      	orrs	r3, r1
 80054c8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80054d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054d8:	2300      	movs	r3, #0
 80054da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054dc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80054e0:	460b      	mov	r3, r1
 80054e2:	4313      	orrs	r3, r2
 80054e4:	d009      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80054e6:	4b92      	ldr	r3, [pc, #584]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ea:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80054ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054f4:	4a8e      	ldr	r2, [pc, #568]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054f6:	430b      	orrs	r3, r1
 80054f8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80054fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005502:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005506:	643b      	str	r3, [r7, #64]	@ 0x40
 8005508:	2300      	movs	r3, #0
 800550a:	647b      	str	r3, [r7, #68]	@ 0x44
 800550c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005510:	460b      	mov	r3, r1
 8005512:	4313      	orrs	r3, r2
 8005514:	d00e      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005516:	4b86      	ldr	r3, [pc, #536]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	4a85      	ldr	r2, [pc, #532]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800551c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005520:	6113      	str	r3, [r2, #16]
 8005522:	4b83      	ldr	r3, [pc, #524]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005524:	6919      	ldr	r1, [r3, #16]
 8005526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800552e:	4a80      	ldr	r2, [pc, #512]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005530:	430b      	orrs	r3, r1
 8005532:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005540:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005542:	2300      	movs	r3, #0
 8005544:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005546:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800554a:	460b      	mov	r3, r1
 800554c:	4313      	orrs	r3, r2
 800554e:	d009      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005550:	4b77      	ldr	r3, [pc, #476]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005554:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555e:	4a74      	ldr	r2, [pc, #464]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005560:	430b      	orrs	r3, r1
 8005562:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005570:	633b      	str	r3, [r7, #48]	@ 0x30
 8005572:	2300      	movs	r3, #0
 8005574:	637b      	str	r3, [r7, #52]	@ 0x34
 8005576:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800557a:	460b      	mov	r3, r1
 800557c:	4313      	orrs	r3, r2
 800557e:	d00a      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005580:	4b6b      	ldr	r3, [pc, #428]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005584:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005590:	4a67      	ldr	r2, [pc, #412]	@ (8005730 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005592:	430b      	orrs	r3, r1
 8005594:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559e:	2100      	movs	r1, #0
 80055a0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055a8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80055ac:	460b      	mov	r3, r1
 80055ae:	4313      	orrs	r3, r2
 80055b0:	d011      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80055b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b6:	3308      	adds	r3, #8
 80055b8:	2100      	movs	r1, #0
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 fb78 	bl	8005cb0 <RCCEx_PLL2_Config>
 80055c0:	4603      	mov	r3, r0
 80055c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80055d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055de:	2100      	movs	r1, #0
 80055e0:	6239      	str	r1, [r7, #32]
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80055e8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80055ec:	460b      	mov	r3, r1
 80055ee:	4313      	orrs	r3, r2
 80055f0:	d011      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f6:	3308      	adds	r3, #8
 80055f8:	2101      	movs	r1, #1
 80055fa:	4618      	mov	r0, r3
 80055fc:	f000 fb58 	bl	8005cb0 <RCCEx_PLL2_Config>
 8005600:	4603      	mov	r3, r0
 8005602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800560a:	2b00      	cmp	r3, #0
 800560c:	d003      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800560e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005612:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561e:	2100      	movs	r1, #0
 8005620:	61b9      	str	r1, [r7, #24]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	61fb      	str	r3, [r7, #28]
 8005628:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800562c:	460b      	mov	r3, r1
 800562e:	4313      	orrs	r3, r2
 8005630:	d011      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005636:	3308      	adds	r3, #8
 8005638:	2102      	movs	r1, #2
 800563a:	4618      	mov	r0, r3
 800563c:	f000 fb38 	bl	8005cb0 <RCCEx_PLL2_Config>
 8005640:	4603      	mov	r3, r0
 8005642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800564a:	2b00      	cmp	r3, #0
 800564c:	d003      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800564e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005652:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800565a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565e:	2100      	movs	r1, #0
 8005660:	6139      	str	r1, [r7, #16]
 8005662:	f003 0308 	and.w	r3, r3, #8
 8005666:	617b      	str	r3, [r7, #20]
 8005668:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800566c:	460b      	mov	r3, r1
 800566e:	4313      	orrs	r3, r2
 8005670:	d011      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005676:	3328      	adds	r3, #40	@ 0x28
 8005678:	2100      	movs	r1, #0
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fbca 	bl	8005e14 <RCCEx_PLL3_Config>
 8005680:	4603      	mov	r3, r0
 8005682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800568a:	2b00      	cmp	r3, #0
 800568c:	d003      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800568e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005692:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800569a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569e:	2100      	movs	r1, #0
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	f003 0310 	and.w	r3, r3, #16
 80056a6:	60fb      	str	r3, [r7, #12]
 80056a8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80056ac:	460b      	mov	r3, r1
 80056ae:	4313      	orrs	r3, r2
 80056b0:	d011      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b6:	3328      	adds	r3, #40	@ 0x28
 80056b8:	2101      	movs	r1, #1
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 fbaa 	bl	8005e14 <RCCEx_PLL3_Config>
 80056c0:	4603      	mov	r3, r0
 80056c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80056c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80056d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	2100      	movs	r1, #0
 80056e0:	6039      	str	r1, [r7, #0]
 80056e2:	f003 0320 	and.w	r3, r3, #32
 80056e6:	607b      	str	r3, [r7, #4]
 80056e8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80056ec:	460b      	mov	r3, r1
 80056ee:	4313      	orrs	r3, r2
 80056f0:	d011      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f6:	3328      	adds	r3, #40	@ 0x28
 80056f8:	2102      	movs	r1, #2
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 fb8a 	bl	8005e14 <RCCEx_PLL3_Config>
 8005700:	4603      	mov	r3, r0
 8005702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005706:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800570e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005712:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005716:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800571a:	2b00      	cmp	r3, #0
 800571c:	d101      	bne.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800571e:	2300      	movs	r3, #0
 8005720:	e000      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
}
 8005724:	4618      	mov	r0, r3
 8005726:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800572a:	46bd      	mov	sp, r7
 800572c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005730:	58024400 	.word	0x58024400

08005734 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005738:	f7fe fd96 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 800573c:	4602      	mov	r2, r0
 800573e:	4b06      	ldr	r3, [pc, #24]	@ (8005758 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	091b      	lsrs	r3, r3, #4
 8005744:	f003 0307 	and.w	r3, r3, #7
 8005748:	4904      	ldr	r1, [pc, #16]	@ (800575c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800574a:	5ccb      	ldrb	r3, [r1, r3]
 800574c:	f003 031f 	and.w	r3, r3, #31
 8005750:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005754:	4618      	mov	r0, r3
 8005756:	bd80      	pop	{r7, pc}
 8005758:	58024400 	.word	0x58024400
 800575c:	0800827c 	.word	0x0800827c

08005760 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005760:	b480      	push	{r7}
 8005762:	b089      	sub	sp, #36	@ 0x24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005768:	4ba1      	ldr	r3, [pc, #644]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800576a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800576c:	f003 0303 	and.w	r3, r3, #3
 8005770:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005772:	4b9f      	ldr	r3, [pc, #636]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005776:	0b1b      	lsrs	r3, r3, #12
 8005778:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800577c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800577e:	4b9c      	ldr	r3, [pc, #624]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005782:	091b      	lsrs	r3, r3, #4
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800578a:	4b99      	ldr	r3, [pc, #612]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800578c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800578e:	08db      	lsrs	r3, r3, #3
 8005790:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	fb02 f303 	mul.w	r3, r2, r3
 800579a:	ee07 3a90 	vmov	s15, r3
 800579e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 8111 	beq.w	80059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	f000 8083 	beq.w	80058bc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	f200 80a1 	bhi.w	8005900 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d003      	beq.n	80057cc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d056      	beq.n	8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80057ca:	e099      	b.n	8005900 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057cc:	4b88      	ldr	r3, [pc, #544]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0320 	and.w	r3, r3, #32
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d02d      	beq.n	8005834 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057d8:	4b85      	ldr	r3, [pc, #532]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	08db      	lsrs	r3, r3, #3
 80057de:	f003 0303 	and.w	r3, r3, #3
 80057e2:	4a84      	ldr	r2, [pc, #528]	@ (80059f4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80057e4:	fa22 f303 	lsr.w	r3, r2, r3
 80057e8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	ee07 3a90 	vmov	s15, r3
 80057f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	ee07 3a90 	vmov	s15, r3
 80057fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005802:	4b7b      	ldr	r3, [pc, #492]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800580a:	ee07 3a90 	vmov	s15, r3
 800580e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005812:	ed97 6a03 	vldr	s12, [r7, #12]
 8005816:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80059f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800581a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800581e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005822:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800582a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800582e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005832:	e087      	b.n	8005944 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	ee07 3a90 	vmov	s15, r3
 800583a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800583e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80059fc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005846:	4b6a      	ldr	r3, [pc, #424]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800584a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800584e:	ee07 3a90 	vmov	s15, r3
 8005852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005856:	ed97 6a03 	vldr	s12, [r7, #12]
 800585a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80059f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800585e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005866:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800586a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800586e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005872:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005876:	e065      	b.n	8005944 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	ee07 3a90 	vmov	s15, r3
 800587e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005882:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800588a:	4b59      	ldr	r3, [pc, #356]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800588c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005892:	ee07 3a90 	vmov	s15, r3
 8005896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800589a:	ed97 6a03 	vldr	s12, [r7, #12]
 800589e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80059f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80058a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058ba:	e043      	b.n	8005944 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	ee07 3a90 	vmov	s15, r3
 80058c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058c6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005a04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80058ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058ce:	4b48      	ldr	r3, [pc, #288]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058d6:	ee07 3a90 	vmov	s15, r3
 80058da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058de:	ed97 6a03 	vldr	s12, [r7, #12]
 80058e2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80059f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80058e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058fe:	e021      	b.n	8005944 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	ee07 3a90 	vmov	s15, r3
 8005906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800590a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005a00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800590e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005912:	4b37      	ldr	r3, [pc, #220]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800591a:	ee07 3a90 	vmov	s15, r3
 800591e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005922:	ed97 6a03 	vldr	s12, [r7, #12]
 8005926:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80059f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800592a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800592e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005932:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005936:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800593a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800593e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005942:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005944:	4b2a      	ldr	r3, [pc, #168]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005948:	0a5b      	lsrs	r3, r3, #9
 800594a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800594e:	ee07 3a90 	vmov	s15, r3
 8005952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005956:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800595a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800595e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005962:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005966:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800596a:	ee17 2a90 	vmov	r2, s15
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005972:	4b1f      	ldr	r3, [pc, #124]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005976:	0c1b      	lsrs	r3, r3, #16
 8005978:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800597c:	ee07 3a90 	vmov	s15, r3
 8005980:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005984:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005988:	ee37 7a87 	vadd.f32	s14, s15, s14
 800598c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005990:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005994:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005998:	ee17 2a90 	vmov	r2, s15
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80059a0:	4b13      	ldr	r3, [pc, #76]	@ (80059f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a4:	0e1b      	lsrs	r3, r3, #24
 80059a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059aa:	ee07 3a90 	vmov	s15, r3
 80059ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80059be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059c6:	ee17 2a90 	vmov	r2, s15
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80059ce:	e008      	b.n	80059e2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	609a      	str	r2, [r3, #8]
}
 80059e2:	bf00      	nop
 80059e4:	3724      	adds	r7, #36	@ 0x24
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	58024400 	.word	0x58024400
 80059f4:	03d09000 	.word	0x03d09000
 80059f8:	46000000 	.word	0x46000000
 80059fc:	4c742400 	.word	0x4c742400
 8005a00:	4a742400 	.word	0x4a742400
 8005a04:	4af42400 	.word	0x4af42400

08005a08 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b089      	sub	sp, #36	@ 0x24
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005a10:	4ba1      	ldr	r3, [pc, #644]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a14:	f003 0303 	and.w	r3, r3, #3
 8005a18:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005a1a:	4b9f      	ldr	r3, [pc, #636]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1e:	0d1b      	lsrs	r3, r3, #20
 8005a20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a24:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005a26:	4b9c      	ldr	r3, [pc, #624]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2a:	0a1b      	lsrs	r3, r3, #8
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005a32:	4b99      	ldr	r3, [pc, #612]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a36:	08db      	lsrs	r3, r3, #3
 8005a38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	fb02 f303 	mul.w	r3, r2, r3
 8005a42:	ee07 3a90 	vmov	s15, r3
 8005a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 8111 	beq.w	8005c78 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	f000 8083 	beq.w	8005b64 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	f200 80a1 	bhi.w	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d056      	beq.n	8005b20 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005a72:	e099      	b.n	8005ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a74:	4b88      	ldr	r3, [pc, #544]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0320 	and.w	r3, r3, #32
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d02d      	beq.n	8005adc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a80:	4b85      	ldr	r3, [pc, #532]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	08db      	lsrs	r3, r3, #3
 8005a86:	f003 0303 	and.w	r3, r3, #3
 8005a8a:	4a84      	ldr	r2, [pc, #528]	@ (8005c9c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a90:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	ee07 3a90 	vmov	s15, r3
 8005a98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	ee07 3a90 	vmov	s15, r3
 8005aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aaa:	4b7b      	ldr	r3, [pc, #492]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ab2:	ee07 3a90 	vmov	s15, r3
 8005ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005aba:	ed97 6a03 	vldr	s12, [r7, #12]
 8005abe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ad6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005ada:	e087      	b.n	8005bec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	ee07 3a90 	vmov	s15, r3
 8005ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ae6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005aea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aee:	4b6a      	ldr	r3, [pc, #424]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005af6:	ee07 3a90 	vmov	s15, r3
 8005afa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005afe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b02:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b1e:	e065      	b.n	8005bec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	ee07 3a90 	vmov	s15, r3
 8005b26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b2a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005ca8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005b2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b32:	4b59      	ldr	r3, [pc, #356]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b3a:	ee07 3a90 	vmov	s15, r3
 8005b3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b42:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b46:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b62:	e043      	b.n	8005bec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	ee07 3a90 	vmov	s15, r3
 8005b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b6e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005cac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005b72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b76:	4b48      	ldr	r3, [pc, #288]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b7e:	ee07 3a90 	vmov	s15, r3
 8005b82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b86:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b8a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ba2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ba6:	e021      	b.n	8005bec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	ee07 3a90 	vmov	s15, r3
 8005bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bb2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005ca8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005bb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bba:	4b37      	ldr	r3, [pc, #220]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bc2:	ee07 3a90 	vmov	s15, r3
 8005bc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bca:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005bd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005be6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005bec:	4b2a      	ldr	r3, [pc, #168]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf0:	0a5b      	lsrs	r3, r3, #9
 8005bf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bf6:	ee07 3a90 	vmov	s15, r3
 8005bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c06:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c12:	ee17 2a90 	vmov	r2, s15
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1e:	0c1b      	lsrs	r3, r3, #16
 8005c20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c24:	ee07 3a90 	vmov	s15, r3
 8005c28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c34:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c40:	ee17 2a90 	vmov	r2, s15
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005c48:	4b13      	ldr	r3, [pc, #76]	@ (8005c98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4c:	0e1b      	lsrs	r3, r3, #24
 8005c4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c52:	ee07 3a90 	vmov	s15, r3
 8005c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005c62:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c6e:	ee17 2a90 	vmov	r2, s15
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005c76:	e008      	b.n	8005c8a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	609a      	str	r2, [r3, #8]
}
 8005c8a:	bf00      	nop
 8005c8c:	3724      	adds	r7, #36	@ 0x24
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	58024400 	.word	0x58024400
 8005c9c:	03d09000 	.word	0x03d09000
 8005ca0:	46000000 	.word	0x46000000
 8005ca4:	4c742400 	.word	0x4c742400
 8005ca8:	4a742400 	.word	0x4a742400
 8005cac:	4af42400 	.word	0x4af42400

08005cb0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005cbe:	4b53      	ldr	r3, [pc, #332]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc2:	f003 0303 	and.w	r3, r3, #3
 8005cc6:	2b03      	cmp	r3, #3
 8005cc8:	d101      	bne.n	8005cce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e099      	b.n	8005e02 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005cce:	4b4f      	ldr	r3, [pc, #316]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a4e      	ldr	r2, [pc, #312]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005cd4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cda:	f7fb fca7 	bl	800162c <HAL_GetTick>
 8005cde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005ce0:	e008      	b.n	8005cf4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005ce2:	f7fb fca3 	bl	800162c <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d901      	bls.n	8005cf4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e086      	b.n	8005e02 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005cf4:	4b45      	ldr	r3, [pc, #276]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1f0      	bne.n	8005ce2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005d00:	4b42      	ldr	r3, [pc, #264]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d04:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	031b      	lsls	r3, r3, #12
 8005d0e:	493f      	ldr	r1, [pc, #252]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d10:	4313      	orrs	r3, r2
 8005d12:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	025b      	lsls	r3, r3, #9
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	041b      	lsls	r3, r3, #16
 8005d32:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d36:	431a      	orrs	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	061b      	lsls	r3, r3, #24
 8005d40:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d44:	4931      	ldr	r1, [pc, #196]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d46:	4313      	orrs	r3, r2
 8005d48:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005d4a:	4b30      	ldr	r3, [pc, #192]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d4e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	492d      	ldr	r1, [pc, #180]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005d5c:	4b2b      	ldr	r3, [pc, #172]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d60:	f023 0220 	bic.w	r2, r3, #32
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	699b      	ldr	r3, [r3, #24]
 8005d68:	4928      	ldr	r1, [pc, #160]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005d6e:	4b27      	ldr	r3, [pc, #156]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d72:	4a26      	ldr	r2, [pc, #152]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d74:	f023 0310 	bic.w	r3, r3, #16
 8005d78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005d7a:	4b24      	ldr	r3, [pc, #144]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d7e:	4b24      	ldr	r3, [pc, #144]	@ (8005e10 <RCCEx_PLL2_Config+0x160>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	69d2      	ldr	r2, [r2, #28]
 8005d86:	00d2      	lsls	r2, r2, #3
 8005d88:	4920      	ldr	r1, [pc, #128]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005d8e:	4b1f      	ldr	r3, [pc, #124]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d92:	4a1e      	ldr	r2, [pc, #120]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005d94:	f043 0310 	orr.w	r3, r3, #16
 8005d98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d106      	bne.n	8005dae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005da0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da4:	4a19      	ldr	r2, [pc, #100]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005da6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005daa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dac:	e00f      	b.n	8005dce <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d106      	bne.n	8005dc2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005db4:	4b15      	ldr	r3, [pc, #84]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db8:	4a14      	ldr	r2, [pc, #80]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005dba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005dbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dc0:	e005      	b.n	8005dce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005dc2:	4b12      	ldr	r3, [pc, #72]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc6:	4a11      	ldr	r2, [pc, #68]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005dc8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005dce:	4b0f      	ldr	r3, [pc, #60]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a0e      	ldr	r2, [pc, #56]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005dd4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005dd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dda:	f7fb fc27 	bl	800162c <HAL_GetTick>
 8005dde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005de0:	e008      	b.n	8005df4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005de2:	f7fb fc23 	bl	800162c <HAL_GetTick>
 8005de6:	4602      	mov	r2, r0
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d901      	bls.n	8005df4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e006      	b.n	8005e02 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005df4:	4b05      	ldr	r3, [pc, #20]	@ (8005e0c <RCCEx_PLL2_Config+0x15c>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d0f0      	beq.n	8005de2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	58024400 	.word	0x58024400
 8005e10:	ffff0007 	.word	0xffff0007

08005e14 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e22:	4b53      	ldr	r3, [pc, #332]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e26:	f003 0303 	and.w	r3, r3, #3
 8005e2a:	2b03      	cmp	r3, #3
 8005e2c:	d101      	bne.n	8005e32 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e099      	b.n	8005f66 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005e32:	4b4f      	ldr	r3, [pc, #316]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a4e      	ldr	r2, [pc, #312]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005e38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e3e:	f7fb fbf5 	bl	800162c <HAL_GetTick>
 8005e42:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e44:	e008      	b.n	8005e58 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e46:	f7fb fbf1 	bl	800162c <HAL_GetTick>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d901      	bls.n	8005e58 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e086      	b.n	8005f66 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e58:	4b45      	ldr	r3, [pc, #276]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1f0      	bne.n	8005e46 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005e64:	4b42      	ldr	r3, [pc, #264]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e68:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	051b      	lsls	r3, r3, #20
 8005e72:	493f      	ldr	r1, [pc, #252]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	628b      	str	r3, [r1, #40]	@ 0x28
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	3b01      	subs	r3, #1
 8005e88:	025b      	lsls	r3, r3, #9
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	431a      	orrs	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	3b01      	subs	r3, #1
 8005e94:	041b      	lsls	r3, r3, #16
 8005e96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	061b      	lsls	r3, r3, #24
 8005ea4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005ea8:	4931      	ldr	r1, [pc, #196]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005eae:	4b30      	ldr	r3, [pc, #192]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	492d      	ldr	r1, [pc, #180]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	699b      	ldr	r3, [r3, #24]
 8005ecc:	4928      	ldr	r1, [pc, #160]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005ed2:	4b27      	ldr	r3, [pc, #156]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed6:	4a26      	ldr	r2, [pc, #152]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005ed8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005edc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005ede:	4b24      	ldr	r3, [pc, #144]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005ee0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ee2:	4b24      	ldr	r3, [pc, #144]	@ (8005f74 <RCCEx_PLL3_Config+0x160>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	69d2      	ldr	r2, [r2, #28]
 8005eea:	00d2      	lsls	r2, r2, #3
 8005eec:	4920      	ldr	r1, [pc, #128]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005ef2:	4b1f      	ldr	r3, [pc, #124]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef6:	4a1e      	ldr	r2, [pc, #120]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005efc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d106      	bne.n	8005f12 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005f04:	4b1a      	ldr	r3, [pc, #104]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f08:	4a19      	ldr	r2, [pc, #100]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f0a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005f0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f10:	e00f      	b.n	8005f32 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d106      	bne.n	8005f26 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005f18:	4b15      	ldr	r3, [pc, #84]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f1c:	4a14      	ldr	r2, [pc, #80]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f1e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005f22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005f24:	e005      	b.n	8005f32 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005f26:	4b12      	ldr	r3, [pc, #72]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2a:	4a11      	ldr	r2, [pc, #68]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f2c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005f32:	4b0f      	ldr	r3, [pc, #60]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a0e      	ldr	r2, [pc, #56]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f3e:	f7fb fb75 	bl	800162c <HAL_GetTick>
 8005f42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f44:	e008      	b.n	8005f58 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005f46:	f7fb fb71 	bl	800162c <HAL_GetTick>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d901      	bls.n	8005f58 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e006      	b.n	8005f66 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f58:	4b05      	ldr	r3, [pc, #20]	@ (8005f70 <RCCEx_PLL3_Config+0x15c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d0f0      	beq.n	8005f46 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	58024400 	.word	0x58024400
 8005f74:	ffff0007 	.word	0xffff0007

08005f78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d101      	bne.n	8005f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e042      	b.n	8006010 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d106      	bne.n	8005fa2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f7fb f8c1 	bl	8001124 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2224      	movs	r2, #36	@ 0x24
 8005fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f022 0201 	bic.w	r2, r2, #1
 8005fb8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d002      	beq.n	8005fc8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fe1e 	bl	8006c04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f000 f8b3 	bl	8006134 <UART_SetConfig>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d101      	bne.n	8005fd8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e01b      	b.n	8006010 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fe6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689a      	ldr	r2, [r3, #8]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ff6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0201 	orr.w	r2, r2, #1
 8006006:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fe9d 	bl	8006d48 <UART_CheckIdleState>
 800600e:	4603      	mov	r3, r0
}
 8006010:	4618      	mov	r0, r3
 8006012:	3708      	adds	r7, #8
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b08a      	sub	sp, #40	@ 0x28
 800601c:	af02      	add	r7, sp, #8
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	603b      	str	r3, [r7, #0]
 8006024:	4613      	mov	r3, r2
 8006026:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800602e:	2b20      	cmp	r3, #32
 8006030:	d17b      	bne.n	800612a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d002      	beq.n	800603e <HAL_UART_Transmit+0x26>
 8006038:	88fb      	ldrh	r3, [r7, #6]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d101      	bne.n	8006042 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e074      	b.n	800612c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2200      	movs	r2, #0
 8006046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2221      	movs	r2, #33	@ 0x21
 800604e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006052:	f7fb faeb 	bl	800162c <HAL_GetTick>
 8006056:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	88fa      	ldrh	r2, [r7, #6]
 800605c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	88fa      	ldrh	r2, [r7, #6]
 8006064:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006070:	d108      	bne.n	8006084 <HAL_UART_Transmit+0x6c>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d104      	bne.n	8006084 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800607a:	2300      	movs	r3, #0
 800607c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	61bb      	str	r3, [r7, #24]
 8006082:	e003      	b.n	800608c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006088:	2300      	movs	r3, #0
 800608a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800608c:	e030      	b.n	80060f0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2200      	movs	r2, #0
 8006096:	2180      	movs	r1, #128	@ 0x80
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 feff 	bl	8006e9c <UART_WaitOnFlagUntilTimeout>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d005      	beq.n	80060b0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2220      	movs	r2, #32
 80060a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e03d      	b.n	800612c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10b      	bne.n	80060ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	881b      	ldrh	r3, [r3, #0]
 80060ba:	461a      	mov	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	3302      	adds	r3, #2
 80060ca:	61bb      	str	r3, [r7, #24]
 80060cc:	e007      	b.n	80060de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	781a      	ldrb	r2, [r3, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	3301      	adds	r3, #1
 80060dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1c8      	bne.n	800608e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	2200      	movs	r2, #0
 8006104:	2140      	movs	r1, #64	@ 0x40
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f000 fec8 	bl	8006e9c <UART_WaitOnFlagUntilTimeout>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d005      	beq.n	800611e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2220      	movs	r2, #32
 8006116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e006      	b.n	800612c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2220      	movs	r2, #32
 8006122:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006126:	2300      	movs	r3, #0
 8006128:	e000      	b.n	800612c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800612a:	2302      	movs	r3, #2
  }
}
 800612c:	4618      	mov	r0, r3
 800612e:	3720      	adds	r7, #32
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006134:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006138:	b092      	sub	sp, #72	@ 0x48
 800613a:	af00      	add	r7, sp, #0
 800613c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	431a      	orrs	r2, r3
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	695b      	ldr	r3, [r3, #20]
 8006152:	431a      	orrs	r2, r3
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	4313      	orrs	r3, r2
 800615a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	4bbe      	ldr	r3, [pc, #760]	@ (800645c <UART_SetConfig+0x328>)
 8006164:	4013      	ands	r3, r2
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	6812      	ldr	r2, [r2, #0]
 800616a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800616c:	430b      	orrs	r3, r1
 800616e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	68da      	ldr	r2, [r3, #12]
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	430a      	orrs	r2, r1
 8006184:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4ab3      	ldr	r2, [pc, #716]	@ (8006460 <UART_SetConfig+0x32c>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d004      	beq.n	80061a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800619c:	4313      	orrs	r3, r2
 800619e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689a      	ldr	r2, [r3, #8]
 80061a6:	4baf      	ldr	r3, [pc, #700]	@ (8006464 <UART_SetConfig+0x330>)
 80061a8:	4013      	ands	r3, r2
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	6812      	ldr	r2, [r2, #0]
 80061ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80061b0:	430b      	orrs	r3, r1
 80061b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ba:	f023 010f 	bic.w	r1, r3, #15
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	430a      	orrs	r2, r1
 80061c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4aa6      	ldr	r2, [pc, #664]	@ (8006468 <UART_SetConfig+0x334>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d177      	bne.n	80062c4 <UART_SetConfig+0x190>
 80061d4:	4ba5      	ldr	r3, [pc, #660]	@ (800646c <UART_SetConfig+0x338>)
 80061d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061dc:	2b28      	cmp	r3, #40	@ 0x28
 80061de:	d86d      	bhi.n	80062bc <UART_SetConfig+0x188>
 80061e0:	a201      	add	r2, pc, #4	@ (adr r2, 80061e8 <UART_SetConfig+0xb4>)
 80061e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e6:	bf00      	nop
 80061e8:	0800628d 	.word	0x0800628d
 80061ec:	080062bd 	.word	0x080062bd
 80061f0:	080062bd 	.word	0x080062bd
 80061f4:	080062bd 	.word	0x080062bd
 80061f8:	080062bd 	.word	0x080062bd
 80061fc:	080062bd 	.word	0x080062bd
 8006200:	080062bd 	.word	0x080062bd
 8006204:	080062bd 	.word	0x080062bd
 8006208:	08006295 	.word	0x08006295
 800620c:	080062bd 	.word	0x080062bd
 8006210:	080062bd 	.word	0x080062bd
 8006214:	080062bd 	.word	0x080062bd
 8006218:	080062bd 	.word	0x080062bd
 800621c:	080062bd 	.word	0x080062bd
 8006220:	080062bd 	.word	0x080062bd
 8006224:	080062bd 	.word	0x080062bd
 8006228:	0800629d 	.word	0x0800629d
 800622c:	080062bd 	.word	0x080062bd
 8006230:	080062bd 	.word	0x080062bd
 8006234:	080062bd 	.word	0x080062bd
 8006238:	080062bd 	.word	0x080062bd
 800623c:	080062bd 	.word	0x080062bd
 8006240:	080062bd 	.word	0x080062bd
 8006244:	080062bd 	.word	0x080062bd
 8006248:	080062a5 	.word	0x080062a5
 800624c:	080062bd 	.word	0x080062bd
 8006250:	080062bd 	.word	0x080062bd
 8006254:	080062bd 	.word	0x080062bd
 8006258:	080062bd 	.word	0x080062bd
 800625c:	080062bd 	.word	0x080062bd
 8006260:	080062bd 	.word	0x080062bd
 8006264:	080062bd 	.word	0x080062bd
 8006268:	080062ad 	.word	0x080062ad
 800626c:	080062bd 	.word	0x080062bd
 8006270:	080062bd 	.word	0x080062bd
 8006274:	080062bd 	.word	0x080062bd
 8006278:	080062bd 	.word	0x080062bd
 800627c:	080062bd 	.word	0x080062bd
 8006280:	080062bd 	.word	0x080062bd
 8006284:	080062bd 	.word	0x080062bd
 8006288:	080062b5 	.word	0x080062b5
 800628c:	2301      	movs	r3, #1
 800628e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006292:	e222      	b.n	80066da <UART_SetConfig+0x5a6>
 8006294:	2304      	movs	r3, #4
 8006296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800629a:	e21e      	b.n	80066da <UART_SetConfig+0x5a6>
 800629c:	2308      	movs	r3, #8
 800629e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062a2:	e21a      	b.n	80066da <UART_SetConfig+0x5a6>
 80062a4:	2310      	movs	r3, #16
 80062a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062aa:	e216      	b.n	80066da <UART_SetConfig+0x5a6>
 80062ac:	2320      	movs	r3, #32
 80062ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062b2:	e212      	b.n	80066da <UART_SetConfig+0x5a6>
 80062b4:	2340      	movs	r3, #64	@ 0x40
 80062b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ba:	e20e      	b.n	80066da <UART_SetConfig+0x5a6>
 80062bc:	2380      	movs	r3, #128	@ 0x80
 80062be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062c2:	e20a      	b.n	80066da <UART_SetConfig+0x5a6>
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a69      	ldr	r2, [pc, #420]	@ (8006470 <UART_SetConfig+0x33c>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d130      	bne.n	8006330 <UART_SetConfig+0x1fc>
 80062ce:	4b67      	ldr	r3, [pc, #412]	@ (800646c <UART_SetConfig+0x338>)
 80062d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d2:	f003 0307 	and.w	r3, r3, #7
 80062d6:	2b05      	cmp	r3, #5
 80062d8:	d826      	bhi.n	8006328 <UART_SetConfig+0x1f4>
 80062da:	a201      	add	r2, pc, #4	@ (adr r2, 80062e0 <UART_SetConfig+0x1ac>)
 80062dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e0:	080062f9 	.word	0x080062f9
 80062e4:	08006301 	.word	0x08006301
 80062e8:	08006309 	.word	0x08006309
 80062ec:	08006311 	.word	0x08006311
 80062f0:	08006319 	.word	0x08006319
 80062f4:	08006321 	.word	0x08006321
 80062f8:	2300      	movs	r3, #0
 80062fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062fe:	e1ec      	b.n	80066da <UART_SetConfig+0x5a6>
 8006300:	2304      	movs	r3, #4
 8006302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006306:	e1e8      	b.n	80066da <UART_SetConfig+0x5a6>
 8006308:	2308      	movs	r3, #8
 800630a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800630e:	e1e4      	b.n	80066da <UART_SetConfig+0x5a6>
 8006310:	2310      	movs	r3, #16
 8006312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006316:	e1e0      	b.n	80066da <UART_SetConfig+0x5a6>
 8006318:	2320      	movs	r3, #32
 800631a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800631e:	e1dc      	b.n	80066da <UART_SetConfig+0x5a6>
 8006320:	2340      	movs	r3, #64	@ 0x40
 8006322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006326:	e1d8      	b.n	80066da <UART_SetConfig+0x5a6>
 8006328:	2380      	movs	r3, #128	@ 0x80
 800632a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800632e:	e1d4      	b.n	80066da <UART_SetConfig+0x5a6>
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a4f      	ldr	r2, [pc, #316]	@ (8006474 <UART_SetConfig+0x340>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d130      	bne.n	800639c <UART_SetConfig+0x268>
 800633a:	4b4c      	ldr	r3, [pc, #304]	@ (800646c <UART_SetConfig+0x338>)
 800633c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800633e:	f003 0307 	and.w	r3, r3, #7
 8006342:	2b05      	cmp	r3, #5
 8006344:	d826      	bhi.n	8006394 <UART_SetConfig+0x260>
 8006346:	a201      	add	r2, pc, #4	@ (adr r2, 800634c <UART_SetConfig+0x218>)
 8006348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800634c:	08006365 	.word	0x08006365
 8006350:	0800636d 	.word	0x0800636d
 8006354:	08006375 	.word	0x08006375
 8006358:	0800637d 	.word	0x0800637d
 800635c:	08006385 	.word	0x08006385
 8006360:	0800638d 	.word	0x0800638d
 8006364:	2300      	movs	r3, #0
 8006366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800636a:	e1b6      	b.n	80066da <UART_SetConfig+0x5a6>
 800636c:	2304      	movs	r3, #4
 800636e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006372:	e1b2      	b.n	80066da <UART_SetConfig+0x5a6>
 8006374:	2308      	movs	r3, #8
 8006376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800637a:	e1ae      	b.n	80066da <UART_SetConfig+0x5a6>
 800637c:	2310      	movs	r3, #16
 800637e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006382:	e1aa      	b.n	80066da <UART_SetConfig+0x5a6>
 8006384:	2320      	movs	r3, #32
 8006386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800638a:	e1a6      	b.n	80066da <UART_SetConfig+0x5a6>
 800638c:	2340      	movs	r3, #64	@ 0x40
 800638e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006392:	e1a2      	b.n	80066da <UART_SetConfig+0x5a6>
 8006394:	2380      	movs	r3, #128	@ 0x80
 8006396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800639a:	e19e      	b.n	80066da <UART_SetConfig+0x5a6>
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a35      	ldr	r2, [pc, #212]	@ (8006478 <UART_SetConfig+0x344>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d130      	bne.n	8006408 <UART_SetConfig+0x2d4>
 80063a6:	4b31      	ldr	r3, [pc, #196]	@ (800646c <UART_SetConfig+0x338>)
 80063a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063aa:	f003 0307 	and.w	r3, r3, #7
 80063ae:	2b05      	cmp	r3, #5
 80063b0:	d826      	bhi.n	8006400 <UART_SetConfig+0x2cc>
 80063b2:	a201      	add	r2, pc, #4	@ (adr r2, 80063b8 <UART_SetConfig+0x284>)
 80063b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063b8:	080063d1 	.word	0x080063d1
 80063bc:	080063d9 	.word	0x080063d9
 80063c0:	080063e1 	.word	0x080063e1
 80063c4:	080063e9 	.word	0x080063e9
 80063c8:	080063f1 	.word	0x080063f1
 80063cc:	080063f9 	.word	0x080063f9
 80063d0:	2300      	movs	r3, #0
 80063d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063d6:	e180      	b.n	80066da <UART_SetConfig+0x5a6>
 80063d8:	2304      	movs	r3, #4
 80063da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063de:	e17c      	b.n	80066da <UART_SetConfig+0x5a6>
 80063e0:	2308      	movs	r3, #8
 80063e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063e6:	e178      	b.n	80066da <UART_SetConfig+0x5a6>
 80063e8:	2310      	movs	r3, #16
 80063ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063ee:	e174      	b.n	80066da <UART_SetConfig+0x5a6>
 80063f0:	2320      	movs	r3, #32
 80063f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063f6:	e170      	b.n	80066da <UART_SetConfig+0x5a6>
 80063f8:	2340      	movs	r3, #64	@ 0x40
 80063fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80063fe:	e16c      	b.n	80066da <UART_SetConfig+0x5a6>
 8006400:	2380      	movs	r3, #128	@ 0x80
 8006402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006406:	e168      	b.n	80066da <UART_SetConfig+0x5a6>
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a1b      	ldr	r2, [pc, #108]	@ (800647c <UART_SetConfig+0x348>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d142      	bne.n	8006498 <UART_SetConfig+0x364>
 8006412:	4b16      	ldr	r3, [pc, #88]	@ (800646c <UART_SetConfig+0x338>)
 8006414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006416:	f003 0307 	and.w	r3, r3, #7
 800641a:	2b05      	cmp	r3, #5
 800641c:	d838      	bhi.n	8006490 <UART_SetConfig+0x35c>
 800641e:	a201      	add	r2, pc, #4	@ (adr r2, 8006424 <UART_SetConfig+0x2f0>)
 8006420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006424:	0800643d 	.word	0x0800643d
 8006428:	08006445 	.word	0x08006445
 800642c:	0800644d 	.word	0x0800644d
 8006430:	08006455 	.word	0x08006455
 8006434:	08006481 	.word	0x08006481
 8006438:	08006489 	.word	0x08006489
 800643c:	2300      	movs	r3, #0
 800643e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006442:	e14a      	b.n	80066da <UART_SetConfig+0x5a6>
 8006444:	2304      	movs	r3, #4
 8006446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800644a:	e146      	b.n	80066da <UART_SetConfig+0x5a6>
 800644c:	2308      	movs	r3, #8
 800644e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006452:	e142      	b.n	80066da <UART_SetConfig+0x5a6>
 8006454:	2310      	movs	r3, #16
 8006456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800645a:	e13e      	b.n	80066da <UART_SetConfig+0x5a6>
 800645c:	cfff69f3 	.word	0xcfff69f3
 8006460:	58000c00 	.word	0x58000c00
 8006464:	11fff4ff 	.word	0x11fff4ff
 8006468:	40011000 	.word	0x40011000
 800646c:	58024400 	.word	0x58024400
 8006470:	40004400 	.word	0x40004400
 8006474:	40004800 	.word	0x40004800
 8006478:	40004c00 	.word	0x40004c00
 800647c:	40005000 	.word	0x40005000
 8006480:	2320      	movs	r3, #32
 8006482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006486:	e128      	b.n	80066da <UART_SetConfig+0x5a6>
 8006488:	2340      	movs	r3, #64	@ 0x40
 800648a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800648e:	e124      	b.n	80066da <UART_SetConfig+0x5a6>
 8006490:	2380      	movs	r3, #128	@ 0x80
 8006492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006496:	e120      	b.n	80066da <UART_SetConfig+0x5a6>
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4acb      	ldr	r2, [pc, #812]	@ (80067cc <UART_SetConfig+0x698>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d176      	bne.n	8006590 <UART_SetConfig+0x45c>
 80064a2:	4bcb      	ldr	r3, [pc, #812]	@ (80067d0 <UART_SetConfig+0x69c>)
 80064a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064aa:	2b28      	cmp	r3, #40	@ 0x28
 80064ac:	d86c      	bhi.n	8006588 <UART_SetConfig+0x454>
 80064ae:	a201      	add	r2, pc, #4	@ (adr r2, 80064b4 <UART_SetConfig+0x380>)
 80064b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b4:	08006559 	.word	0x08006559
 80064b8:	08006589 	.word	0x08006589
 80064bc:	08006589 	.word	0x08006589
 80064c0:	08006589 	.word	0x08006589
 80064c4:	08006589 	.word	0x08006589
 80064c8:	08006589 	.word	0x08006589
 80064cc:	08006589 	.word	0x08006589
 80064d0:	08006589 	.word	0x08006589
 80064d4:	08006561 	.word	0x08006561
 80064d8:	08006589 	.word	0x08006589
 80064dc:	08006589 	.word	0x08006589
 80064e0:	08006589 	.word	0x08006589
 80064e4:	08006589 	.word	0x08006589
 80064e8:	08006589 	.word	0x08006589
 80064ec:	08006589 	.word	0x08006589
 80064f0:	08006589 	.word	0x08006589
 80064f4:	08006569 	.word	0x08006569
 80064f8:	08006589 	.word	0x08006589
 80064fc:	08006589 	.word	0x08006589
 8006500:	08006589 	.word	0x08006589
 8006504:	08006589 	.word	0x08006589
 8006508:	08006589 	.word	0x08006589
 800650c:	08006589 	.word	0x08006589
 8006510:	08006589 	.word	0x08006589
 8006514:	08006571 	.word	0x08006571
 8006518:	08006589 	.word	0x08006589
 800651c:	08006589 	.word	0x08006589
 8006520:	08006589 	.word	0x08006589
 8006524:	08006589 	.word	0x08006589
 8006528:	08006589 	.word	0x08006589
 800652c:	08006589 	.word	0x08006589
 8006530:	08006589 	.word	0x08006589
 8006534:	08006579 	.word	0x08006579
 8006538:	08006589 	.word	0x08006589
 800653c:	08006589 	.word	0x08006589
 8006540:	08006589 	.word	0x08006589
 8006544:	08006589 	.word	0x08006589
 8006548:	08006589 	.word	0x08006589
 800654c:	08006589 	.word	0x08006589
 8006550:	08006589 	.word	0x08006589
 8006554:	08006581 	.word	0x08006581
 8006558:	2301      	movs	r3, #1
 800655a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800655e:	e0bc      	b.n	80066da <UART_SetConfig+0x5a6>
 8006560:	2304      	movs	r3, #4
 8006562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006566:	e0b8      	b.n	80066da <UART_SetConfig+0x5a6>
 8006568:	2308      	movs	r3, #8
 800656a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800656e:	e0b4      	b.n	80066da <UART_SetConfig+0x5a6>
 8006570:	2310      	movs	r3, #16
 8006572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006576:	e0b0      	b.n	80066da <UART_SetConfig+0x5a6>
 8006578:	2320      	movs	r3, #32
 800657a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800657e:	e0ac      	b.n	80066da <UART_SetConfig+0x5a6>
 8006580:	2340      	movs	r3, #64	@ 0x40
 8006582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006586:	e0a8      	b.n	80066da <UART_SetConfig+0x5a6>
 8006588:	2380      	movs	r3, #128	@ 0x80
 800658a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800658e:	e0a4      	b.n	80066da <UART_SetConfig+0x5a6>
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a8f      	ldr	r2, [pc, #572]	@ (80067d4 <UART_SetConfig+0x6a0>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d130      	bne.n	80065fc <UART_SetConfig+0x4c8>
 800659a:	4b8d      	ldr	r3, [pc, #564]	@ (80067d0 <UART_SetConfig+0x69c>)
 800659c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800659e:	f003 0307 	and.w	r3, r3, #7
 80065a2:	2b05      	cmp	r3, #5
 80065a4:	d826      	bhi.n	80065f4 <UART_SetConfig+0x4c0>
 80065a6:	a201      	add	r2, pc, #4	@ (adr r2, 80065ac <UART_SetConfig+0x478>)
 80065a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ac:	080065c5 	.word	0x080065c5
 80065b0:	080065cd 	.word	0x080065cd
 80065b4:	080065d5 	.word	0x080065d5
 80065b8:	080065dd 	.word	0x080065dd
 80065bc:	080065e5 	.word	0x080065e5
 80065c0:	080065ed 	.word	0x080065ed
 80065c4:	2300      	movs	r3, #0
 80065c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ca:	e086      	b.n	80066da <UART_SetConfig+0x5a6>
 80065cc:	2304      	movs	r3, #4
 80065ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065d2:	e082      	b.n	80066da <UART_SetConfig+0x5a6>
 80065d4:	2308      	movs	r3, #8
 80065d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065da:	e07e      	b.n	80066da <UART_SetConfig+0x5a6>
 80065dc:	2310      	movs	r3, #16
 80065de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065e2:	e07a      	b.n	80066da <UART_SetConfig+0x5a6>
 80065e4:	2320      	movs	r3, #32
 80065e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ea:	e076      	b.n	80066da <UART_SetConfig+0x5a6>
 80065ec:	2340      	movs	r3, #64	@ 0x40
 80065ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065f2:	e072      	b.n	80066da <UART_SetConfig+0x5a6>
 80065f4:	2380      	movs	r3, #128	@ 0x80
 80065f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065fa:	e06e      	b.n	80066da <UART_SetConfig+0x5a6>
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a75      	ldr	r2, [pc, #468]	@ (80067d8 <UART_SetConfig+0x6a4>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d130      	bne.n	8006668 <UART_SetConfig+0x534>
 8006606:	4b72      	ldr	r3, [pc, #456]	@ (80067d0 <UART_SetConfig+0x69c>)
 8006608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800660a:	f003 0307 	and.w	r3, r3, #7
 800660e:	2b05      	cmp	r3, #5
 8006610:	d826      	bhi.n	8006660 <UART_SetConfig+0x52c>
 8006612:	a201      	add	r2, pc, #4	@ (adr r2, 8006618 <UART_SetConfig+0x4e4>)
 8006614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006618:	08006631 	.word	0x08006631
 800661c:	08006639 	.word	0x08006639
 8006620:	08006641 	.word	0x08006641
 8006624:	08006649 	.word	0x08006649
 8006628:	08006651 	.word	0x08006651
 800662c:	08006659 	.word	0x08006659
 8006630:	2300      	movs	r3, #0
 8006632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006636:	e050      	b.n	80066da <UART_SetConfig+0x5a6>
 8006638:	2304      	movs	r3, #4
 800663a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800663e:	e04c      	b.n	80066da <UART_SetConfig+0x5a6>
 8006640:	2308      	movs	r3, #8
 8006642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006646:	e048      	b.n	80066da <UART_SetConfig+0x5a6>
 8006648:	2310      	movs	r3, #16
 800664a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800664e:	e044      	b.n	80066da <UART_SetConfig+0x5a6>
 8006650:	2320      	movs	r3, #32
 8006652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006656:	e040      	b.n	80066da <UART_SetConfig+0x5a6>
 8006658:	2340      	movs	r3, #64	@ 0x40
 800665a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800665e:	e03c      	b.n	80066da <UART_SetConfig+0x5a6>
 8006660:	2380      	movs	r3, #128	@ 0x80
 8006662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006666:	e038      	b.n	80066da <UART_SetConfig+0x5a6>
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a5b      	ldr	r2, [pc, #364]	@ (80067dc <UART_SetConfig+0x6a8>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d130      	bne.n	80066d4 <UART_SetConfig+0x5a0>
 8006672:	4b57      	ldr	r3, [pc, #348]	@ (80067d0 <UART_SetConfig+0x69c>)
 8006674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006676:	f003 0307 	and.w	r3, r3, #7
 800667a:	2b05      	cmp	r3, #5
 800667c:	d826      	bhi.n	80066cc <UART_SetConfig+0x598>
 800667e:	a201      	add	r2, pc, #4	@ (adr r2, 8006684 <UART_SetConfig+0x550>)
 8006680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006684:	0800669d 	.word	0x0800669d
 8006688:	080066a5 	.word	0x080066a5
 800668c:	080066ad 	.word	0x080066ad
 8006690:	080066b5 	.word	0x080066b5
 8006694:	080066bd 	.word	0x080066bd
 8006698:	080066c5 	.word	0x080066c5
 800669c:	2302      	movs	r3, #2
 800669e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066a2:	e01a      	b.n	80066da <UART_SetConfig+0x5a6>
 80066a4:	2304      	movs	r3, #4
 80066a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066aa:	e016      	b.n	80066da <UART_SetConfig+0x5a6>
 80066ac:	2308      	movs	r3, #8
 80066ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066b2:	e012      	b.n	80066da <UART_SetConfig+0x5a6>
 80066b4:	2310      	movs	r3, #16
 80066b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ba:	e00e      	b.n	80066da <UART_SetConfig+0x5a6>
 80066bc:	2320      	movs	r3, #32
 80066be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066c2:	e00a      	b.n	80066da <UART_SetConfig+0x5a6>
 80066c4:	2340      	movs	r3, #64	@ 0x40
 80066c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ca:	e006      	b.n	80066da <UART_SetConfig+0x5a6>
 80066cc:	2380      	movs	r3, #128	@ 0x80
 80066ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066d2:	e002      	b.n	80066da <UART_SetConfig+0x5a6>
 80066d4:	2380      	movs	r3, #128	@ 0x80
 80066d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a3f      	ldr	r2, [pc, #252]	@ (80067dc <UART_SetConfig+0x6a8>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	f040 80f8 	bne.w	80068d6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066e6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	dc46      	bgt.n	800677c <UART_SetConfig+0x648>
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	f2c0 8082 	blt.w	80067f8 <UART_SetConfig+0x6c4>
 80066f4:	3b02      	subs	r3, #2
 80066f6:	2b1e      	cmp	r3, #30
 80066f8:	d87e      	bhi.n	80067f8 <UART_SetConfig+0x6c4>
 80066fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006700 <UART_SetConfig+0x5cc>)
 80066fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006700:	08006783 	.word	0x08006783
 8006704:	080067f9 	.word	0x080067f9
 8006708:	0800678b 	.word	0x0800678b
 800670c:	080067f9 	.word	0x080067f9
 8006710:	080067f9 	.word	0x080067f9
 8006714:	080067f9 	.word	0x080067f9
 8006718:	0800679b 	.word	0x0800679b
 800671c:	080067f9 	.word	0x080067f9
 8006720:	080067f9 	.word	0x080067f9
 8006724:	080067f9 	.word	0x080067f9
 8006728:	080067f9 	.word	0x080067f9
 800672c:	080067f9 	.word	0x080067f9
 8006730:	080067f9 	.word	0x080067f9
 8006734:	080067f9 	.word	0x080067f9
 8006738:	080067ab 	.word	0x080067ab
 800673c:	080067f9 	.word	0x080067f9
 8006740:	080067f9 	.word	0x080067f9
 8006744:	080067f9 	.word	0x080067f9
 8006748:	080067f9 	.word	0x080067f9
 800674c:	080067f9 	.word	0x080067f9
 8006750:	080067f9 	.word	0x080067f9
 8006754:	080067f9 	.word	0x080067f9
 8006758:	080067f9 	.word	0x080067f9
 800675c:	080067f9 	.word	0x080067f9
 8006760:	080067f9 	.word	0x080067f9
 8006764:	080067f9 	.word	0x080067f9
 8006768:	080067f9 	.word	0x080067f9
 800676c:	080067f9 	.word	0x080067f9
 8006770:	080067f9 	.word	0x080067f9
 8006774:	080067f9 	.word	0x080067f9
 8006778:	080067eb 	.word	0x080067eb
 800677c:	2b40      	cmp	r3, #64	@ 0x40
 800677e:	d037      	beq.n	80067f0 <UART_SetConfig+0x6bc>
 8006780:	e03a      	b.n	80067f8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006782:	f7fe ffd7 	bl	8005734 <HAL_RCCEx_GetD3PCLK1Freq>
 8006786:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006788:	e03c      	b.n	8006804 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800678a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800678e:	4618      	mov	r0, r3
 8006790:	f7fe ffe6 	bl	8005760 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006798:	e034      	b.n	8006804 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800679a:	f107 0318 	add.w	r3, r7, #24
 800679e:	4618      	mov	r0, r3
 80067a0:	f7ff f932 	bl	8005a08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067a8:	e02c      	b.n	8006804 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067aa:	4b09      	ldr	r3, [pc, #36]	@ (80067d0 <UART_SetConfig+0x69c>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0320 	and.w	r3, r3, #32
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d016      	beq.n	80067e4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80067b6:	4b06      	ldr	r3, [pc, #24]	@ (80067d0 <UART_SetConfig+0x69c>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	08db      	lsrs	r3, r3, #3
 80067bc:	f003 0303 	and.w	r3, r3, #3
 80067c0:	4a07      	ldr	r2, [pc, #28]	@ (80067e0 <UART_SetConfig+0x6ac>)
 80067c2:	fa22 f303 	lsr.w	r3, r2, r3
 80067c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80067c8:	e01c      	b.n	8006804 <UART_SetConfig+0x6d0>
 80067ca:	bf00      	nop
 80067cc:	40011400 	.word	0x40011400
 80067d0:	58024400 	.word	0x58024400
 80067d4:	40007800 	.word	0x40007800
 80067d8:	40007c00 	.word	0x40007c00
 80067dc:	58000c00 	.word	0x58000c00
 80067e0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80067e4:	4b9d      	ldr	r3, [pc, #628]	@ (8006a5c <UART_SetConfig+0x928>)
 80067e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067e8:	e00c      	b.n	8006804 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80067ea:	4b9d      	ldr	r3, [pc, #628]	@ (8006a60 <UART_SetConfig+0x92c>)
 80067ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067ee:	e009      	b.n	8006804 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067f6:	e005      	b.n	8006804 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80067f8:	2300      	movs	r3, #0
 80067fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006802:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006804:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 81de 	beq.w	8006bc8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006810:	4a94      	ldr	r2, [pc, #592]	@ (8006a64 <UART_SetConfig+0x930>)
 8006812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006816:	461a      	mov	r2, r3
 8006818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800681a:	fbb3 f3f2 	udiv	r3, r3, r2
 800681e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	685a      	ldr	r2, [r3, #4]
 8006824:	4613      	mov	r3, r2
 8006826:	005b      	lsls	r3, r3, #1
 8006828:	4413      	add	r3, r2
 800682a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800682c:	429a      	cmp	r2, r3
 800682e:	d305      	bcc.n	800683c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006838:	429a      	cmp	r2, r3
 800683a:	d903      	bls.n	8006844 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006842:	e1c1      	b.n	8006bc8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006846:	2200      	movs	r2, #0
 8006848:	60bb      	str	r3, [r7, #8]
 800684a:	60fa      	str	r2, [r7, #12]
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006850:	4a84      	ldr	r2, [pc, #528]	@ (8006a64 <UART_SetConfig+0x930>)
 8006852:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006856:	b29b      	uxth	r3, r3
 8006858:	2200      	movs	r2, #0
 800685a:	603b      	str	r3, [r7, #0]
 800685c:	607a      	str	r2, [r7, #4]
 800685e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006862:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006866:	f7f9 fda3 	bl	80003b0 <__aeabi_uldivmod>
 800686a:	4602      	mov	r2, r0
 800686c:	460b      	mov	r3, r1
 800686e:	4610      	mov	r0, r2
 8006870:	4619      	mov	r1, r3
 8006872:	f04f 0200 	mov.w	r2, #0
 8006876:	f04f 0300 	mov.w	r3, #0
 800687a:	020b      	lsls	r3, r1, #8
 800687c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006880:	0202      	lsls	r2, r0, #8
 8006882:	6979      	ldr	r1, [r7, #20]
 8006884:	6849      	ldr	r1, [r1, #4]
 8006886:	0849      	lsrs	r1, r1, #1
 8006888:	2000      	movs	r0, #0
 800688a:	460c      	mov	r4, r1
 800688c:	4605      	mov	r5, r0
 800688e:	eb12 0804 	adds.w	r8, r2, r4
 8006892:	eb43 0905 	adc.w	r9, r3, r5
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	469a      	mov	sl, r3
 800689e:	4693      	mov	fp, r2
 80068a0:	4652      	mov	r2, sl
 80068a2:	465b      	mov	r3, fp
 80068a4:	4640      	mov	r0, r8
 80068a6:	4649      	mov	r1, r9
 80068a8:	f7f9 fd82 	bl	80003b0 <__aeabi_uldivmod>
 80068ac:	4602      	mov	r2, r0
 80068ae:	460b      	mov	r3, r1
 80068b0:	4613      	mov	r3, r2
 80068b2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068ba:	d308      	bcc.n	80068ce <UART_SetConfig+0x79a>
 80068bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068c2:	d204      	bcs.n	80068ce <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80068ca:	60da      	str	r2, [r3, #12]
 80068cc:	e17c      	b.n	8006bc8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80068d4:	e178      	b.n	8006bc8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068de:	f040 80c5 	bne.w	8006a6c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80068e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80068e6:	2b20      	cmp	r3, #32
 80068e8:	dc48      	bgt.n	800697c <UART_SetConfig+0x848>
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	db7b      	blt.n	80069e6 <UART_SetConfig+0x8b2>
 80068ee:	2b20      	cmp	r3, #32
 80068f0:	d879      	bhi.n	80069e6 <UART_SetConfig+0x8b2>
 80068f2:	a201      	add	r2, pc, #4	@ (adr r2, 80068f8 <UART_SetConfig+0x7c4>)
 80068f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f8:	08006983 	.word	0x08006983
 80068fc:	0800698b 	.word	0x0800698b
 8006900:	080069e7 	.word	0x080069e7
 8006904:	080069e7 	.word	0x080069e7
 8006908:	08006993 	.word	0x08006993
 800690c:	080069e7 	.word	0x080069e7
 8006910:	080069e7 	.word	0x080069e7
 8006914:	080069e7 	.word	0x080069e7
 8006918:	080069a3 	.word	0x080069a3
 800691c:	080069e7 	.word	0x080069e7
 8006920:	080069e7 	.word	0x080069e7
 8006924:	080069e7 	.word	0x080069e7
 8006928:	080069e7 	.word	0x080069e7
 800692c:	080069e7 	.word	0x080069e7
 8006930:	080069e7 	.word	0x080069e7
 8006934:	080069e7 	.word	0x080069e7
 8006938:	080069b3 	.word	0x080069b3
 800693c:	080069e7 	.word	0x080069e7
 8006940:	080069e7 	.word	0x080069e7
 8006944:	080069e7 	.word	0x080069e7
 8006948:	080069e7 	.word	0x080069e7
 800694c:	080069e7 	.word	0x080069e7
 8006950:	080069e7 	.word	0x080069e7
 8006954:	080069e7 	.word	0x080069e7
 8006958:	080069e7 	.word	0x080069e7
 800695c:	080069e7 	.word	0x080069e7
 8006960:	080069e7 	.word	0x080069e7
 8006964:	080069e7 	.word	0x080069e7
 8006968:	080069e7 	.word	0x080069e7
 800696c:	080069e7 	.word	0x080069e7
 8006970:	080069e7 	.word	0x080069e7
 8006974:	080069e7 	.word	0x080069e7
 8006978:	080069d9 	.word	0x080069d9
 800697c:	2b40      	cmp	r3, #64	@ 0x40
 800697e:	d02e      	beq.n	80069de <UART_SetConfig+0x8aa>
 8006980:	e031      	b.n	80069e6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006982:	f7fd fca1 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 8006986:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006988:	e033      	b.n	80069f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800698a:	f7fd fcb3 	bl	80042f4 <HAL_RCC_GetPCLK2Freq>
 800698e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006990:	e02f      	b.n	80069f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006992:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006996:	4618      	mov	r0, r3
 8006998:	f7fe fee2 	bl	8005760 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800699c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069a0:	e027      	b.n	80069f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069a2:	f107 0318 	add.w	r3, r7, #24
 80069a6:	4618      	mov	r0, r3
 80069a8:	f7ff f82e 	bl	8005a08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069b0:	e01f      	b.n	80069f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069b2:	4b2d      	ldr	r3, [pc, #180]	@ (8006a68 <UART_SetConfig+0x934>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0320 	and.w	r3, r3, #32
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d009      	beq.n	80069d2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80069be:	4b2a      	ldr	r3, [pc, #168]	@ (8006a68 <UART_SetConfig+0x934>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	08db      	lsrs	r3, r3, #3
 80069c4:	f003 0303 	and.w	r3, r3, #3
 80069c8:	4a24      	ldr	r2, [pc, #144]	@ (8006a5c <UART_SetConfig+0x928>)
 80069ca:	fa22 f303 	lsr.w	r3, r2, r3
 80069ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80069d0:	e00f      	b.n	80069f2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80069d2:	4b22      	ldr	r3, [pc, #136]	@ (8006a5c <UART_SetConfig+0x928>)
 80069d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069d6:	e00c      	b.n	80069f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80069d8:	4b21      	ldr	r3, [pc, #132]	@ (8006a60 <UART_SetConfig+0x92c>)
 80069da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069dc:	e009      	b.n	80069f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069e4:	e005      	b.n	80069f2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80069e6:	2300      	movs	r3, #0
 80069e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80069f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80069f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 80e7 	beq.w	8006bc8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069fe:	4a19      	ldr	r2, [pc, #100]	@ (8006a64 <UART_SetConfig+0x930>)
 8006a00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a04:	461a      	mov	r2, r3
 8006a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a08:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a0c:	005a      	lsls	r2, r3, #1
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	085b      	lsrs	r3, r3, #1
 8006a14:	441a      	add	r2, r3
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a22:	2b0f      	cmp	r3, #15
 8006a24:	d916      	bls.n	8006a54 <UART_SetConfig+0x920>
 8006a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a2c:	d212      	bcs.n	8006a54 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	f023 030f 	bic.w	r3, r3, #15
 8006a36:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a3a:	085b      	lsrs	r3, r3, #1
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	f003 0307 	and.w	r3, r3, #7
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a46:	4313      	orrs	r3, r2
 8006a48:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006a50:	60da      	str	r2, [r3, #12]
 8006a52:	e0b9      	b.n	8006bc8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006a5a:	e0b5      	b.n	8006bc8 <UART_SetConfig+0xa94>
 8006a5c:	03d09000 	.word	0x03d09000
 8006a60:	003d0900 	.word	0x003d0900
 8006a64:	0800828c 	.word	0x0800828c
 8006a68:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a6c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006a70:	2b20      	cmp	r3, #32
 8006a72:	dc49      	bgt.n	8006b08 <UART_SetConfig+0x9d4>
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	db7c      	blt.n	8006b72 <UART_SetConfig+0xa3e>
 8006a78:	2b20      	cmp	r3, #32
 8006a7a:	d87a      	bhi.n	8006b72 <UART_SetConfig+0xa3e>
 8006a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8006a84 <UART_SetConfig+0x950>)
 8006a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a82:	bf00      	nop
 8006a84:	08006b0f 	.word	0x08006b0f
 8006a88:	08006b17 	.word	0x08006b17
 8006a8c:	08006b73 	.word	0x08006b73
 8006a90:	08006b73 	.word	0x08006b73
 8006a94:	08006b1f 	.word	0x08006b1f
 8006a98:	08006b73 	.word	0x08006b73
 8006a9c:	08006b73 	.word	0x08006b73
 8006aa0:	08006b73 	.word	0x08006b73
 8006aa4:	08006b2f 	.word	0x08006b2f
 8006aa8:	08006b73 	.word	0x08006b73
 8006aac:	08006b73 	.word	0x08006b73
 8006ab0:	08006b73 	.word	0x08006b73
 8006ab4:	08006b73 	.word	0x08006b73
 8006ab8:	08006b73 	.word	0x08006b73
 8006abc:	08006b73 	.word	0x08006b73
 8006ac0:	08006b73 	.word	0x08006b73
 8006ac4:	08006b3f 	.word	0x08006b3f
 8006ac8:	08006b73 	.word	0x08006b73
 8006acc:	08006b73 	.word	0x08006b73
 8006ad0:	08006b73 	.word	0x08006b73
 8006ad4:	08006b73 	.word	0x08006b73
 8006ad8:	08006b73 	.word	0x08006b73
 8006adc:	08006b73 	.word	0x08006b73
 8006ae0:	08006b73 	.word	0x08006b73
 8006ae4:	08006b73 	.word	0x08006b73
 8006ae8:	08006b73 	.word	0x08006b73
 8006aec:	08006b73 	.word	0x08006b73
 8006af0:	08006b73 	.word	0x08006b73
 8006af4:	08006b73 	.word	0x08006b73
 8006af8:	08006b73 	.word	0x08006b73
 8006afc:	08006b73 	.word	0x08006b73
 8006b00:	08006b73 	.word	0x08006b73
 8006b04:	08006b65 	.word	0x08006b65
 8006b08:	2b40      	cmp	r3, #64	@ 0x40
 8006b0a:	d02e      	beq.n	8006b6a <UART_SetConfig+0xa36>
 8006b0c:	e031      	b.n	8006b72 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b0e:	f7fd fbdb 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 8006b12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b14:	e033      	b.n	8006b7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b16:	f7fd fbed 	bl	80042f4 <HAL_RCC_GetPCLK2Freq>
 8006b1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b1c:	e02f      	b.n	8006b7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7fe fe1c 	bl	8005760 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b2c:	e027      	b.n	8006b7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b2e:	f107 0318 	add.w	r3, r7, #24
 8006b32:	4618      	mov	r0, r3
 8006b34:	f7fe ff68 	bl	8005a08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b3c:	e01f      	b.n	8006b7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8006bf4 <UART_SetConfig+0xac0>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0320 	and.w	r3, r3, #32
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d009      	beq.n	8006b5e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8006bf4 <UART_SetConfig+0xac0>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	08db      	lsrs	r3, r3, #3
 8006b50:	f003 0303 	and.w	r3, r3, #3
 8006b54:	4a28      	ldr	r2, [pc, #160]	@ (8006bf8 <UART_SetConfig+0xac4>)
 8006b56:	fa22 f303 	lsr.w	r3, r2, r3
 8006b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006b5c:	e00f      	b.n	8006b7e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006b5e:	4b26      	ldr	r3, [pc, #152]	@ (8006bf8 <UART_SetConfig+0xac4>)
 8006b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b62:	e00c      	b.n	8006b7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006b64:	4b25      	ldr	r3, [pc, #148]	@ (8006bfc <UART_SetConfig+0xac8>)
 8006b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b68:	e009      	b.n	8006b7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b70:	e005      	b.n	8006b7e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006b72:	2300      	movs	r3, #0
 8006b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006b7c:	bf00      	nop
    }

    if (pclk != 0U)
 8006b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d021      	beq.n	8006bc8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b88:	4a1d      	ldr	r2, [pc, #116]	@ (8006c00 <UART_SetConfig+0xacc>)
 8006b8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b92:	fbb3 f2f2 	udiv	r2, r3, r2
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	085b      	lsrs	r3, r3, #1
 8006b9c:	441a      	add	r2, r3
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006baa:	2b0f      	cmp	r3, #15
 8006bac:	d909      	bls.n	8006bc2 <UART_SetConfig+0xa8e>
 8006bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bb4:	d205      	bcs.n	8006bc2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb8:	b29a      	uxth	r2, r3
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	60da      	str	r2, [r3, #12]
 8006bc0:	e002      	b.n	8006bc8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	2200      	movs	r2, #0
 8006be2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006be4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3748      	adds	r7, #72	@ 0x48
 8006bec:	46bd      	mov	sp, r7
 8006bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bf2:	bf00      	nop
 8006bf4:	58024400 	.word	0x58024400
 8006bf8:	03d09000 	.word	0x03d09000
 8006bfc:	003d0900 	.word	0x003d0900
 8006c00:	0800828c 	.word	0x0800828c

08006c04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c10:	f003 0308 	and.w	r3, r3, #8
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d00a      	beq.n	8006c2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	430a      	orrs	r2, r1
 8006c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00a      	beq.n	8006c50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	430a      	orrs	r2, r1
 8006c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c54:	f003 0302 	and.w	r3, r3, #2
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00a      	beq.n	8006c72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	430a      	orrs	r2, r1
 8006c70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c76:	f003 0304 	and.w	r3, r3, #4
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00a      	beq.n	8006c94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	430a      	orrs	r2, r1
 8006c92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c98:	f003 0310 	and.w	r3, r3, #16
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d00a      	beq.n	8006cb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	430a      	orrs	r2, r1
 8006cb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cba:	f003 0320 	and.w	r3, r3, #32
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d00a      	beq.n	8006cd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	430a      	orrs	r2, r1
 8006cd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d01a      	beq.n	8006d1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	430a      	orrs	r2, r1
 8006cf8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d02:	d10a      	bne.n	8006d1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	430a      	orrs	r2, r1
 8006d18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00a      	beq.n	8006d3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	605a      	str	r2, [r3, #4]
  }
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b098      	sub	sp, #96	@ 0x60
 8006d4c:	af02      	add	r7, sp, #8
 8006d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d58:	f7fa fc68 	bl	800162c <HAL_GetTick>
 8006d5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0308 	and.w	r3, r3, #8
 8006d68:	2b08      	cmp	r3, #8
 8006d6a:	d12f      	bne.n	8006dcc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d74:	2200      	movs	r2, #0
 8006d76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f000 f88e 	bl	8006e9c <UART_WaitOnFlagUntilTimeout>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d022      	beq.n	8006dcc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8e:	e853 3f00 	ldrex	r3, [r3]
 8006d92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	461a      	mov	r2, r3
 8006da2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006da4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006da6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006daa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dac:	e841 2300 	strex	r3, r2, [r1]
 8006db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d1e6      	bne.n	8006d86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2220      	movs	r2, #32
 8006dbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e063      	b.n	8006e94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f003 0304 	and.w	r3, r3, #4
 8006dd6:	2b04      	cmp	r3, #4
 8006dd8:	d149      	bne.n	8006e6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006dda:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006de2:	2200      	movs	r2, #0
 8006de4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f857 	bl	8006e9c <UART_WaitOnFlagUntilTimeout>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d03c      	beq.n	8006e6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfc:	e853 3f00 	ldrex	r3, [r3]
 8006e00:	623b      	str	r3, [r7, #32]
   return(result);
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	461a      	mov	r2, r3
 8006e10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e12:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e1a:	e841 2300 	strex	r3, r2, [r1]
 8006e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d1e6      	bne.n	8006df4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	3308      	adds	r3, #8
 8006e2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	e853 3f00 	ldrex	r3, [r3]
 8006e34:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f023 0301 	bic.w	r3, r3, #1
 8006e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	3308      	adds	r3, #8
 8006e44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e46:	61fa      	str	r2, [r7, #28]
 8006e48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4a:	69b9      	ldr	r1, [r7, #24]
 8006e4c:	69fa      	ldr	r2, [r7, #28]
 8006e4e:	e841 2300 	strex	r3, r2, [r1]
 8006e52:	617b      	str	r3, [r7, #20]
   return(result);
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1e5      	bne.n	8006e26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e012      	b.n	8006e94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2220      	movs	r2, #32
 8006e72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2220      	movs	r2, #32
 8006e7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e92:	2300      	movs	r3, #0
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3758      	adds	r7, #88	@ 0x58
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b084      	sub	sp, #16
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	603b      	str	r3, [r7, #0]
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eac:	e04f      	b.n	8006f4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006eb4:	d04b      	beq.n	8006f4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eb6:	f7fa fbb9 	bl	800162c <HAL_GetTick>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	69ba      	ldr	r2, [r7, #24]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d302      	bcc.n	8006ecc <UART_WaitOnFlagUntilTimeout+0x30>
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d101      	bne.n	8006ed0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e04e      	b.n	8006f6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0304 	and.w	r3, r3, #4
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d037      	beq.n	8006f4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	2b80      	cmp	r3, #128	@ 0x80
 8006ee2:	d034      	beq.n	8006f4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	2b40      	cmp	r3, #64	@ 0x40
 8006ee8:	d031      	beq.n	8006f4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	69db      	ldr	r3, [r3, #28]
 8006ef0:	f003 0308 	and.w	r3, r3, #8
 8006ef4:	2b08      	cmp	r3, #8
 8006ef6:	d110      	bne.n	8006f1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2208      	movs	r2, #8
 8006efe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f000 f839 	bl	8006f78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2208      	movs	r2, #8
 8006f0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e029      	b.n	8006f6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	69db      	ldr	r3, [r3, #28]
 8006f20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f28:	d111      	bne.n	8006f4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f000 f81f 	bl	8006f78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	e00f      	b.n	8006f6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	69da      	ldr	r2, [r3, #28]
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	4013      	ands	r3, r2
 8006f58:	68ba      	ldr	r2, [r7, #8]
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	bf0c      	ite	eq
 8006f5e:	2301      	moveq	r3, #1
 8006f60:	2300      	movne	r3, #0
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	461a      	mov	r2, r3
 8006f66:	79fb      	ldrb	r3, [r7, #7]
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d0a0      	beq.n	8006eae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3710      	adds	r7, #16
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
	...

08006f78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b095      	sub	sp, #84	@ 0x54
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f88:	e853 3f00 	ldrex	r3, [r3]
 8006f8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fa0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fa4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fa6:	e841 2300 	strex	r3, r2, [r1]
 8006faa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1e6      	bne.n	8006f80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3308      	adds	r3, #8
 8006fb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	6a3b      	ldr	r3, [r7, #32]
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fc2:	69fa      	ldr	r2, [r7, #28]
 8006fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8007040 <UART_EndRxTransfer+0xc8>)
 8006fc6:	4013      	ands	r3, r2
 8006fc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	3308      	adds	r3, #8
 8006fd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fda:	e841 2300 	strex	r3, r2, [r1]
 8006fde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1e5      	bne.n	8006fb2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d118      	bne.n	8007020 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	e853 3f00 	ldrex	r3, [r3]
 8006ffa:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	f023 0310 	bic.w	r3, r3, #16
 8007002:	647b      	str	r3, [r7, #68]	@ 0x44
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	461a      	mov	r2, r3
 800700a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800700c:	61bb      	str	r3, [r7, #24]
 800700e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007010:	6979      	ldr	r1, [r7, #20]
 8007012:	69ba      	ldr	r2, [r7, #24]
 8007014:	e841 2300 	strex	r3, r2, [r1]
 8007018:	613b      	str	r3, [r7, #16]
   return(result);
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d1e6      	bne.n	8006fee <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2220      	movs	r2, #32
 8007024:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007034:	bf00      	nop
 8007036:	3754      	adds	r7, #84	@ 0x54
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr
 8007040:	effffffe 	.word	0xeffffffe

08007044 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007052:	2b01      	cmp	r3, #1
 8007054:	d101      	bne.n	800705a <HAL_UARTEx_DisableFifoMode+0x16>
 8007056:	2302      	movs	r3, #2
 8007058:	e027      	b.n	80070aa <HAL_UARTEx_DisableFifoMode+0x66>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2201      	movs	r2, #1
 800705e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2224      	movs	r2, #36	@ 0x24
 8007066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f022 0201 	bic.w	r2, r2, #1
 8007080:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007088:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	68fa      	ldr	r2, [r7, #12]
 8007096:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2220      	movs	r2, #32
 800709c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3714      	adds	r7, #20
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070b6:	b580      	push	{r7, lr}
 80070b8:	b084      	sub	sp, #16
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
 80070be:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d101      	bne.n	80070ce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80070ca:	2302      	movs	r3, #2
 80070cc:	e02d      	b.n	800712a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2224      	movs	r2, #36	@ 0x24
 80070da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 0201 	bic.w	r2, r2, #1
 80070f4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	683a      	ldr	r2, [r7, #0]
 8007106:	430a      	orrs	r2, r1
 8007108:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 f850 	bl	80071b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2220      	movs	r2, #32
 800711c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b084      	sub	sp, #16
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
 800713a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007142:	2b01      	cmp	r3, #1
 8007144:	d101      	bne.n	800714a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007146:	2302      	movs	r3, #2
 8007148:	e02d      	b.n	80071a6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2201      	movs	r2, #1
 800714e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2224      	movs	r2, #36	@ 0x24
 8007156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f022 0201 	bic.w	r2, r2, #1
 8007170:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	683a      	ldr	r2, [r7, #0]
 8007182:	430a      	orrs	r2, r1
 8007184:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f812 	bl	80071b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2220      	movs	r2, #32
 8007198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3710      	adds	r7, #16
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
	...

080071b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b085      	sub	sp, #20
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d108      	bne.n	80071d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80071d0:	e031      	b.n	8007236 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80071d2:	2310      	movs	r3, #16
 80071d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071d6:	2310      	movs	r3, #16
 80071d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	0e5b      	lsrs	r3, r3, #25
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	f003 0307 	and.w	r3, r3, #7
 80071e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	0f5b      	lsrs	r3, r3, #29
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	f003 0307 	and.w	r3, r3, #7
 80071f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071fa:	7bbb      	ldrb	r3, [r7, #14]
 80071fc:	7b3a      	ldrb	r2, [r7, #12]
 80071fe:	4911      	ldr	r1, [pc, #68]	@ (8007244 <UARTEx_SetNbDataToProcess+0x94>)
 8007200:	5c8a      	ldrb	r2, [r1, r2]
 8007202:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007206:	7b3a      	ldrb	r2, [r7, #12]
 8007208:	490f      	ldr	r1, [pc, #60]	@ (8007248 <UARTEx_SetNbDataToProcess+0x98>)
 800720a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800720c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007210:	b29a      	uxth	r2, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007218:	7bfb      	ldrb	r3, [r7, #15]
 800721a:	7b7a      	ldrb	r2, [r7, #13]
 800721c:	4909      	ldr	r1, [pc, #36]	@ (8007244 <UARTEx_SetNbDataToProcess+0x94>)
 800721e:	5c8a      	ldrb	r2, [r1, r2]
 8007220:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007224:	7b7a      	ldrb	r2, [r7, #13]
 8007226:	4908      	ldr	r1, [pc, #32]	@ (8007248 <UARTEx_SetNbDataToProcess+0x98>)
 8007228:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800722a:	fb93 f3f2 	sdiv	r3, r3, r2
 800722e:	b29a      	uxth	r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007236:	bf00      	nop
 8007238:	3714      	adds	r7, #20
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr
 8007242:	bf00      	nop
 8007244:	080082a4 	.word	0x080082a4
 8007248:	080082ac 	.word	0x080082ac

0800724c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800724c:	b084      	sub	sp, #16
 800724e:	b580      	push	{r7, lr}
 8007250:	b084      	sub	sp, #16
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
 8007256:	f107 001c 	add.w	r0, r7, #28
 800725a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800725e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007262:	2b01      	cmp	r3, #1
 8007264:	d121      	bne.n	80072aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800726a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	68da      	ldr	r2, [r3, #12]
 8007276:	4b2c      	ldr	r3, [pc, #176]	@ (8007328 <USB_CoreInit+0xdc>)
 8007278:	4013      	ands	r3, r2
 800727a:	687a      	ldr	r2, [r7, #4]
 800727c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800728a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800728e:	2b01      	cmp	r3, #1
 8007290:	d105      	bne.n	800729e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 faaa 	bl	80077f8 <USB_CoreReset>
 80072a4:	4603      	mov	r3, r0
 80072a6:	73fb      	strb	r3, [r7, #15]
 80072a8:	e01b      	b.n	80072e2 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f000 fa9e 	bl	80077f8 <USB_CoreReset>
 80072bc:	4603      	mov	r3, r0
 80072be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80072c0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d106      	bne.n	80072d6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072cc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	639a      	str	r2, [r3, #56]	@ 0x38
 80072d4:	e005      	b.n	80072e2 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80072e2:	7fbb      	ldrb	r3, [r7, #30]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d116      	bne.n	8007316 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ec:	b29a      	uxth	r2, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80072f6:	4b0d      	ldr	r3, [pc, #52]	@ (800732c <USB_CoreInit+0xe0>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f043 0206 	orr.w	r2, r3, #6
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	f043 0220 	orr.w	r2, r3, #32
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007316:	7bfb      	ldrb	r3, [r7, #15]
}
 8007318:	4618      	mov	r0, r3
 800731a:	3710      	adds	r7, #16
 800731c:	46bd      	mov	sp, r7
 800731e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007322:	b004      	add	sp, #16
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	ffbdffbf 	.word	0xffbdffbf
 800732c:	03ee0000 	.word	0x03ee0000

08007330 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	689b      	ldr	r3, [r3, #8]
 800733c:	f023 0201 	bic.w	r2, r3, #1
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007352:	b580      	push	{r7, lr}
 8007354:	b084      	sub	sp, #16
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
 800735a:	460b      	mov	r3, r1
 800735c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800735e:	2300      	movs	r3, #0
 8007360:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800736e:	78fb      	ldrb	r3, [r7, #3]
 8007370:	2b01      	cmp	r3, #1
 8007372:	d115      	bne.n	80073a0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007380:	200a      	movs	r0, #10
 8007382:	f7fa f95f 	bl	8001644 <HAL_Delay>
      ms += 10U;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	330a      	adds	r3, #10
 800738a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 fa25 	bl	80077dc <USB_GetMode>
 8007392:	4603      	mov	r3, r0
 8007394:	2b01      	cmp	r3, #1
 8007396:	d01e      	beq.n	80073d6 <USB_SetCurrentMode+0x84>
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2bc7      	cmp	r3, #199	@ 0xc7
 800739c:	d9f0      	bls.n	8007380 <USB_SetCurrentMode+0x2e>
 800739e:	e01a      	b.n	80073d6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80073a0:	78fb      	ldrb	r3, [r7, #3]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d115      	bne.n	80073d2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80073b2:	200a      	movs	r0, #10
 80073b4:	f7fa f946 	bl	8001644 <HAL_Delay>
      ms += 10U;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	330a      	adds	r3, #10
 80073bc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 fa0c 	bl	80077dc <USB_GetMode>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d005      	beq.n	80073d6 <USB_SetCurrentMode+0x84>
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2bc7      	cmp	r3, #199	@ 0xc7
 80073ce:	d9f0      	bls.n	80073b2 <USB_SetCurrentMode+0x60>
 80073d0:	e001      	b.n	80073d6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e005      	b.n	80073e2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2bc8      	cmp	r3, #200	@ 0xc8
 80073da:	d101      	bne.n	80073e0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e000      	b.n	80073e2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
	...

080073ec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80073ec:	b084      	sub	sp, #16
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b086      	sub	sp, #24
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
 80073f6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80073fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80073fe:	2300      	movs	r3, #0
 8007400:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007406:	2300      	movs	r3, #0
 8007408:	613b      	str	r3, [r7, #16]
 800740a:	e009      	b.n	8007420 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	3340      	adds	r3, #64	@ 0x40
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	2200      	movs	r2, #0
 8007418:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	3301      	adds	r3, #1
 800741e:	613b      	str	r3, [r7, #16]
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	2b0e      	cmp	r3, #14
 8007424:	d9f2      	bls.n	800740c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007426:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800742a:	2b00      	cmp	r3, #0
 800742c:	d11c      	bne.n	8007468 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800743c:	f043 0302 	orr.w	r3, r3, #2
 8007440:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007446:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	601a      	str	r2, [r3, #0]
 8007466:	e005      	b.n	8007474 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800746c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800747a:	461a      	mov	r2, r3
 800747c:	2300      	movs	r3, #0
 800747e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007480:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007484:	2b01      	cmp	r3, #1
 8007486:	d10d      	bne.n	80074a4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007488:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800748c:	2b00      	cmp	r3, #0
 800748e:	d104      	bne.n	800749a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007490:	2100      	movs	r1, #0
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f968 	bl	8007768 <USB_SetDevSpeed>
 8007498:	e008      	b.n	80074ac <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800749a:	2101      	movs	r1, #1
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f000 f963 	bl	8007768 <USB_SetDevSpeed>
 80074a2:	e003      	b.n	80074ac <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80074a4:	2103      	movs	r1, #3
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f95e 	bl	8007768 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80074ac:	2110      	movs	r1, #16
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f8fa 	bl	80076a8 <USB_FlushTxFifo>
 80074b4:	4603      	mov	r3, r0
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d001      	beq.n	80074be <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f924 	bl	800770c <USB_FlushRxFifo>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d001      	beq.n	80074ce <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074d4:	461a      	mov	r2, r3
 80074d6:	2300      	movs	r3, #0
 80074d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074e0:	461a      	mov	r2, r3
 80074e2:	2300      	movs	r3, #0
 80074e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074ec:	461a      	mov	r2, r3
 80074ee:	2300      	movs	r3, #0
 80074f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074f2:	2300      	movs	r3, #0
 80074f4:	613b      	str	r3, [r7, #16]
 80074f6:	e043      	b.n	8007580 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800750a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800750e:	d118      	bne.n	8007542 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d10a      	bne.n	800752c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	015a      	lsls	r2, r3, #5
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	4413      	add	r3, r2
 800751e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007522:	461a      	mov	r2, r3
 8007524:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007528:	6013      	str	r3, [r2, #0]
 800752a:	e013      	b.n	8007554 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	4413      	add	r3, r2
 8007534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007538:	461a      	mov	r2, r3
 800753a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800753e:	6013      	str	r3, [r2, #0]
 8007540:	e008      	b.n	8007554 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	015a      	lsls	r2, r3, #5
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	4413      	add	r3, r2
 800754a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800754e:	461a      	mov	r2, r3
 8007550:	2300      	movs	r3, #0
 8007552:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	015a      	lsls	r2, r3, #5
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	4413      	add	r3, r2
 800755c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007560:	461a      	mov	r2, r3
 8007562:	2300      	movs	r3, #0
 8007564:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	015a      	lsls	r2, r3, #5
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	4413      	add	r3, r2
 800756e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007572:	461a      	mov	r2, r3
 8007574:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007578:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	3301      	adds	r3, #1
 800757e:	613b      	str	r3, [r7, #16]
 8007580:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007584:	461a      	mov	r2, r3
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	4293      	cmp	r3, r2
 800758a:	d3b5      	bcc.n	80074f8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800758c:	2300      	movs	r3, #0
 800758e:	613b      	str	r3, [r7, #16]
 8007590:	e043      	b.n	800761a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	015a      	lsls	r2, r3, #5
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	4413      	add	r3, r2
 800759a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075a8:	d118      	bne.n	80075dc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d10a      	bne.n	80075c6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	015a      	lsls	r2, r3, #5
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4413      	add	r3, r2
 80075b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075bc:	461a      	mov	r2, r3
 80075be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80075c2:	6013      	str	r3, [r2, #0]
 80075c4:	e013      	b.n	80075ee <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	015a      	lsls	r2, r3, #5
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	4413      	add	r3, r2
 80075ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075d2:	461a      	mov	r2, r3
 80075d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80075d8:	6013      	str	r3, [r2, #0]
 80075da:	e008      	b.n	80075ee <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	015a      	lsls	r2, r3, #5
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	4413      	add	r3, r2
 80075e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075e8:	461a      	mov	r2, r3
 80075ea:	2300      	movs	r3, #0
 80075ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	015a      	lsls	r2, r3, #5
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	4413      	add	r3, r2
 80075f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075fa:	461a      	mov	r2, r3
 80075fc:	2300      	movs	r3, #0
 80075fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	015a      	lsls	r2, r3, #5
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	4413      	add	r3, r2
 8007608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800760c:	461a      	mov	r2, r3
 800760e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007612:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	3301      	adds	r3, #1
 8007618:	613b      	str	r3, [r7, #16]
 800761a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800761e:	461a      	mov	r2, r3
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	4293      	cmp	r3, r2
 8007624:	d3b5      	bcc.n	8007592 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800762c:	691b      	ldr	r3, [r3, #16]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007638:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007646:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007648:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800764c:	2b00      	cmp	r3, #0
 800764e:	d105      	bne.n	800765c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	699b      	ldr	r3, [r3, #24]
 8007654:	f043 0210 	orr.w	r2, r3, #16
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	699a      	ldr	r2, [r3, #24]
 8007660:	4b0f      	ldr	r3, [pc, #60]	@ (80076a0 <USB_DevInit+0x2b4>)
 8007662:	4313      	orrs	r3, r2
 8007664:	687a      	ldr	r2, [r7, #4]
 8007666:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007668:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800766c:	2b00      	cmp	r3, #0
 800766e:	d005      	beq.n	800767c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	f043 0208 	orr.w	r2, r3, #8
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800767c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007680:	2b01      	cmp	r3, #1
 8007682:	d105      	bne.n	8007690 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	699a      	ldr	r2, [r3, #24]
 8007688:	4b06      	ldr	r3, [pc, #24]	@ (80076a4 <USB_DevInit+0x2b8>)
 800768a:	4313      	orrs	r3, r2
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007690:	7dfb      	ldrb	r3, [r7, #23]
}
 8007692:	4618      	mov	r0, r3
 8007694:	3718      	adds	r7, #24
 8007696:	46bd      	mov	sp, r7
 8007698:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800769c:	b004      	add	sp, #16
 800769e:	4770      	bx	lr
 80076a0:	803c3800 	.word	0x803c3800
 80076a4:	40000004 	.word	0x40000004

080076a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80076b2:	2300      	movs	r3, #0
 80076b4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	3301      	adds	r3, #1
 80076ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076c2:	d901      	bls.n	80076c8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80076c4:	2303      	movs	r3, #3
 80076c6:	e01b      	b.n	8007700 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	daf2      	bge.n	80076b6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80076d0:	2300      	movs	r3, #0
 80076d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	019b      	lsls	r3, r3, #6
 80076d8:	f043 0220 	orr.w	r2, r3, #32
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	3301      	adds	r3, #1
 80076e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076ec:	d901      	bls.n	80076f2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	e006      	b.n	8007700 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	f003 0320 	and.w	r3, r3, #32
 80076fa:	2b20      	cmp	r3, #32
 80076fc:	d0f0      	beq.n	80076e0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80076fe:	2300      	movs	r3, #0
}
 8007700:	4618      	mov	r0, r3
 8007702:	3714      	adds	r7, #20
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007714:	2300      	movs	r3, #0
 8007716:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	3301      	adds	r3, #1
 800771c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007724:	d901      	bls.n	800772a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007726:	2303      	movs	r3, #3
 8007728:	e018      	b.n	800775c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	2b00      	cmp	r3, #0
 8007730:	daf2      	bge.n	8007718 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007732:	2300      	movs	r3, #0
 8007734:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2210      	movs	r2, #16
 800773a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3301      	adds	r3, #1
 8007740:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007748:	d901      	bls.n	800774e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e006      	b.n	800775c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	f003 0310 	and.w	r3, r3, #16
 8007756:	2b10      	cmp	r3, #16
 8007758:	d0f0      	beq.n	800773c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3714      	adds	r7, #20
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007768:	b480      	push	{r7}
 800776a:	b085      	sub	sp, #20
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	460b      	mov	r3, r1
 8007772:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	78fb      	ldrb	r3, [r7, #3]
 8007782:	68f9      	ldr	r1, [r7, #12]
 8007784:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007788:	4313      	orrs	r3, r2
 800778a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3714      	adds	r7, #20
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr

0800779a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800779a:	b480      	push	{r7}
 800779c:	b085      	sub	sp, #20
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80077b4:	f023 0303 	bic.w	r3, r3, #3
 80077b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077c8:	f043 0302 	orr.w	r3, r3, #2
 80077cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3714      	adds	r7, #20
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	695b      	ldr	r3, [r3, #20]
 80077e8:	f003 0301 	and.w	r3, r3, #1
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b085      	sub	sp, #20
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007800:	2300      	movs	r3, #0
 8007802:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	3301      	adds	r3, #1
 8007808:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007810:	d901      	bls.n	8007816 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007812:	2303      	movs	r3, #3
 8007814:	e01b      	b.n	800784e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	691b      	ldr	r3, [r3, #16]
 800781a:	2b00      	cmp	r3, #0
 800781c:	daf2      	bge.n	8007804 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800781e:	2300      	movs	r3, #0
 8007820:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	f043 0201 	orr.w	r2, r3, #1
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	3301      	adds	r3, #1
 8007832:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800783a:	d901      	bls.n	8007840 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e006      	b.n	800784e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	2b01      	cmp	r3, #1
 800784a:	d0f0      	beq.n	800782e <USB_CoreReset+0x36>

  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
	...

0800785c <sniprintf>:
 800785c:	b40c      	push	{r2, r3}
 800785e:	b530      	push	{r4, r5, lr}
 8007860:	4b17      	ldr	r3, [pc, #92]	@ (80078c0 <sniprintf+0x64>)
 8007862:	1e0c      	subs	r4, r1, #0
 8007864:	681d      	ldr	r5, [r3, #0]
 8007866:	b09d      	sub	sp, #116	@ 0x74
 8007868:	da08      	bge.n	800787c <sniprintf+0x20>
 800786a:	238b      	movs	r3, #139	@ 0x8b
 800786c:	602b      	str	r3, [r5, #0]
 800786e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007872:	b01d      	add	sp, #116	@ 0x74
 8007874:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007878:	b002      	add	sp, #8
 800787a:	4770      	bx	lr
 800787c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007880:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007884:	bf14      	ite	ne
 8007886:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800788a:	4623      	moveq	r3, r4
 800788c:	9304      	str	r3, [sp, #16]
 800788e:	9307      	str	r3, [sp, #28]
 8007890:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007894:	9002      	str	r0, [sp, #8]
 8007896:	9006      	str	r0, [sp, #24]
 8007898:	f8ad 3016 	strh.w	r3, [sp, #22]
 800789c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800789e:	ab21      	add	r3, sp, #132	@ 0x84
 80078a0:	a902      	add	r1, sp, #8
 80078a2:	4628      	mov	r0, r5
 80078a4:	9301      	str	r3, [sp, #4]
 80078a6:	f000 f8b3 	bl	8007a10 <_svfiprintf_r>
 80078aa:	1c43      	adds	r3, r0, #1
 80078ac:	bfbc      	itt	lt
 80078ae:	238b      	movlt	r3, #139	@ 0x8b
 80078b0:	602b      	strlt	r3, [r5, #0]
 80078b2:	2c00      	cmp	r4, #0
 80078b4:	d0dd      	beq.n	8007872 <sniprintf+0x16>
 80078b6:	9b02      	ldr	r3, [sp, #8]
 80078b8:	2200      	movs	r2, #0
 80078ba:	701a      	strb	r2, [r3, #0]
 80078bc:	e7d9      	b.n	8007872 <sniprintf+0x16>
 80078be:	bf00      	nop
 80078c0:	24000010 	.word	0x24000010

080078c4 <strstr>:
 80078c4:	780a      	ldrb	r2, [r1, #0]
 80078c6:	b570      	push	{r4, r5, r6, lr}
 80078c8:	b96a      	cbnz	r2, 80078e6 <strstr+0x22>
 80078ca:	bd70      	pop	{r4, r5, r6, pc}
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d109      	bne.n	80078e4 <strstr+0x20>
 80078d0:	460c      	mov	r4, r1
 80078d2:	4605      	mov	r5, r0
 80078d4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d0f6      	beq.n	80078ca <strstr+0x6>
 80078dc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80078e0:	429e      	cmp	r6, r3
 80078e2:	d0f7      	beq.n	80078d4 <strstr+0x10>
 80078e4:	3001      	adds	r0, #1
 80078e6:	7803      	ldrb	r3, [r0, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1ef      	bne.n	80078cc <strstr+0x8>
 80078ec:	4618      	mov	r0, r3
 80078ee:	e7ec      	b.n	80078ca <strstr+0x6>

080078f0 <memset>:
 80078f0:	4402      	add	r2, r0
 80078f2:	4603      	mov	r3, r0
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d100      	bne.n	80078fa <memset+0xa>
 80078f8:	4770      	bx	lr
 80078fa:	f803 1b01 	strb.w	r1, [r3], #1
 80078fe:	e7f9      	b.n	80078f4 <memset+0x4>

08007900 <__errno>:
 8007900:	4b01      	ldr	r3, [pc, #4]	@ (8007908 <__errno+0x8>)
 8007902:	6818      	ldr	r0, [r3, #0]
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	24000010 	.word	0x24000010

0800790c <__libc_init_array>:
 800790c:	b570      	push	{r4, r5, r6, lr}
 800790e:	4d0d      	ldr	r5, [pc, #52]	@ (8007944 <__libc_init_array+0x38>)
 8007910:	4c0d      	ldr	r4, [pc, #52]	@ (8007948 <__libc_init_array+0x3c>)
 8007912:	1b64      	subs	r4, r4, r5
 8007914:	10a4      	asrs	r4, r4, #2
 8007916:	2600      	movs	r6, #0
 8007918:	42a6      	cmp	r6, r4
 800791a:	d109      	bne.n	8007930 <__libc_init_array+0x24>
 800791c:	4d0b      	ldr	r5, [pc, #44]	@ (800794c <__libc_init_array+0x40>)
 800791e:	4c0c      	ldr	r4, [pc, #48]	@ (8007950 <__libc_init_array+0x44>)
 8007920:	f000 fc66 	bl	80081f0 <_init>
 8007924:	1b64      	subs	r4, r4, r5
 8007926:	10a4      	asrs	r4, r4, #2
 8007928:	2600      	movs	r6, #0
 800792a:	42a6      	cmp	r6, r4
 800792c:	d105      	bne.n	800793a <__libc_init_array+0x2e>
 800792e:	bd70      	pop	{r4, r5, r6, pc}
 8007930:	f855 3b04 	ldr.w	r3, [r5], #4
 8007934:	4798      	blx	r3
 8007936:	3601      	adds	r6, #1
 8007938:	e7ee      	b.n	8007918 <__libc_init_array+0xc>
 800793a:	f855 3b04 	ldr.w	r3, [r5], #4
 800793e:	4798      	blx	r3
 8007940:	3601      	adds	r6, #1
 8007942:	e7f2      	b.n	800792a <__libc_init_array+0x1e>
 8007944:	080082f0 	.word	0x080082f0
 8007948:	080082f0 	.word	0x080082f0
 800794c:	080082f0 	.word	0x080082f0
 8007950:	080082f4 	.word	0x080082f4

08007954 <__retarget_lock_acquire_recursive>:
 8007954:	4770      	bx	lr

08007956 <__retarget_lock_release_recursive>:
 8007956:	4770      	bx	lr

08007958 <__ssputs_r>:
 8007958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800795c:	688e      	ldr	r6, [r1, #8]
 800795e:	461f      	mov	r7, r3
 8007960:	42be      	cmp	r6, r7
 8007962:	680b      	ldr	r3, [r1, #0]
 8007964:	4682      	mov	sl, r0
 8007966:	460c      	mov	r4, r1
 8007968:	4690      	mov	r8, r2
 800796a:	d82d      	bhi.n	80079c8 <__ssputs_r+0x70>
 800796c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007970:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007974:	d026      	beq.n	80079c4 <__ssputs_r+0x6c>
 8007976:	6965      	ldr	r5, [r4, #20]
 8007978:	6909      	ldr	r1, [r1, #16]
 800797a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800797e:	eba3 0901 	sub.w	r9, r3, r1
 8007982:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007986:	1c7b      	adds	r3, r7, #1
 8007988:	444b      	add	r3, r9
 800798a:	106d      	asrs	r5, r5, #1
 800798c:	429d      	cmp	r5, r3
 800798e:	bf38      	it	cc
 8007990:	461d      	movcc	r5, r3
 8007992:	0553      	lsls	r3, r2, #21
 8007994:	d527      	bpl.n	80079e6 <__ssputs_r+0x8e>
 8007996:	4629      	mov	r1, r5
 8007998:	f000 f958 	bl	8007c4c <_malloc_r>
 800799c:	4606      	mov	r6, r0
 800799e:	b360      	cbz	r0, 80079fa <__ssputs_r+0xa2>
 80079a0:	6921      	ldr	r1, [r4, #16]
 80079a2:	464a      	mov	r2, r9
 80079a4:	f000 fbc4 	bl	8008130 <memcpy>
 80079a8:	89a3      	ldrh	r3, [r4, #12]
 80079aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80079ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079b2:	81a3      	strh	r3, [r4, #12]
 80079b4:	6126      	str	r6, [r4, #16]
 80079b6:	6165      	str	r5, [r4, #20]
 80079b8:	444e      	add	r6, r9
 80079ba:	eba5 0509 	sub.w	r5, r5, r9
 80079be:	6026      	str	r6, [r4, #0]
 80079c0:	60a5      	str	r5, [r4, #8]
 80079c2:	463e      	mov	r6, r7
 80079c4:	42be      	cmp	r6, r7
 80079c6:	d900      	bls.n	80079ca <__ssputs_r+0x72>
 80079c8:	463e      	mov	r6, r7
 80079ca:	6820      	ldr	r0, [r4, #0]
 80079cc:	4632      	mov	r2, r6
 80079ce:	4641      	mov	r1, r8
 80079d0:	f000 fb84 	bl	80080dc <memmove>
 80079d4:	68a3      	ldr	r3, [r4, #8]
 80079d6:	1b9b      	subs	r3, r3, r6
 80079d8:	60a3      	str	r3, [r4, #8]
 80079da:	6823      	ldr	r3, [r4, #0]
 80079dc:	4433      	add	r3, r6
 80079de:	6023      	str	r3, [r4, #0]
 80079e0:	2000      	movs	r0, #0
 80079e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079e6:	462a      	mov	r2, r5
 80079e8:	f000 fb4a 	bl	8008080 <_realloc_r>
 80079ec:	4606      	mov	r6, r0
 80079ee:	2800      	cmp	r0, #0
 80079f0:	d1e0      	bne.n	80079b4 <__ssputs_r+0x5c>
 80079f2:	6921      	ldr	r1, [r4, #16]
 80079f4:	4650      	mov	r0, sl
 80079f6:	f000 fba9 	bl	800814c <_free_r>
 80079fa:	230c      	movs	r3, #12
 80079fc:	f8ca 3000 	str.w	r3, [sl]
 8007a00:	89a3      	ldrh	r3, [r4, #12]
 8007a02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a06:	81a3      	strh	r3, [r4, #12]
 8007a08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a0c:	e7e9      	b.n	80079e2 <__ssputs_r+0x8a>
	...

08007a10 <_svfiprintf_r>:
 8007a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a14:	4698      	mov	r8, r3
 8007a16:	898b      	ldrh	r3, [r1, #12]
 8007a18:	061b      	lsls	r3, r3, #24
 8007a1a:	b09d      	sub	sp, #116	@ 0x74
 8007a1c:	4607      	mov	r7, r0
 8007a1e:	460d      	mov	r5, r1
 8007a20:	4614      	mov	r4, r2
 8007a22:	d510      	bpl.n	8007a46 <_svfiprintf_r+0x36>
 8007a24:	690b      	ldr	r3, [r1, #16]
 8007a26:	b973      	cbnz	r3, 8007a46 <_svfiprintf_r+0x36>
 8007a28:	2140      	movs	r1, #64	@ 0x40
 8007a2a:	f000 f90f 	bl	8007c4c <_malloc_r>
 8007a2e:	6028      	str	r0, [r5, #0]
 8007a30:	6128      	str	r0, [r5, #16]
 8007a32:	b930      	cbnz	r0, 8007a42 <_svfiprintf_r+0x32>
 8007a34:	230c      	movs	r3, #12
 8007a36:	603b      	str	r3, [r7, #0]
 8007a38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a3c:	b01d      	add	sp, #116	@ 0x74
 8007a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a42:	2340      	movs	r3, #64	@ 0x40
 8007a44:	616b      	str	r3, [r5, #20]
 8007a46:	2300      	movs	r3, #0
 8007a48:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a4a:	2320      	movs	r3, #32
 8007a4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a50:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a54:	2330      	movs	r3, #48	@ 0x30
 8007a56:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007bf4 <_svfiprintf_r+0x1e4>
 8007a5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a5e:	f04f 0901 	mov.w	r9, #1
 8007a62:	4623      	mov	r3, r4
 8007a64:	469a      	mov	sl, r3
 8007a66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a6a:	b10a      	cbz	r2, 8007a70 <_svfiprintf_r+0x60>
 8007a6c:	2a25      	cmp	r2, #37	@ 0x25
 8007a6e:	d1f9      	bne.n	8007a64 <_svfiprintf_r+0x54>
 8007a70:	ebba 0b04 	subs.w	fp, sl, r4
 8007a74:	d00b      	beq.n	8007a8e <_svfiprintf_r+0x7e>
 8007a76:	465b      	mov	r3, fp
 8007a78:	4622      	mov	r2, r4
 8007a7a:	4629      	mov	r1, r5
 8007a7c:	4638      	mov	r0, r7
 8007a7e:	f7ff ff6b 	bl	8007958 <__ssputs_r>
 8007a82:	3001      	adds	r0, #1
 8007a84:	f000 80a7 	beq.w	8007bd6 <_svfiprintf_r+0x1c6>
 8007a88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a8a:	445a      	add	r2, fp
 8007a8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a8e:	f89a 3000 	ldrb.w	r3, [sl]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f000 809f 	beq.w	8007bd6 <_svfiprintf_r+0x1c6>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007a9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aa2:	f10a 0a01 	add.w	sl, sl, #1
 8007aa6:	9304      	str	r3, [sp, #16]
 8007aa8:	9307      	str	r3, [sp, #28]
 8007aaa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007aae:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ab0:	4654      	mov	r4, sl
 8007ab2:	2205      	movs	r2, #5
 8007ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ab8:	484e      	ldr	r0, [pc, #312]	@ (8007bf4 <_svfiprintf_r+0x1e4>)
 8007aba:	f7f8 fc29 	bl	8000310 <memchr>
 8007abe:	9a04      	ldr	r2, [sp, #16]
 8007ac0:	b9d8      	cbnz	r0, 8007afa <_svfiprintf_r+0xea>
 8007ac2:	06d0      	lsls	r0, r2, #27
 8007ac4:	bf44      	itt	mi
 8007ac6:	2320      	movmi	r3, #32
 8007ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007acc:	0711      	lsls	r1, r2, #28
 8007ace:	bf44      	itt	mi
 8007ad0:	232b      	movmi	r3, #43	@ 0x2b
 8007ad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ad6:	f89a 3000 	ldrb.w	r3, [sl]
 8007ada:	2b2a      	cmp	r3, #42	@ 0x2a
 8007adc:	d015      	beq.n	8007b0a <_svfiprintf_r+0xfa>
 8007ade:	9a07      	ldr	r2, [sp, #28]
 8007ae0:	4654      	mov	r4, sl
 8007ae2:	2000      	movs	r0, #0
 8007ae4:	f04f 0c0a 	mov.w	ip, #10
 8007ae8:	4621      	mov	r1, r4
 8007aea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aee:	3b30      	subs	r3, #48	@ 0x30
 8007af0:	2b09      	cmp	r3, #9
 8007af2:	d94b      	bls.n	8007b8c <_svfiprintf_r+0x17c>
 8007af4:	b1b0      	cbz	r0, 8007b24 <_svfiprintf_r+0x114>
 8007af6:	9207      	str	r2, [sp, #28]
 8007af8:	e014      	b.n	8007b24 <_svfiprintf_r+0x114>
 8007afa:	eba0 0308 	sub.w	r3, r0, r8
 8007afe:	fa09 f303 	lsl.w	r3, r9, r3
 8007b02:	4313      	orrs	r3, r2
 8007b04:	9304      	str	r3, [sp, #16]
 8007b06:	46a2      	mov	sl, r4
 8007b08:	e7d2      	b.n	8007ab0 <_svfiprintf_r+0xa0>
 8007b0a:	9b03      	ldr	r3, [sp, #12]
 8007b0c:	1d19      	adds	r1, r3, #4
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	9103      	str	r1, [sp, #12]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	bfbb      	ittet	lt
 8007b16:	425b      	neglt	r3, r3
 8007b18:	f042 0202 	orrlt.w	r2, r2, #2
 8007b1c:	9307      	strge	r3, [sp, #28]
 8007b1e:	9307      	strlt	r3, [sp, #28]
 8007b20:	bfb8      	it	lt
 8007b22:	9204      	strlt	r2, [sp, #16]
 8007b24:	7823      	ldrb	r3, [r4, #0]
 8007b26:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b28:	d10a      	bne.n	8007b40 <_svfiprintf_r+0x130>
 8007b2a:	7863      	ldrb	r3, [r4, #1]
 8007b2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b2e:	d132      	bne.n	8007b96 <_svfiprintf_r+0x186>
 8007b30:	9b03      	ldr	r3, [sp, #12]
 8007b32:	1d1a      	adds	r2, r3, #4
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	9203      	str	r2, [sp, #12]
 8007b38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b3c:	3402      	adds	r4, #2
 8007b3e:	9305      	str	r3, [sp, #20]
 8007b40:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c04 <_svfiprintf_r+0x1f4>
 8007b44:	7821      	ldrb	r1, [r4, #0]
 8007b46:	2203      	movs	r2, #3
 8007b48:	4650      	mov	r0, sl
 8007b4a:	f7f8 fbe1 	bl	8000310 <memchr>
 8007b4e:	b138      	cbz	r0, 8007b60 <_svfiprintf_r+0x150>
 8007b50:	9b04      	ldr	r3, [sp, #16]
 8007b52:	eba0 000a 	sub.w	r0, r0, sl
 8007b56:	2240      	movs	r2, #64	@ 0x40
 8007b58:	4082      	lsls	r2, r0
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	3401      	adds	r4, #1
 8007b5e:	9304      	str	r3, [sp, #16]
 8007b60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b64:	4824      	ldr	r0, [pc, #144]	@ (8007bf8 <_svfiprintf_r+0x1e8>)
 8007b66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b6a:	2206      	movs	r2, #6
 8007b6c:	f7f8 fbd0 	bl	8000310 <memchr>
 8007b70:	2800      	cmp	r0, #0
 8007b72:	d036      	beq.n	8007be2 <_svfiprintf_r+0x1d2>
 8007b74:	4b21      	ldr	r3, [pc, #132]	@ (8007bfc <_svfiprintf_r+0x1ec>)
 8007b76:	bb1b      	cbnz	r3, 8007bc0 <_svfiprintf_r+0x1b0>
 8007b78:	9b03      	ldr	r3, [sp, #12]
 8007b7a:	3307      	adds	r3, #7
 8007b7c:	f023 0307 	bic.w	r3, r3, #7
 8007b80:	3308      	adds	r3, #8
 8007b82:	9303      	str	r3, [sp, #12]
 8007b84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b86:	4433      	add	r3, r6
 8007b88:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b8a:	e76a      	b.n	8007a62 <_svfiprintf_r+0x52>
 8007b8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b90:	460c      	mov	r4, r1
 8007b92:	2001      	movs	r0, #1
 8007b94:	e7a8      	b.n	8007ae8 <_svfiprintf_r+0xd8>
 8007b96:	2300      	movs	r3, #0
 8007b98:	3401      	adds	r4, #1
 8007b9a:	9305      	str	r3, [sp, #20]
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	f04f 0c0a 	mov.w	ip, #10
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ba8:	3a30      	subs	r2, #48	@ 0x30
 8007baa:	2a09      	cmp	r2, #9
 8007bac:	d903      	bls.n	8007bb6 <_svfiprintf_r+0x1a6>
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d0c6      	beq.n	8007b40 <_svfiprintf_r+0x130>
 8007bb2:	9105      	str	r1, [sp, #20]
 8007bb4:	e7c4      	b.n	8007b40 <_svfiprintf_r+0x130>
 8007bb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bba:	4604      	mov	r4, r0
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e7f0      	b.n	8007ba2 <_svfiprintf_r+0x192>
 8007bc0:	ab03      	add	r3, sp, #12
 8007bc2:	9300      	str	r3, [sp, #0]
 8007bc4:	462a      	mov	r2, r5
 8007bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8007c00 <_svfiprintf_r+0x1f0>)
 8007bc8:	a904      	add	r1, sp, #16
 8007bca:	4638      	mov	r0, r7
 8007bcc:	f3af 8000 	nop.w
 8007bd0:	1c42      	adds	r2, r0, #1
 8007bd2:	4606      	mov	r6, r0
 8007bd4:	d1d6      	bne.n	8007b84 <_svfiprintf_r+0x174>
 8007bd6:	89ab      	ldrh	r3, [r5, #12]
 8007bd8:	065b      	lsls	r3, r3, #25
 8007bda:	f53f af2d 	bmi.w	8007a38 <_svfiprintf_r+0x28>
 8007bde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007be0:	e72c      	b.n	8007a3c <_svfiprintf_r+0x2c>
 8007be2:	ab03      	add	r3, sp, #12
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	462a      	mov	r2, r5
 8007be8:	4b05      	ldr	r3, [pc, #20]	@ (8007c00 <_svfiprintf_r+0x1f0>)
 8007bea:	a904      	add	r1, sp, #16
 8007bec:	4638      	mov	r0, r7
 8007bee:	f000 f91b 	bl	8007e28 <_printf_i>
 8007bf2:	e7ed      	b.n	8007bd0 <_svfiprintf_r+0x1c0>
 8007bf4:	080082b4 	.word	0x080082b4
 8007bf8:	080082be 	.word	0x080082be
 8007bfc:	00000000 	.word	0x00000000
 8007c00:	08007959 	.word	0x08007959
 8007c04:	080082ba 	.word	0x080082ba

08007c08 <sbrk_aligned>:
 8007c08:	b570      	push	{r4, r5, r6, lr}
 8007c0a:	4e0f      	ldr	r6, [pc, #60]	@ (8007c48 <sbrk_aligned+0x40>)
 8007c0c:	460c      	mov	r4, r1
 8007c0e:	6831      	ldr	r1, [r6, #0]
 8007c10:	4605      	mov	r5, r0
 8007c12:	b911      	cbnz	r1, 8007c1a <sbrk_aligned+0x12>
 8007c14:	f000 fa7c 	bl	8008110 <_sbrk_r>
 8007c18:	6030      	str	r0, [r6, #0]
 8007c1a:	4621      	mov	r1, r4
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	f000 fa77 	bl	8008110 <_sbrk_r>
 8007c22:	1c43      	adds	r3, r0, #1
 8007c24:	d103      	bne.n	8007c2e <sbrk_aligned+0x26>
 8007c26:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007c2a:	4620      	mov	r0, r4
 8007c2c:	bd70      	pop	{r4, r5, r6, pc}
 8007c2e:	1cc4      	adds	r4, r0, #3
 8007c30:	f024 0403 	bic.w	r4, r4, #3
 8007c34:	42a0      	cmp	r0, r4
 8007c36:	d0f8      	beq.n	8007c2a <sbrk_aligned+0x22>
 8007c38:	1a21      	subs	r1, r4, r0
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	f000 fa68 	bl	8008110 <_sbrk_r>
 8007c40:	3001      	adds	r0, #1
 8007c42:	d1f2      	bne.n	8007c2a <sbrk_aligned+0x22>
 8007c44:	e7ef      	b.n	8007c26 <sbrk_aligned+0x1e>
 8007c46:	bf00      	nop
 8007c48:	2400093c 	.word	0x2400093c

08007c4c <_malloc_r>:
 8007c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c50:	1ccd      	adds	r5, r1, #3
 8007c52:	f025 0503 	bic.w	r5, r5, #3
 8007c56:	3508      	adds	r5, #8
 8007c58:	2d0c      	cmp	r5, #12
 8007c5a:	bf38      	it	cc
 8007c5c:	250c      	movcc	r5, #12
 8007c5e:	2d00      	cmp	r5, #0
 8007c60:	4606      	mov	r6, r0
 8007c62:	db01      	blt.n	8007c68 <_malloc_r+0x1c>
 8007c64:	42a9      	cmp	r1, r5
 8007c66:	d904      	bls.n	8007c72 <_malloc_r+0x26>
 8007c68:	230c      	movs	r3, #12
 8007c6a:	6033      	str	r3, [r6, #0]
 8007c6c:	2000      	movs	r0, #0
 8007c6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d48 <_malloc_r+0xfc>
 8007c76:	f000 f9f7 	bl	8008068 <__malloc_lock>
 8007c7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c7e:	461c      	mov	r4, r3
 8007c80:	bb44      	cbnz	r4, 8007cd4 <_malloc_r+0x88>
 8007c82:	4629      	mov	r1, r5
 8007c84:	4630      	mov	r0, r6
 8007c86:	f7ff ffbf 	bl	8007c08 <sbrk_aligned>
 8007c8a:	1c43      	adds	r3, r0, #1
 8007c8c:	4604      	mov	r4, r0
 8007c8e:	d158      	bne.n	8007d42 <_malloc_r+0xf6>
 8007c90:	f8d8 4000 	ldr.w	r4, [r8]
 8007c94:	4627      	mov	r7, r4
 8007c96:	2f00      	cmp	r7, #0
 8007c98:	d143      	bne.n	8007d22 <_malloc_r+0xd6>
 8007c9a:	2c00      	cmp	r4, #0
 8007c9c:	d04b      	beq.n	8007d36 <_malloc_r+0xea>
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	4639      	mov	r1, r7
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	eb04 0903 	add.w	r9, r4, r3
 8007ca8:	f000 fa32 	bl	8008110 <_sbrk_r>
 8007cac:	4581      	cmp	r9, r0
 8007cae:	d142      	bne.n	8007d36 <_malloc_r+0xea>
 8007cb0:	6821      	ldr	r1, [r4, #0]
 8007cb2:	1a6d      	subs	r5, r5, r1
 8007cb4:	4629      	mov	r1, r5
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	f7ff ffa6 	bl	8007c08 <sbrk_aligned>
 8007cbc:	3001      	adds	r0, #1
 8007cbe:	d03a      	beq.n	8007d36 <_malloc_r+0xea>
 8007cc0:	6823      	ldr	r3, [r4, #0]
 8007cc2:	442b      	add	r3, r5
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	f8d8 3000 	ldr.w	r3, [r8]
 8007cca:	685a      	ldr	r2, [r3, #4]
 8007ccc:	bb62      	cbnz	r2, 8007d28 <_malloc_r+0xdc>
 8007cce:	f8c8 7000 	str.w	r7, [r8]
 8007cd2:	e00f      	b.n	8007cf4 <_malloc_r+0xa8>
 8007cd4:	6822      	ldr	r2, [r4, #0]
 8007cd6:	1b52      	subs	r2, r2, r5
 8007cd8:	d420      	bmi.n	8007d1c <_malloc_r+0xd0>
 8007cda:	2a0b      	cmp	r2, #11
 8007cdc:	d917      	bls.n	8007d0e <_malloc_r+0xc2>
 8007cde:	1961      	adds	r1, r4, r5
 8007ce0:	42a3      	cmp	r3, r4
 8007ce2:	6025      	str	r5, [r4, #0]
 8007ce4:	bf18      	it	ne
 8007ce6:	6059      	strne	r1, [r3, #4]
 8007ce8:	6863      	ldr	r3, [r4, #4]
 8007cea:	bf08      	it	eq
 8007cec:	f8c8 1000 	streq.w	r1, [r8]
 8007cf0:	5162      	str	r2, [r4, r5]
 8007cf2:	604b      	str	r3, [r1, #4]
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	f000 f9bd 	bl	8008074 <__malloc_unlock>
 8007cfa:	f104 000b 	add.w	r0, r4, #11
 8007cfe:	1d23      	adds	r3, r4, #4
 8007d00:	f020 0007 	bic.w	r0, r0, #7
 8007d04:	1ac2      	subs	r2, r0, r3
 8007d06:	bf1c      	itt	ne
 8007d08:	1a1b      	subne	r3, r3, r0
 8007d0a:	50a3      	strne	r3, [r4, r2]
 8007d0c:	e7af      	b.n	8007c6e <_malloc_r+0x22>
 8007d0e:	6862      	ldr	r2, [r4, #4]
 8007d10:	42a3      	cmp	r3, r4
 8007d12:	bf0c      	ite	eq
 8007d14:	f8c8 2000 	streq.w	r2, [r8]
 8007d18:	605a      	strne	r2, [r3, #4]
 8007d1a:	e7eb      	b.n	8007cf4 <_malloc_r+0xa8>
 8007d1c:	4623      	mov	r3, r4
 8007d1e:	6864      	ldr	r4, [r4, #4]
 8007d20:	e7ae      	b.n	8007c80 <_malloc_r+0x34>
 8007d22:	463c      	mov	r4, r7
 8007d24:	687f      	ldr	r7, [r7, #4]
 8007d26:	e7b6      	b.n	8007c96 <_malloc_r+0x4a>
 8007d28:	461a      	mov	r2, r3
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	42a3      	cmp	r3, r4
 8007d2e:	d1fb      	bne.n	8007d28 <_malloc_r+0xdc>
 8007d30:	2300      	movs	r3, #0
 8007d32:	6053      	str	r3, [r2, #4]
 8007d34:	e7de      	b.n	8007cf4 <_malloc_r+0xa8>
 8007d36:	230c      	movs	r3, #12
 8007d38:	6033      	str	r3, [r6, #0]
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	f000 f99a 	bl	8008074 <__malloc_unlock>
 8007d40:	e794      	b.n	8007c6c <_malloc_r+0x20>
 8007d42:	6005      	str	r5, [r0, #0]
 8007d44:	e7d6      	b.n	8007cf4 <_malloc_r+0xa8>
 8007d46:	bf00      	nop
 8007d48:	24000940 	.word	0x24000940

08007d4c <_printf_common>:
 8007d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d50:	4616      	mov	r6, r2
 8007d52:	4698      	mov	r8, r3
 8007d54:	688a      	ldr	r2, [r1, #8]
 8007d56:	690b      	ldr	r3, [r1, #16]
 8007d58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	bfb8      	it	lt
 8007d60:	4613      	movlt	r3, r2
 8007d62:	6033      	str	r3, [r6, #0]
 8007d64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d68:	4607      	mov	r7, r0
 8007d6a:	460c      	mov	r4, r1
 8007d6c:	b10a      	cbz	r2, 8007d72 <_printf_common+0x26>
 8007d6e:	3301      	adds	r3, #1
 8007d70:	6033      	str	r3, [r6, #0]
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	0699      	lsls	r1, r3, #26
 8007d76:	bf42      	ittt	mi
 8007d78:	6833      	ldrmi	r3, [r6, #0]
 8007d7a:	3302      	addmi	r3, #2
 8007d7c:	6033      	strmi	r3, [r6, #0]
 8007d7e:	6825      	ldr	r5, [r4, #0]
 8007d80:	f015 0506 	ands.w	r5, r5, #6
 8007d84:	d106      	bne.n	8007d94 <_printf_common+0x48>
 8007d86:	f104 0a19 	add.w	sl, r4, #25
 8007d8a:	68e3      	ldr	r3, [r4, #12]
 8007d8c:	6832      	ldr	r2, [r6, #0]
 8007d8e:	1a9b      	subs	r3, r3, r2
 8007d90:	42ab      	cmp	r3, r5
 8007d92:	dc26      	bgt.n	8007de2 <_printf_common+0x96>
 8007d94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007d98:	6822      	ldr	r2, [r4, #0]
 8007d9a:	3b00      	subs	r3, #0
 8007d9c:	bf18      	it	ne
 8007d9e:	2301      	movne	r3, #1
 8007da0:	0692      	lsls	r2, r2, #26
 8007da2:	d42b      	bmi.n	8007dfc <_printf_common+0xb0>
 8007da4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007da8:	4641      	mov	r1, r8
 8007daa:	4638      	mov	r0, r7
 8007dac:	47c8      	blx	r9
 8007dae:	3001      	adds	r0, #1
 8007db0:	d01e      	beq.n	8007df0 <_printf_common+0xa4>
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	6922      	ldr	r2, [r4, #16]
 8007db6:	f003 0306 	and.w	r3, r3, #6
 8007dba:	2b04      	cmp	r3, #4
 8007dbc:	bf02      	ittt	eq
 8007dbe:	68e5      	ldreq	r5, [r4, #12]
 8007dc0:	6833      	ldreq	r3, [r6, #0]
 8007dc2:	1aed      	subeq	r5, r5, r3
 8007dc4:	68a3      	ldr	r3, [r4, #8]
 8007dc6:	bf0c      	ite	eq
 8007dc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007dcc:	2500      	movne	r5, #0
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	bfc4      	itt	gt
 8007dd2:	1a9b      	subgt	r3, r3, r2
 8007dd4:	18ed      	addgt	r5, r5, r3
 8007dd6:	2600      	movs	r6, #0
 8007dd8:	341a      	adds	r4, #26
 8007dda:	42b5      	cmp	r5, r6
 8007ddc:	d11a      	bne.n	8007e14 <_printf_common+0xc8>
 8007dde:	2000      	movs	r0, #0
 8007de0:	e008      	b.n	8007df4 <_printf_common+0xa8>
 8007de2:	2301      	movs	r3, #1
 8007de4:	4652      	mov	r2, sl
 8007de6:	4641      	mov	r1, r8
 8007de8:	4638      	mov	r0, r7
 8007dea:	47c8      	blx	r9
 8007dec:	3001      	adds	r0, #1
 8007dee:	d103      	bne.n	8007df8 <_printf_common+0xac>
 8007df0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007df8:	3501      	adds	r5, #1
 8007dfa:	e7c6      	b.n	8007d8a <_printf_common+0x3e>
 8007dfc:	18e1      	adds	r1, r4, r3
 8007dfe:	1c5a      	adds	r2, r3, #1
 8007e00:	2030      	movs	r0, #48	@ 0x30
 8007e02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e06:	4422      	add	r2, r4
 8007e08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e10:	3302      	adds	r3, #2
 8007e12:	e7c7      	b.n	8007da4 <_printf_common+0x58>
 8007e14:	2301      	movs	r3, #1
 8007e16:	4622      	mov	r2, r4
 8007e18:	4641      	mov	r1, r8
 8007e1a:	4638      	mov	r0, r7
 8007e1c:	47c8      	blx	r9
 8007e1e:	3001      	adds	r0, #1
 8007e20:	d0e6      	beq.n	8007df0 <_printf_common+0xa4>
 8007e22:	3601      	adds	r6, #1
 8007e24:	e7d9      	b.n	8007dda <_printf_common+0x8e>
	...

08007e28 <_printf_i>:
 8007e28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e2c:	7e0f      	ldrb	r7, [r1, #24]
 8007e2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e30:	2f78      	cmp	r7, #120	@ 0x78
 8007e32:	4691      	mov	r9, r2
 8007e34:	4680      	mov	r8, r0
 8007e36:	460c      	mov	r4, r1
 8007e38:	469a      	mov	sl, r3
 8007e3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e3e:	d807      	bhi.n	8007e50 <_printf_i+0x28>
 8007e40:	2f62      	cmp	r7, #98	@ 0x62
 8007e42:	d80a      	bhi.n	8007e5a <_printf_i+0x32>
 8007e44:	2f00      	cmp	r7, #0
 8007e46:	f000 80d2 	beq.w	8007fee <_printf_i+0x1c6>
 8007e4a:	2f58      	cmp	r7, #88	@ 0x58
 8007e4c:	f000 80b9 	beq.w	8007fc2 <_printf_i+0x19a>
 8007e50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007e58:	e03a      	b.n	8007ed0 <_printf_i+0xa8>
 8007e5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007e5e:	2b15      	cmp	r3, #21
 8007e60:	d8f6      	bhi.n	8007e50 <_printf_i+0x28>
 8007e62:	a101      	add	r1, pc, #4	@ (adr r1, 8007e68 <_printf_i+0x40>)
 8007e64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e68:	08007ec1 	.word	0x08007ec1
 8007e6c:	08007ed5 	.word	0x08007ed5
 8007e70:	08007e51 	.word	0x08007e51
 8007e74:	08007e51 	.word	0x08007e51
 8007e78:	08007e51 	.word	0x08007e51
 8007e7c:	08007e51 	.word	0x08007e51
 8007e80:	08007ed5 	.word	0x08007ed5
 8007e84:	08007e51 	.word	0x08007e51
 8007e88:	08007e51 	.word	0x08007e51
 8007e8c:	08007e51 	.word	0x08007e51
 8007e90:	08007e51 	.word	0x08007e51
 8007e94:	08007fd5 	.word	0x08007fd5
 8007e98:	08007eff 	.word	0x08007eff
 8007e9c:	08007f8f 	.word	0x08007f8f
 8007ea0:	08007e51 	.word	0x08007e51
 8007ea4:	08007e51 	.word	0x08007e51
 8007ea8:	08007ff7 	.word	0x08007ff7
 8007eac:	08007e51 	.word	0x08007e51
 8007eb0:	08007eff 	.word	0x08007eff
 8007eb4:	08007e51 	.word	0x08007e51
 8007eb8:	08007e51 	.word	0x08007e51
 8007ebc:	08007f97 	.word	0x08007f97
 8007ec0:	6833      	ldr	r3, [r6, #0]
 8007ec2:	1d1a      	adds	r2, r3, #4
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	6032      	str	r2, [r6, #0]
 8007ec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ecc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e09d      	b.n	8008010 <_printf_i+0x1e8>
 8007ed4:	6833      	ldr	r3, [r6, #0]
 8007ed6:	6820      	ldr	r0, [r4, #0]
 8007ed8:	1d19      	adds	r1, r3, #4
 8007eda:	6031      	str	r1, [r6, #0]
 8007edc:	0606      	lsls	r6, r0, #24
 8007ede:	d501      	bpl.n	8007ee4 <_printf_i+0xbc>
 8007ee0:	681d      	ldr	r5, [r3, #0]
 8007ee2:	e003      	b.n	8007eec <_printf_i+0xc4>
 8007ee4:	0645      	lsls	r5, r0, #25
 8007ee6:	d5fb      	bpl.n	8007ee0 <_printf_i+0xb8>
 8007ee8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007eec:	2d00      	cmp	r5, #0
 8007eee:	da03      	bge.n	8007ef8 <_printf_i+0xd0>
 8007ef0:	232d      	movs	r3, #45	@ 0x2d
 8007ef2:	426d      	negs	r5, r5
 8007ef4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ef8:	4859      	ldr	r0, [pc, #356]	@ (8008060 <_printf_i+0x238>)
 8007efa:	230a      	movs	r3, #10
 8007efc:	e011      	b.n	8007f22 <_printf_i+0xfa>
 8007efe:	6821      	ldr	r1, [r4, #0]
 8007f00:	6833      	ldr	r3, [r6, #0]
 8007f02:	0608      	lsls	r0, r1, #24
 8007f04:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f08:	d402      	bmi.n	8007f10 <_printf_i+0xe8>
 8007f0a:	0649      	lsls	r1, r1, #25
 8007f0c:	bf48      	it	mi
 8007f0e:	b2ad      	uxthmi	r5, r5
 8007f10:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f12:	4853      	ldr	r0, [pc, #332]	@ (8008060 <_printf_i+0x238>)
 8007f14:	6033      	str	r3, [r6, #0]
 8007f16:	bf14      	ite	ne
 8007f18:	230a      	movne	r3, #10
 8007f1a:	2308      	moveq	r3, #8
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f22:	6866      	ldr	r6, [r4, #4]
 8007f24:	60a6      	str	r6, [r4, #8]
 8007f26:	2e00      	cmp	r6, #0
 8007f28:	bfa2      	ittt	ge
 8007f2a:	6821      	ldrge	r1, [r4, #0]
 8007f2c:	f021 0104 	bicge.w	r1, r1, #4
 8007f30:	6021      	strge	r1, [r4, #0]
 8007f32:	b90d      	cbnz	r5, 8007f38 <_printf_i+0x110>
 8007f34:	2e00      	cmp	r6, #0
 8007f36:	d04b      	beq.n	8007fd0 <_printf_i+0x1a8>
 8007f38:	4616      	mov	r6, r2
 8007f3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f3e:	fb03 5711 	mls	r7, r3, r1, r5
 8007f42:	5dc7      	ldrb	r7, [r0, r7]
 8007f44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f48:	462f      	mov	r7, r5
 8007f4a:	42bb      	cmp	r3, r7
 8007f4c:	460d      	mov	r5, r1
 8007f4e:	d9f4      	bls.n	8007f3a <_printf_i+0x112>
 8007f50:	2b08      	cmp	r3, #8
 8007f52:	d10b      	bne.n	8007f6c <_printf_i+0x144>
 8007f54:	6823      	ldr	r3, [r4, #0]
 8007f56:	07df      	lsls	r7, r3, #31
 8007f58:	d508      	bpl.n	8007f6c <_printf_i+0x144>
 8007f5a:	6923      	ldr	r3, [r4, #16]
 8007f5c:	6861      	ldr	r1, [r4, #4]
 8007f5e:	4299      	cmp	r1, r3
 8007f60:	bfde      	ittt	le
 8007f62:	2330      	movle	r3, #48	@ 0x30
 8007f64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f68:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007f6c:	1b92      	subs	r2, r2, r6
 8007f6e:	6122      	str	r2, [r4, #16]
 8007f70:	f8cd a000 	str.w	sl, [sp]
 8007f74:	464b      	mov	r3, r9
 8007f76:	aa03      	add	r2, sp, #12
 8007f78:	4621      	mov	r1, r4
 8007f7a:	4640      	mov	r0, r8
 8007f7c:	f7ff fee6 	bl	8007d4c <_printf_common>
 8007f80:	3001      	adds	r0, #1
 8007f82:	d14a      	bne.n	800801a <_printf_i+0x1f2>
 8007f84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f88:	b004      	add	sp, #16
 8007f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	f043 0320 	orr.w	r3, r3, #32
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	4833      	ldr	r0, [pc, #204]	@ (8008064 <_printf_i+0x23c>)
 8007f98:	2778      	movs	r7, #120	@ 0x78
 8007f9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007f9e:	6823      	ldr	r3, [r4, #0]
 8007fa0:	6831      	ldr	r1, [r6, #0]
 8007fa2:	061f      	lsls	r7, r3, #24
 8007fa4:	f851 5b04 	ldr.w	r5, [r1], #4
 8007fa8:	d402      	bmi.n	8007fb0 <_printf_i+0x188>
 8007faa:	065f      	lsls	r7, r3, #25
 8007fac:	bf48      	it	mi
 8007fae:	b2ad      	uxthmi	r5, r5
 8007fb0:	6031      	str	r1, [r6, #0]
 8007fb2:	07d9      	lsls	r1, r3, #31
 8007fb4:	bf44      	itt	mi
 8007fb6:	f043 0320 	orrmi.w	r3, r3, #32
 8007fba:	6023      	strmi	r3, [r4, #0]
 8007fbc:	b11d      	cbz	r5, 8007fc6 <_printf_i+0x19e>
 8007fbe:	2310      	movs	r3, #16
 8007fc0:	e7ac      	b.n	8007f1c <_printf_i+0xf4>
 8007fc2:	4827      	ldr	r0, [pc, #156]	@ (8008060 <_printf_i+0x238>)
 8007fc4:	e7e9      	b.n	8007f9a <_printf_i+0x172>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	f023 0320 	bic.w	r3, r3, #32
 8007fcc:	6023      	str	r3, [r4, #0]
 8007fce:	e7f6      	b.n	8007fbe <_printf_i+0x196>
 8007fd0:	4616      	mov	r6, r2
 8007fd2:	e7bd      	b.n	8007f50 <_printf_i+0x128>
 8007fd4:	6833      	ldr	r3, [r6, #0]
 8007fd6:	6825      	ldr	r5, [r4, #0]
 8007fd8:	6961      	ldr	r1, [r4, #20]
 8007fda:	1d18      	adds	r0, r3, #4
 8007fdc:	6030      	str	r0, [r6, #0]
 8007fde:	062e      	lsls	r6, r5, #24
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	d501      	bpl.n	8007fe8 <_printf_i+0x1c0>
 8007fe4:	6019      	str	r1, [r3, #0]
 8007fe6:	e002      	b.n	8007fee <_printf_i+0x1c6>
 8007fe8:	0668      	lsls	r0, r5, #25
 8007fea:	d5fb      	bpl.n	8007fe4 <_printf_i+0x1bc>
 8007fec:	8019      	strh	r1, [r3, #0]
 8007fee:	2300      	movs	r3, #0
 8007ff0:	6123      	str	r3, [r4, #16]
 8007ff2:	4616      	mov	r6, r2
 8007ff4:	e7bc      	b.n	8007f70 <_printf_i+0x148>
 8007ff6:	6833      	ldr	r3, [r6, #0]
 8007ff8:	1d1a      	adds	r2, r3, #4
 8007ffa:	6032      	str	r2, [r6, #0]
 8007ffc:	681e      	ldr	r6, [r3, #0]
 8007ffe:	6862      	ldr	r2, [r4, #4]
 8008000:	2100      	movs	r1, #0
 8008002:	4630      	mov	r0, r6
 8008004:	f7f8 f984 	bl	8000310 <memchr>
 8008008:	b108      	cbz	r0, 800800e <_printf_i+0x1e6>
 800800a:	1b80      	subs	r0, r0, r6
 800800c:	6060      	str	r0, [r4, #4]
 800800e:	6863      	ldr	r3, [r4, #4]
 8008010:	6123      	str	r3, [r4, #16]
 8008012:	2300      	movs	r3, #0
 8008014:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008018:	e7aa      	b.n	8007f70 <_printf_i+0x148>
 800801a:	6923      	ldr	r3, [r4, #16]
 800801c:	4632      	mov	r2, r6
 800801e:	4649      	mov	r1, r9
 8008020:	4640      	mov	r0, r8
 8008022:	47d0      	blx	sl
 8008024:	3001      	adds	r0, #1
 8008026:	d0ad      	beq.n	8007f84 <_printf_i+0x15c>
 8008028:	6823      	ldr	r3, [r4, #0]
 800802a:	079b      	lsls	r3, r3, #30
 800802c:	d413      	bmi.n	8008056 <_printf_i+0x22e>
 800802e:	68e0      	ldr	r0, [r4, #12]
 8008030:	9b03      	ldr	r3, [sp, #12]
 8008032:	4298      	cmp	r0, r3
 8008034:	bfb8      	it	lt
 8008036:	4618      	movlt	r0, r3
 8008038:	e7a6      	b.n	8007f88 <_printf_i+0x160>
 800803a:	2301      	movs	r3, #1
 800803c:	4632      	mov	r2, r6
 800803e:	4649      	mov	r1, r9
 8008040:	4640      	mov	r0, r8
 8008042:	47d0      	blx	sl
 8008044:	3001      	adds	r0, #1
 8008046:	d09d      	beq.n	8007f84 <_printf_i+0x15c>
 8008048:	3501      	adds	r5, #1
 800804a:	68e3      	ldr	r3, [r4, #12]
 800804c:	9903      	ldr	r1, [sp, #12]
 800804e:	1a5b      	subs	r3, r3, r1
 8008050:	42ab      	cmp	r3, r5
 8008052:	dcf2      	bgt.n	800803a <_printf_i+0x212>
 8008054:	e7eb      	b.n	800802e <_printf_i+0x206>
 8008056:	2500      	movs	r5, #0
 8008058:	f104 0619 	add.w	r6, r4, #25
 800805c:	e7f5      	b.n	800804a <_printf_i+0x222>
 800805e:	bf00      	nop
 8008060:	080082c5 	.word	0x080082c5
 8008064:	080082d6 	.word	0x080082d6

08008068 <__malloc_lock>:
 8008068:	4801      	ldr	r0, [pc, #4]	@ (8008070 <__malloc_lock+0x8>)
 800806a:	f7ff bc73 	b.w	8007954 <__retarget_lock_acquire_recursive>
 800806e:	bf00      	nop
 8008070:	24000938 	.word	0x24000938

08008074 <__malloc_unlock>:
 8008074:	4801      	ldr	r0, [pc, #4]	@ (800807c <__malloc_unlock+0x8>)
 8008076:	f7ff bc6e 	b.w	8007956 <__retarget_lock_release_recursive>
 800807a:	bf00      	nop
 800807c:	24000938 	.word	0x24000938

08008080 <_realloc_r>:
 8008080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008084:	4680      	mov	r8, r0
 8008086:	4615      	mov	r5, r2
 8008088:	460c      	mov	r4, r1
 800808a:	b921      	cbnz	r1, 8008096 <_realloc_r+0x16>
 800808c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008090:	4611      	mov	r1, r2
 8008092:	f7ff bddb 	b.w	8007c4c <_malloc_r>
 8008096:	b92a      	cbnz	r2, 80080a4 <_realloc_r+0x24>
 8008098:	f000 f858 	bl	800814c <_free_r>
 800809c:	2400      	movs	r4, #0
 800809e:	4620      	mov	r0, r4
 80080a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080a4:	f000 f89c 	bl	80081e0 <_malloc_usable_size_r>
 80080a8:	4285      	cmp	r5, r0
 80080aa:	4606      	mov	r6, r0
 80080ac:	d802      	bhi.n	80080b4 <_realloc_r+0x34>
 80080ae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80080b2:	d8f4      	bhi.n	800809e <_realloc_r+0x1e>
 80080b4:	4629      	mov	r1, r5
 80080b6:	4640      	mov	r0, r8
 80080b8:	f7ff fdc8 	bl	8007c4c <_malloc_r>
 80080bc:	4607      	mov	r7, r0
 80080be:	2800      	cmp	r0, #0
 80080c0:	d0ec      	beq.n	800809c <_realloc_r+0x1c>
 80080c2:	42b5      	cmp	r5, r6
 80080c4:	462a      	mov	r2, r5
 80080c6:	4621      	mov	r1, r4
 80080c8:	bf28      	it	cs
 80080ca:	4632      	movcs	r2, r6
 80080cc:	f000 f830 	bl	8008130 <memcpy>
 80080d0:	4621      	mov	r1, r4
 80080d2:	4640      	mov	r0, r8
 80080d4:	f000 f83a 	bl	800814c <_free_r>
 80080d8:	463c      	mov	r4, r7
 80080da:	e7e0      	b.n	800809e <_realloc_r+0x1e>

080080dc <memmove>:
 80080dc:	4288      	cmp	r0, r1
 80080de:	b510      	push	{r4, lr}
 80080e0:	eb01 0402 	add.w	r4, r1, r2
 80080e4:	d902      	bls.n	80080ec <memmove+0x10>
 80080e6:	4284      	cmp	r4, r0
 80080e8:	4623      	mov	r3, r4
 80080ea:	d807      	bhi.n	80080fc <memmove+0x20>
 80080ec:	1e43      	subs	r3, r0, #1
 80080ee:	42a1      	cmp	r1, r4
 80080f0:	d008      	beq.n	8008104 <memmove+0x28>
 80080f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080fa:	e7f8      	b.n	80080ee <memmove+0x12>
 80080fc:	4402      	add	r2, r0
 80080fe:	4601      	mov	r1, r0
 8008100:	428a      	cmp	r2, r1
 8008102:	d100      	bne.n	8008106 <memmove+0x2a>
 8008104:	bd10      	pop	{r4, pc}
 8008106:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800810a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800810e:	e7f7      	b.n	8008100 <memmove+0x24>

08008110 <_sbrk_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	4d06      	ldr	r5, [pc, #24]	@ (800812c <_sbrk_r+0x1c>)
 8008114:	2300      	movs	r3, #0
 8008116:	4604      	mov	r4, r0
 8008118:	4608      	mov	r0, r1
 800811a:	602b      	str	r3, [r5, #0]
 800811c:	f7f9 f918 	bl	8001350 <_sbrk>
 8008120:	1c43      	adds	r3, r0, #1
 8008122:	d102      	bne.n	800812a <_sbrk_r+0x1a>
 8008124:	682b      	ldr	r3, [r5, #0]
 8008126:	b103      	cbz	r3, 800812a <_sbrk_r+0x1a>
 8008128:	6023      	str	r3, [r4, #0]
 800812a:	bd38      	pop	{r3, r4, r5, pc}
 800812c:	24000944 	.word	0x24000944

08008130 <memcpy>:
 8008130:	440a      	add	r2, r1
 8008132:	4291      	cmp	r1, r2
 8008134:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008138:	d100      	bne.n	800813c <memcpy+0xc>
 800813a:	4770      	bx	lr
 800813c:	b510      	push	{r4, lr}
 800813e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008142:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008146:	4291      	cmp	r1, r2
 8008148:	d1f9      	bne.n	800813e <memcpy+0xe>
 800814a:	bd10      	pop	{r4, pc}

0800814c <_free_r>:
 800814c:	b538      	push	{r3, r4, r5, lr}
 800814e:	4605      	mov	r5, r0
 8008150:	2900      	cmp	r1, #0
 8008152:	d041      	beq.n	80081d8 <_free_r+0x8c>
 8008154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008158:	1f0c      	subs	r4, r1, #4
 800815a:	2b00      	cmp	r3, #0
 800815c:	bfb8      	it	lt
 800815e:	18e4      	addlt	r4, r4, r3
 8008160:	f7ff ff82 	bl	8008068 <__malloc_lock>
 8008164:	4a1d      	ldr	r2, [pc, #116]	@ (80081dc <_free_r+0x90>)
 8008166:	6813      	ldr	r3, [r2, #0]
 8008168:	b933      	cbnz	r3, 8008178 <_free_r+0x2c>
 800816a:	6063      	str	r3, [r4, #4]
 800816c:	6014      	str	r4, [r2, #0]
 800816e:	4628      	mov	r0, r5
 8008170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008174:	f7ff bf7e 	b.w	8008074 <__malloc_unlock>
 8008178:	42a3      	cmp	r3, r4
 800817a:	d908      	bls.n	800818e <_free_r+0x42>
 800817c:	6820      	ldr	r0, [r4, #0]
 800817e:	1821      	adds	r1, r4, r0
 8008180:	428b      	cmp	r3, r1
 8008182:	bf01      	itttt	eq
 8008184:	6819      	ldreq	r1, [r3, #0]
 8008186:	685b      	ldreq	r3, [r3, #4]
 8008188:	1809      	addeq	r1, r1, r0
 800818a:	6021      	streq	r1, [r4, #0]
 800818c:	e7ed      	b.n	800816a <_free_r+0x1e>
 800818e:	461a      	mov	r2, r3
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	b10b      	cbz	r3, 8008198 <_free_r+0x4c>
 8008194:	42a3      	cmp	r3, r4
 8008196:	d9fa      	bls.n	800818e <_free_r+0x42>
 8008198:	6811      	ldr	r1, [r2, #0]
 800819a:	1850      	adds	r0, r2, r1
 800819c:	42a0      	cmp	r0, r4
 800819e:	d10b      	bne.n	80081b8 <_free_r+0x6c>
 80081a0:	6820      	ldr	r0, [r4, #0]
 80081a2:	4401      	add	r1, r0
 80081a4:	1850      	adds	r0, r2, r1
 80081a6:	4283      	cmp	r3, r0
 80081a8:	6011      	str	r1, [r2, #0]
 80081aa:	d1e0      	bne.n	800816e <_free_r+0x22>
 80081ac:	6818      	ldr	r0, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	6053      	str	r3, [r2, #4]
 80081b2:	4408      	add	r0, r1
 80081b4:	6010      	str	r0, [r2, #0]
 80081b6:	e7da      	b.n	800816e <_free_r+0x22>
 80081b8:	d902      	bls.n	80081c0 <_free_r+0x74>
 80081ba:	230c      	movs	r3, #12
 80081bc:	602b      	str	r3, [r5, #0]
 80081be:	e7d6      	b.n	800816e <_free_r+0x22>
 80081c0:	6820      	ldr	r0, [r4, #0]
 80081c2:	1821      	adds	r1, r4, r0
 80081c4:	428b      	cmp	r3, r1
 80081c6:	bf04      	itt	eq
 80081c8:	6819      	ldreq	r1, [r3, #0]
 80081ca:	685b      	ldreq	r3, [r3, #4]
 80081cc:	6063      	str	r3, [r4, #4]
 80081ce:	bf04      	itt	eq
 80081d0:	1809      	addeq	r1, r1, r0
 80081d2:	6021      	streq	r1, [r4, #0]
 80081d4:	6054      	str	r4, [r2, #4]
 80081d6:	e7ca      	b.n	800816e <_free_r+0x22>
 80081d8:	bd38      	pop	{r3, r4, r5, pc}
 80081da:	bf00      	nop
 80081dc:	24000940 	.word	0x24000940

080081e0 <_malloc_usable_size_r>:
 80081e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081e4:	1f18      	subs	r0, r3, #4
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	bfbc      	itt	lt
 80081ea:	580b      	ldrlt	r3, [r1, r0]
 80081ec:	18c0      	addlt	r0, r0, r3
 80081ee:	4770      	bx	lr

080081f0 <_init>:
 80081f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081f2:	bf00      	nop
 80081f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081f6:	bc08      	pop	{r3}
 80081f8:	469e      	mov	lr, r3
 80081fa:	4770      	bx	lr

080081fc <_fini>:
 80081fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081fe:	bf00      	nop
 8008200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008202:	bc08      	pop	{r3}
 8008204:	469e      	mov	lr, r3
 8008206:	4770      	bx	lr
