#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 17 09:58:57 2022
# Process ID: 13108
# Current directory: G:/01Astar/Asatr32x32/top_astargnps
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12208 G:\01Astar\Asatr32x32\top_astargnps\top_astargnps.xpr
# Log file: G:/01Astar/Asatr32x32/top_astargnps/vivado.log
# Journal file: G:/01Astar/Asatr32x32/top_astargnps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 787.180 ; gain = 206.336
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name openram8 -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {openram8} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips openram8]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'openram8' to 'openram8' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'openram8'...
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'openram8'...
catch { config_ip_cache -export [get_ips -all openram8] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
launch_runs -jobs 4 openram8_synth_1
[Tue May 17 10:02:18 2022] Launched openram8_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/openram8_synth_1/runme.log
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name openram12 -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {openram12} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips openram12]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'openram12' to 'openram12' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'openram12'...
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'openram12'...
catch { config_ip_cache -export [get_ips -all openram12] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
launch_runs -jobs 4 openram12_synth_1
[Tue May 17 10:03:28 2022] Launched openram12_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/openram12_synth_1/runme.log
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v w ]
add_files -fileset sim_1 G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v
update_compile_order -fileset sim_1
set_property top openram8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openram8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openram8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/sim/openram8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openram8_tb_behav xil_defaultlib.openram8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'doutb' is not permitted [G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2019.738 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openram8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openram8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/sim/openram8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openram8_tb_behav xil_defaultlib.openram8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.openram8
Compiling module xil_defaultlib.openram8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openram8_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim/xsim.dir/openram8_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 17 10:29:10 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2019.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openram8_tb_behav -key {Behavioral:sim_1:Functional:openram8_tb} -tclbatch {openram8_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
WARNING: Simulation object /map_ram_tb/your_instance_name/clka was not found in the design.
WARNING: Simulation object /map_ram_tb/your_instance_name/ena was not found in the design.
WARNING: Simulation object /map_ram_tb/your_instance_name/wea was not found in the design.
WARNING: Simulation object /map_ram_tb/your_instance_name/addra was not found in the design.
WARNING: Simulation object /map_ram_tb/your_instance_name/dina was not found in the design.
WARNING: Simulation object /map_ram_tb/your_instance_name/douta was not found in the design.
source openram8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module openram8_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openram8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2019.738 ; gain = 0.000
current_wave_config {map_ram_tb_behav.wcfg}
map_ram_tb_behav.wcfg
add_wave {{/openram8_tb/your_instance_name/clka}} {{/openram8_tb/your_instance_name/ena}} {{/openram8_tb/your_instance_name/wea}} {{/openram8_tb/your_instance_name/addra}} {{/openram8_tb/your_instance_name/dina}} {{/openram8_tb/your_instance_name/clkb}} {{/openram8_tb/your_instance_name/enb}} {{/openram8_tb/your_instance_name/addrb}} {{/openram8_tb/your_instance_name/doutb}} 
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Block Memory Generator module openram8_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 100 ns
save_wave_config {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openram8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openram8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/sim/openram8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openram8_tb_behav xil_defaultlib.openram8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.openram8
Compiling module xil_defaultlib.openram8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openram8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openram8_tb_behav -key {Behavioral:sim_1:Functional:openram8_tb} -tclbatch {openram8_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source openram8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module openram8_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openram8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2019.738 ; gain = 0.000
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openram8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openram8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/sim/openram8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openram8_tb_behav xil_defaultlib.openram8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.openram8
Compiling module xil_defaultlib.openram8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openram8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openram8_tb_behav -key {Behavioral:sim_1:Functional:openram8_tb} -tclbatch {openram8_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source openram8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module openram8_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openram8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2019.738 ; gain = 0.000
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'openram8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openram8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/sim/openram8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sim_1/new/openram8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openram8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab97b628e2034ab193dffdbbc8332aff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot openram8_tb_behav xil_defaultlib.openram8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.openram8
Compiling module xil_defaultlib.openram8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openram8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openram8_tb_behav -key {Behavioral:sim_1:Functional:openram8_tb} -tclbatch {openram8_tb.tcl} -view {G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config G:/01Astar/Asatr32x32/top_astargnps/map_ram_tb_behav.wcfg
source openram8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module openram8_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 85000, Instance: openram8_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 2, B read address: 2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openram8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2019.738 ; gain = 0.000
run 100 ns
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name openg_ram -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {openg_ram} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips openg_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'openg_ram' to 'openg_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'openg_ram'...
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'openg_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'openg_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'openg_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'openg_ram'...
catch { config_ip_cache -export [get_ips -all openg_ram] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci]
launch_runs -jobs 4 openg_ram_synth_1
[Tue May 17 11:22:03 2022] Launched openg_ram_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/openg_ram_synth_1/runme.log
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Write_Rate {50}] [get_ips openram8]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'openram8'...
catch { config_ip_cache -export [get_ips -all openram8] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -no_script -sync -force -quiet
reset_run openram8_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/openram8_synth_1

launch_runs -jobs 4 openram8_synth_1
[Tue May 17 13:36:26 2022] Launched openram8_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/openram8_synth_1/runme.log
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset openg_ram g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/openg_ram_synth_1

INFO: [Project 1-386] Moving file 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram/openg_ram.xci' from fileset 'openg_ram' to fileset 'sources_1'.
file delete -force g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openg_ram
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Write_Rate {50}] [get_ips openram12]
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'openram12'...
catch { config_ip_cache -export [get_ips -all openram12] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP openram12, cache-ID = 2407fc21304bf371; cache size = 8.439 MB.
catch { [ delete_ip_run [get_ips -all openram12] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/openram12_synth_1

INFO: [Project 1-386] Moving file 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci' from fileset 'openram12' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci'
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mapram1 -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mapram1} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {1} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips mapram1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mapram1' to 'mapram1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mapram1'...
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mapram1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mapram1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mapram1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mapram1'...
catch { config_ip_cache -export [get_ips -all mapram1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mapram1, cache-ID = 97748c8bb7393532; cache size = 8.577 MB.
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci'
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset map_ram G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/map_ram_synth_1

INFO: [Project 1-386] Moving file 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram/map_ram.xci' from fileset 'map_ram' to fileset 'sources_1'.
file delete -force G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/map_ram
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name closeram8 -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {closeram8} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips closeram8]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'closeram8' to 'closeram8' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'closeram8'...
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'closeram8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'closeram8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'closeram8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'closeram8'...
catch { config_ip_cache -export [get_ips -all closeram8] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP closeram8, cache-ID = 09154e28805ab294; cache size = 8.577 MB.
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci'
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci] -no_script -reset -force -quiet
remove_files  -fileset closelist G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/closelist_synth_1

INFO: [Project 1-386] Moving file 'G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist/closelist.xci' from fileset 'closelist' to fileset 'sources_1'.
file delete -force G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closelist
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_astar -dir g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip
set_property -dict [list CONFIG.C_DATA_DEPTH {65536} CONFIG.C_NUM_OF_PROBES {2} CONFIG.Component_Name {ila_astar}] [get_ips ila_astar]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ila_astar' to 'ila_astar' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_astar'...
generate_target all [get_files  g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_astar'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_astar'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_astar'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_astar'...
catch { config_ip_cache -export [get_ips -all ila_astar] }
export_ip_user_files -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci]
launch_runs -jobs 4 ila_astar_synth_1
[Tue May 17 23:02:39 2022] Launched ila_astar_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/ila_astar_synth_1/runme.log
export_simulation -of_objects [get_files g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/ila_astar/ila_astar.xci] -directory G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci' is already up-to-date
[Tue May 17 23:03:22 2022] Launched ila_astar_synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/ila_astar_synth_1/runme.log
[Tue May 17 23:03:22 2022] Launched synth_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/01Astar/Asatr32x32/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1/mapram1.xci' is already up-to-date
[Tue May 17 23:07:36 2022] Launched impl_1...
Run output will be captured here: G:/01Astar/Asatr32x32/top_astargnps/top_astargnps.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 17 23:16:37 2022...
