INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/MinimumSystem.gen/sources_1/ip/bf_mul/sim/bf_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/gen_tlast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_tlast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/parallel_squarev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_squarev2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/squaresum_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squaresum_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/sum_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_align
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/sum_keep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_keep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/rms_sum_topv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rms_sum_topv2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/MinimumSystem.gen/sources_1/ip/bf_sub/sim/bf_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/bf_add/sim/bf_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/bf_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/inv_sqrt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sqrt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sources_1/new/rms_norm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rms_norm_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.ip_user_files/bd/RMSnormv2/ip/RMSnormv2_rms_sum_topv2_0_0/sim/RMSnormv2_rms_sum_topv2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RMSnormv2_rms_sum_topv2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.ip_user_files/bd/RMSnormv2/ip/RMSnormv2_rms_norm_top_0_0/sim/RMSnormv2_rms_norm_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RMSnormv2_rms_norm_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.ip_user_files/bd/RMSnormv2/sim/RMSnormv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RMSnormv2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/bd/RMSnormv2/hdl/RMSnormv2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RMSnormv2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.srcs/sim_1/new/RMS_matrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alhua/VivadoProject/RMSnorm/RMSnorm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
