
Piotrowski.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003eac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  0800403c  0800403c  0001403c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040a0  080040a0  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  080040a0  080040a0  000140a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040a8  080040a8  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040a8  080040a8  000140a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040ac  080040ac  000140ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  080040b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200000a4  08004154  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  08004154  000203c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009596  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000158a  00000000  00000000  0002966a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008d8  00000000  00000000  0002abf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000848  00000000  00000000  0002b4d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020a2d  00000000  00000000  0002bd18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000754e  00000000  00000000  0004c745  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c5ba2  00000000  00000000  00053c93  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00119835  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027ac  00000000  00000000  001198b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a4 	.word	0x200000a4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004024 	.word	0x08004024

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a8 	.word	0x200000a8
 80001cc:	08004024 	.word	0x08004024

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 fd66 	bl	8001054 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f80e 	bl	80005a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f8ec 	bl	8000768 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000590:	f000 f868 	bl	8000664 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000594:	f000 f8be 	bl	8000714 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8000598:	f000 f892 	bl	80006c0 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setup();
 800059c:	f000 f928 	bl	80007f0 <setup>
  while (1)
  {
	  read();
 80005a0:	f000 fa32 	bl	8000a08 <read>
 80005a4:	e7fc      	b.n	80005a0 <main+0x20>
	...

080005a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b094      	sub	sp, #80	; 0x50
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	f107 0320 	add.w	r3, r7, #32
 80005b2:	2230      	movs	r2, #48	; 0x30
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f003 f926 	bl	8003808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005bc:	f107 030c 	add.w	r3, r7, #12
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	605a      	str	r2, [r3, #4]
 80005c6:	609a      	str	r2, [r3, #8]
 80005c8:	60da      	str	r2, [r3, #12]
 80005ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005cc:	2300      	movs	r3, #0
 80005ce:	60bb      	str	r3, [r7, #8]
 80005d0:	4b22      	ldr	r3, [pc, #136]	; (800065c <SystemClock_Config+0xb4>)
 80005d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d4:	4a21      	ldr	r2, [pc, #132]	; (800065c <SystemClock_Config+0xb4>)
 80005d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005da:	6413      	str	r3, [r2, #64]	; 0x40
 80005dc:	4b1f      	ldr	r3, [pc, #124]	; (800065c <SystemClock_Config+0xb4>)
 80005de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e4:	60bb      	str	r3, [r7, #8]
 80005e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e8:	2300      	movs	r3, #0
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	4b1c      	ldr	r3, [pc, #112]	; (8000660 <SystemClock_Config+0xb8>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a1b      	ldr	r2, [pc, #108]	; (8000660 <SystemClock_Config+0xb8>)
 80005f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005f6:	6013      	str	r3, [r2, #0]
 80005f8:	4b19      	ldr	r3, [pc, #100]	; (8000660 <SystemClock_Config+0xb8>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000604:	2302      	movs	r3, #2
 8000606:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000608:	2301      	movs	r3, #1
 800060a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800060c:	2310      	movs	r3, #16
 800060e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000610:	2300      	movs	r3, #0
 8000612:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000614:	f107 0320 	add.w	r3, r7, #32
 8000618:	4618      	mov	r0, r3
 800061a:	f001 ffe3 	bl	80025e4 <HAL_RCC_OscConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000624:	f000 fb84 	bl	8000d30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000628:	230f      	movs	r3, #15
 800062a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800062c:	2300      	movs	r3, #0
 800062e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000634:	2300      	movs	r3, #0
 8000636:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000638:	2300      	movs	r3, #0
 800063a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800063c:	f107 030c 	add.w	r3, r7, #12
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f002 fa3e 	bl	8002ac4 <HAL_RCC_ClockConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800064e:	f000 fb6f 	bl	8000d30 <Error_Handler>
  }
}
 8000652:	bf00      	nop
 8000654:	3750      	adds	r7, #80	; 0x50
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40023800 	.word	0x40023800
 8000660:	40007000 	.word	0x40007000

08000664 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000668:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <MX_I2C1_Init+0x50>)
 800066a:	4a13      	ldr	r2, [pc, #76]	; (80006b8 <MX_I2C1_Init+0x54>)
 800066c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800066e:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <MX_I2C1_Init+0x50>)
 8000670:	4a12      	ldr	r2, [pc, #72]	; (80006bc <MX_I2C1_Init+0x58>)
 8000672:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000674:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <MX_I2C1_Init+0x50>)
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800067a:	4b0e      	ldr	r3, [pc, #56]	; (80006b4 <MX_I2C1_Init+0x50>)
 800067c:	2200      	movs	r2, #0
 800067e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000680:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <MX_I2C1_Init+0x50>)
 8000682:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000686:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000688:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <MX_I2C1_Init+0x50>)
 800068a:	2200      	movs	r2, #0
 800068c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_I2C1_Init+0x50>)
 8000690:	2200      	movs	r2, #0
 8000692:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000694:	4b07      	ldr	r3, [pc, #28]	; (80006b4 <MX_I2C1_Init+0x50>)
 8000696:	2200      	movs	r2, #0
 8000698:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800069a:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <MX_I2C1_Init+0x50>)
 800069c:	2200      	movs	r2, #0
 800069e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006a0:	4804      	ldr	r0, [pc, #16]	; (80006b4 <MX_I2C1_Init+0x50>)
 80006a2:	f000 ffeb 	bl	800167c <HAL_I2C_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006ac:	f000 fb40 	bl	8000d30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006b0:	bf00      	nop
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	2000032c 	.word	0x2000032c
 80006b8:	40005400 	.word	0x40005400
 80006bc:	000186a0 	.word	0x000186a0

080006c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006c4:	4b11      	ldr	r3, [pc, #68]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006c6:	4a12      	ldr	r2, [pc, #72]	; (8000710 <MX_USART2_UART_Init+0x50>)
 80006c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ca:	4b10      	ldr	r3, [pc, #64]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d8:	4b0c      	ldr	r3, [pc, #48]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006de:	4b0b      	ldr	r3, [pc, #44]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006e4:	4b09      	ldr	r3, [pc, #36]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006e6:	220c      	movs	r2, #12
 80006e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ea:	4b08      	ldr	r3, [pc, #32]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f0:	4b06      	ldr	r3, [pc, #24]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006f6:	4805      	ldr	r0, [pc, #20]	; (800070c <MX_USART2_UART_Init+0x4c>)
 80006f8:	f002 fbb0 	bl	8002e5c <HAL_UART_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000702:	f000 fb15 	bl	8000d30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000380 	.word	0x20000380
 8000710:	40004400 	.word	0x40004400

08000714 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000718:	4b11      	ldr	r3, [pc, #68]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 800071a:	4a12      	ldr	r2, [pc, #72]	; (8000764 <MX_USART3_UART_Init+0x50>)
 800071c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800071e:	4b10      	ldr	r3, [pc, #64]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 8000720:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000724:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000726:	4b0e      	ldr	r3, [pc, #56]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800072c:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000732:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000738:	4b09      	ldr	r3, [pc, #36]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 800073a:	220c      	movs	r2, #12
 800073c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073e:	4b08      	ldr	r3, [pc, #32]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 8000746:	2200      	movs	r2, #0
 8000748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800074a:	4805      	ldr	r0, [pc, #20]	; (8000760 <MX_USART3_UART_Init+0x4c>)
 800074c:	f002 fb86 	bl	8002e5c <HAL_UART_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000756:	f000 faeb 	bl	8000d30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	200002ec 	.word	0x200002ec
 8000764:	40004800 	.word	0x40004800

08000768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	60fb      	str	r3, [r7, #12]
 8000772:	4b1e      	ldr	r3, [pc, #120]	; (80007ec <MX_GPIO_Init+0x84>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	4a1d      	ldr	r2, [pc, #116]	; (80007ec <MX_GPIO_Init+0x84>)
 8000778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800077c:	6313      	str	r3, [r2, #48]	; 0x30
 800077e:	4b1b      	ldr	r3, [pc, #108]	; (80007ec <MX_GPIO_Init+0x84>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	60bb      	str	r3, [r7, #8]
 800078e:	4b17      	ldr	r3, [pc, #92]	; (80007ec <MX_GPIO_Init+0x84>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a16      	ldr	r2, [pc, #88]	; (80007ec <MX_GPIO_Init+0x84>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b14      	ldr	r3, [pc, #80]	; (80007ec <MX_GPIO_Init+0x84>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	4b10      	ldr	r3, [pc, #64]	; (80007ec <MX_GPIO_Init+0x84>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a0f      	ldr	r2, [pc, #60]	; (80007ec <MX_GPIO_Init+0x84>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b0d      	ldr	r3, [pc, #52]	; (80007ec <MX_GPIO_Init+0x84>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	603b      	str	r3, [r7, #0]
 80007c6:	4b09      	ldr	r3, [pc, #36]	; (80007ec <MX_GPIO_Init+0x84>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a08      	ldr	r2, [pc, #32]	; (80007ec <MX_GPIO_Init+0x84>)
 80007cc:	f043 0308 	orr.w	r3, r3, #8
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b06      	ldr	r3, [pc, #24]	; (80007ec <MX_GPIO_Init+0x84>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0308 	and.w	r3, r3, #8
 80007da:	603b      	str	r3, [r7, #0]
 80007dc:	683b      	ldr	r3, [r7, #0]

}
 80007de:	bf00      	nop
 80007e0:	3714      	adds	r7, #20
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	40023800 	.word	0x40023800

080007f0 <setup>:

/* USER CODE BEGIN 4 */
void setup()
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af04      	add	r7, sp, #16
	bitMask(MAX30105_MODECONFIG, MAX30105_RESET_MASK, MAX30105_RESET);
 80007f6:	4b64      	ldr	r3, [pc, #400]	; (8000988 <setup+0x198>)
 80007f8:	881b      	ldrh	r3, [r3, #0]
 80007fa:	b2d8      	uxtb	r0, r3
 80007fc:	4b63      	ldr	r3, [pc, #396]	; (800098c <setup+0x19c>)
 80007fe:	7819      	ldrb	r1, [r3, #0]
 8000800:	4b63      	ldr	r3, [pc, #396]	; (8000990 <setup+0x1a0>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	461a      	mov	r2, r3
 8000806:	f000 fa4b 	bl	8000ca0 <bitMask>
	bitMask(MAX30105_FIFOCONFIG, MAX30105_SAMPLEAVG_MASK, MAX30105_SAMPLEAVG_16);
 800080a:	4b62      	ldr	r3, [pc, #392]	; (8000994 <setup+0x1a4>)
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	b2d8      	uxtb	r0, r3
 8000810:	4b61      	ldr	r3, [pc, #388]	; (8000998 <setup+0x1a8>)
 8000812:	881b      	ldrh	r3, [r3, #0]
 8000814:	b2d9      	uxtb	r1, r3
 8000816:	4b61      	ldr	r3, [pc, #388]	; (800099c <setup+0x1ac>)
 8000818:	881b      	ldrh	r3, [r3, #0]
 800081a:	b2db      	uxtb	r3, r3
 800081c:	461a      	mov	r2, r3
 800081e:	f000 fa3f 	bl	8000ca0 <bitMask>
	bitMask(MAX30105_FIFOCONFIG, MAX30105_ROLLOVER_MASK, MAX30105_ROLLOVER_ENABLE);
 8000822:	4b5c      	ldr	r3, [pc, #368]	; (8000994 <setup+0x1a4>)
 8000824:	881b      	ldrh	r3, [r3, #0]
 8000826:	b2d8      	uxtb	r0, r3
 8000828:	4b5d      	ldr	r3, [pc, #372]	; (80009a0 <setup+0x1b0>)
 800082a:	7819      	ldrb	r1, [r3, #0]
 800082c:	4b5d      	ldr	r3, [pc, #372]	; (80009a4 <setup+0x1b4>)
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	b2db      	uxtb	r3, r3
 8000832:	461a      	mov	r2, r3
 8000834:	f000 fa34 	bl	8000ca0 <bitMask>
	bitMask(MAX30105_MODECONFIG, MAX30105_MODE_MASK, MAX30105_MODE_MULTILED);
 8000838:	4b53      	ldr	r3, [pc, #332]	; (8000988 <setup+0x198>)
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	b2d8      	uxtb	r0, r3
 800083e:	4b5a      	ldr	r3, [pc, #360]	; (80009a8 <setup+0x1b8>)
 8000840:	7819      	ldrb	r1, [r3, #0]
 8000842:	4b5a      	ldr	r3, [pc, #360]	; (80009ac <setup+0x1bc>)
 8000844:	881b      	ldrh	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	461a      	mov	r2, r3
 800084a:	f000 fa29 	bl	8000ca0 <bitMask>
	bitMask(MAX30105_PARTICLECONFIG, MAX30105_ADCRANGE_MASK, MAX30105_ADCRANGE_4096);
 800084e:	4b58      	ldr	r3, [pc, #352]	; (80009b0 <setup+0x1c0>)
 8000850:	881b      	ldrh	r3, [r3, #0]
 8000852:	b2d8      	uxtb	r0, r3
 8000854:	4b57      	ldr	r3, [pc, #348]	; (80009b4 <setup+0x1c4>)
 8000856:	7819      	ldrb	r1, [r3, #0]
 8000858:	4b57      	ldr	r3, [pc, #348]	; (80009b8 <setup+0x1c8>)
 800085a:	881b      	ldrh	r3, [r3, #0]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	461a      	mov	r2, r3
 8000860:	f000 fa1e 	bl	8000ca0 <bitMask>
	bitMask(MAX30105_PARTICLECONFIG, MAX30105_SAMPLERATE_MASK, MAX30105_SAMPLERATE_50);
 8000864:	4b52      	ldr	r3, [pc, #328]	; (80009b0 <setup+0x1c0>)
 8000866:	881b      	ldrh	r3, [r3, #0]
 8000868:	b2d8      	uxtb	r0, r3
 800086a:	4b54      	ldr	r3, [pc, #336]	; (80009bc <setup+0x1cc>)
 800086c:	7819      	ldrb	r1, [r3, #0]
 800086e:	4b54      	ldr	r3, [pc, #336]	; (80009c0 <setup+0x1d0>)
 8000870:	881b      	ldrh	r3, [r3, #0]
 8000872:	b2db      	uxtb	r3, r3
 8000874:	461a      	mov	r2, r3
 8000876:	f000 fa13 	bl	8000ca0 <bitMask>
	bitMask(MAX30105_PARTICLECONFIG, MAX30105_PULSEWIDTH_MASK, MAX30105_PULSEWIDTH_118);
 800087a:	4b4d      	ldr	r3, [pc, #308]	; (80009b0 <setup+0x1c0>)
 800087c:	881b      	ldrh	r3, [r3, #0]
 800087e:	b2d8      	uxtb	r0, r3
 8000880:	4b50      	ldr	r3, [pc, #320]	; (80009c4 <setup+0x1d4>)
 8000882:	7819      	ldrb	r1, [r3, #0]
 8000884:	4b50      	ldr	r3, [pc, #320]	; (80009c8 <setup+0x1d8>)
 8000886:	881b      	ldrh	r3, [r3, #0]
 8000888:	b2db      	uxtb	r3, r3
 800088a:	461a      	mov	r2, r3
 800088c:	f000 fa08 	bl	8000ca0 <bitMask>
	HAL_Delay(100);
 8000890:	2064      	movs	r0, #100	; 0x64
 8000892:	f000 fc51 	bl	8001138 <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, (MAX30105_ADDRESS << 1), (MAX30105_LED1_PULSEAMP),
 8000896:	4b4d      	ldr	r3, [pc, #308]	; (80009cc <setup+0x1dc>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	b29b      	uxth	r3, r3
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	b299      	uxth	r1, r3
 80008a0:	4b4b      	ldr	r3, [pc, #300]	; (80009d0 <setup+0x1e0>)
 80008a2:	881a      	ldrh	r2, [r3, #0]
 80008a4:	f04f 33ff 	mov.w	r3, #4294967295
 80008a8:	9302      	str	r3, [sp, #8]
 80008aa:	2302      	movs	r3, #2
 80008ac:	9301      	str	r3, [sp, #4]
 80008ae:	4b49      	ldr	r3, [pc, #292]	; (80009d4 <setup+0x1e4>)
 80008b0:	9300      	str	r3, [sp, #0]
 80008b2:	2301      	movs	r3, #1
 80008b4:	4848      	ldr	r0, [pc, #288]	; (80009d8 <setup+0x1e8>)
 80008b6:	f001 f819 	bl	80018ec <HAL_I2C_Mem_Write>
			1, &MAX30105_LED_AMPLITUDE, sizeof(MAX30105_LED_AMPLITUDE),
			HAL_MAX_DELAY);
	HAL_Delay(100);
 80008ba:	2064      	movs	r0, #100	; 0x64
 80008bc:	f000 fc3c 	bl	8001138 <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, (MAX30105_ADDRESS << 1), (MAX30105_LED2_PULSEAMP),
 80008c0:	4b42      	ldr	r3, [pc, #264]	; (80009cc <setup+0x1dc>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	b299      	uxth	r1, r3
 80008ca:	4b44      	ldr	r3, [pc, #272]	; (80009dc <setup+0x1ec>)
 80008cc:	881a      	ldrh	r2, [r3, #0]
 80008ce:	f04f 33ff 	mov.w	r3, #4294967295
 80008d2:	9302      	str	r3, [sp, #8]
 80008d4:	2302      	movs	r3, #2
 80008d6:	9301      	str	r3, [sp, #4]
 80008d8:	4b3e      	ldr	r3, [pc, #248]	; (80009d4 <setup+0x1e4>)
 80008da:	9300      	str	r3, [sp, #0]
 80008dc:	2301      	movs	r3, #1
 80008de:	483e      	ldr	r0, [pc, #248]	; (80009d8 <setup+0x1e8>)
 80008e0:	f001 f804 	bl	80018ec <HAL_I2C_Mem_Write>
			1, &MAX30105_LED_AMPLITUDE, sizeof(MAX30105_LED_AMPLITUDE),
			HAL_MAX_DELAY);
	HAL_Delay(100);
 80008e4:	2064      	movs	r0, #100	; 0x64
 80008e6:	f000 fc27 	bl	8001138 <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, (MAX30105_ADDRESS << 1), (MAX30105_LED3_PULSEAMP),
 80008ea:	4b38      	ldr	r3, [pc, #224]	; (80009cc <setup+0x1dc>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	b299      	uxth	r1, r3
 80008f4:	4b3a      	ldr	r3, [pc, #232]	; (80009e0 <setup+0x1f0>)
 80008f6:	881a      	ldrh	r2, [r3, #0]
 80008f8:	f04f 33ff 	mov.w	r3, #4294967295
 80008fc:	9302      	str	r3, [sp, #8]
 80008fe:	2302      	movs	r3, #2
 8000900:	9301      	str	r3, [sp, #4]
 8000902:	4b34      	ldr	r3, [pc, #208]	; (80009d4 <setup+0x1e4>)
 8000904:	9300      	str	r3, [sp, #0]
 8000906:	2301      	movs	r3, #1
 8000908:	4833      	ldr	r0, [pc, #204]	; (80009d8 <setup+0x1e8>)
 800090a:	f000 ffef 	bl	80018ec <HAL_I2C_Mem_Write>
			1, &MAX30105_LED_AMPLITUDE, sizeof(MAX30105_LED_AMPLITUDE),
			HAL_MAX_DELAY);
	HAL_Delay(100);
 800090e:	2064      	movs	r0, #100	; 0x64
 8000910:	f000 fc12 	bl	8001138 <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, (MAX30105_ADDRESS << 1), (MAX30105_LED_PROX_AMP),
 8000914:	4b2d      	ldr	r3, [pc, #180]	; (80009cc <setup+0x1dc>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	b29b      	uxth	r3, r3
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	b299      	uxth	r1, r3
 800091e:	4b31      	ldr	r3, [pc, #196]	; (80009e4 <setup+0x1f4>)
 8000920:	881a      	ldrh	r2, [r3, #0]
 8000922:	f04f 33ff 	mov.w	r3, #4294967295
 8000926:	9302      	str	r3, [sp, #8]
 8000928:	2302      	movs	r3, #2
 800092a:	9301      	str	r3, [sp, #4]
 800092c:	4b29      	ldr	r3, [pc, #164]	; (80009d4 <setup+0x1e4>)
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	2301      	movs	r3, #1
 8000932:	4829      	ldr	r0, [pc, #164]	; (80009d8 <setup+0x1e8>)
 8000934:	f000 ffda 	bl	80018ec <HAL_I2C_Mem_Write>
			1, &MAX30105_LED_AMPLITUDE, sizeof(MAX30105_LED_AMPLITUDE),
			HAL_MAX_DELAY);
	HAL_Delay(100);
 8000938:	2064      	movs	r0, #100	; 0x64
 800093a:	f000 fbfd 	bl	8001138 <HAL_Delay>
	bitMask(MAX30105_MULTILEDCONFIG1, MAX30105_SLOT1_MASK,SLOT_RED_LED);
 800093e:	4b2a      	ldr	r3, [pc, #168]	; (80009e8 <setup+0x1f8>)
 8000940:	881b      	ldrh	r3, [r3, #0]
 8000942:	b2d8      	uxtb	r0, r3
 8000944:	4b29      	ldr	r3, [pc, #164]	; (80009ec <setup+0x1fc>)
 8000946:	7819      	ldrb	r1, [r3, #0]
 8000948:	4b29      	ldr	r3, [pc, #164]	; (80009f0 <setup+0x200>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	461a      	mov	r2, r3
 800094e:	f000 f9a7 	bl	8000ca0 <bitMask>
	bitMask(MAX30105_MULTILEDCONFIG1, MAX30105_SLOT2_MASK,(SLOT_IR_LED<<4));
 8000952:	4b25      	ldr	r3, [pc, #148]	; (80009e8 <setup+0x1f8>)
 8000954:	881b      	ldrh	r3, [r3, #0]
 8000956:	b2d8      	uxtb	r0, r3
 8000958:	4b26      	ldr	r3, [pc, #152]	; (80009f4 <setup+0x204>)
 800095a:	7819      	ldrb	r1, [r3, #0]
 800095c:	4b26      	ldr	r3, [pc, #152]	; (80009f8 <setup+0x208>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	011b      	lsls	r3, r3, #4
 8000962:	b2db      	uxtb	r3, r3
 8000964:	461a      	mov	r2, r3
 8000966:	f000 f99b 	bl	8000ca0 <bitMask>
	bitMask(MAX30105_MULTILEDCONFIG2, MAX30105_SLOT3_MASK,SLOT_GREEN_LED);
 800096a:	4b24      	ldr	r3, [pc, #144]	; (80009fc <setup+0x20c>)
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	b2d8      	uxtb	r0, r3
 8000970:	4b23      	ldr	r3, [pc, #140]	; (8000a00 <setup+0x210>)
 8000972:	7819      	ldrb	r1, [r3, #0]
 8000974:	4b23      	ldr	r3, [pc, #140]	; (8000a04 <setup+0x214>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	461a      	mov	r2, r3
 800097a:	f000 f991 	bl	8000ca0 <bitMask>

	clearFIFO();
 800097e:	f000 f93d 	bl	8000bfc <clearFIFO>
}
 8000982:	bf00      	nop
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000004 	.word	0x20000004
 800098c:	20000025 	.word	0x20000025
 8000990:	20000020 	.word	0x20000020
 8000994:	20000002 	.word	0x20000002
 8000998:	2000002a 	.word	0x2000002a
 800099c:	2000001e 	.word	0x2000001e
 80009a0:	20000024 	.word	0x20000024
 80009a4:	20000014 	.word	0x20000014
 80009a8:	20000026 	.word	0x20000026
 80009ac:	20000016 	.word	0x20000016
 80009b0:	20000006 	.word	0x20000006
 80009b4:	20000027 	.word	0x20000027
 80009b8:	20000018 	.word	0x20000018
 80009bc:	20000028 	.word	0x20000028
 80009c0:	200000c0 	.word	0x200000c0
 80009c4:	20000029 	.word	0x20000029
 80009c8:	2000001a 	.word	0x2000001a
 80009cc:	20000000 	.word	0x20000000
 80009d0:	20000008 	.word	0x20000008
 80009d4:	2000001c 	.word	0x2000001c
 80009d8:	2000032c 	.word	0x2000032c
 80009dc:	2000000a 	.word	0x2000000a
 80009e0:	2000000c 	.word	0x2000000c
 80009e4:	2000000e 	.word	0x2000000e
 80009e8:	20000010 	.word	0x20000010
 80009ec:	20000030 	.word	0x20000030
 80009f0:	20000021 	.word	0x20000021
 80009f4:	20000031 	.word	0x20000031
 80009f8:	20000022 	.word	0x20000022
 80009fc:	20000012 	.word	0x20000012
 8000a00:	20000032 	.word	0x20000032
 8000a04:	20000023 	.word	0x20000023

08000a08 <read>:

void read(){
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08a      	sub	sp, #40	; 0x28
 8000a0c:	af04      	add	r7, sp, #16
		 static volatile uint8_t readPointer=0;
		 HAL_I2C_Mem_Read(&hi2c1,(MAX30105_ADDRESS << 1), MAX30105_FIFOREADPTR, 1, &readPointer, sizeof(uint8_t), HAL_MAX_DELAY);
 8000a0e:	4b6c      	ldr	r3, [pc, #432]	; (8000bc0 <read+0x1b8>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	b299      	uxth	r1, r3
 8000a18:	4b6a      	ldr	r3, [pc, #424]	; (8000bc4 <read+0x1bc>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a22:	9302      	str	r3, [sp, #8]
 8000a24:	2301      	movs	r3, #1
 8000a26:	9301      	str	r3, [sp, #4]
 8000a28:	4b67      	ldr	r3, [pc, #412]	; (8000bc8 <read+0x1c0>)
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	4867      	ldr	r0, [pc, #412]	; (8000bcc <read+0x1c4>)
 8000a30:	f001 f856 	bl	8001ae0 <HAL_I2C_Mem_Read>

		 static volatile uint8_t writePointer=0;
		 HAL_I2C_Mem_Read(&hi2c1,(MAX30105_ADDRESS << 1), MAX30105_FIFOWRITEPTR, 1, &writePointer, sizeof(uint8_t), HAL_MAX_DELAY);
 8000a34:	4b62      	ldr	r3, [pc, #392]	; (8000bc0 <read+0x1b8>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b29b      	uxth	r3, r3
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	b299      	uxth	r1, r3
 8000a3e:	4b64      	ldr	r3, [pc, #400]	; (8000bd0 <read+0x1c8>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	b29a      	uxth	r2, r3
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	9302      	str	r3, [sp, #8]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	4b61      	ldr	r3, [pc, #388]	; (8000bd4 <read+0x1cc>)
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2301      	movs	r3, #1
 8000a54:	485d      	ldr	r0, [pc, #372]	; (8000bcc <read+0x1c4>)
 8000a56:	f001 f843 	bl	8001ae0 <HAL_I2C_Mem_Read>

		 uint8_t numberOfSamples = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	75fb      	strb	r3, [r7, #23]
		 if (readPointer != writePointer) {
 8000a5e:	4b5a      	ldr	r3, [pc, #360]	; (8000bc8 <read+0x1c0>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	4b5b      	ldr	r3, [pc, #364]	; (8000bd4 <read+0x1cc>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	f000 80a3 	beq.w	8000bb6 <read+0x1ae>
			 if (writePointer > readPointer){
 8000a70:	4b58      	ldr	r3, [pc, #352]	; (8000bd4 <read+0x1cc>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	b2da      	uxtb	r2, r3
 8000a76:	4b54      	ldr	r3, [pc, #336]	; (8000bc8 <read+0x1c0>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d908      	bls.n	8000a92 <read+0x8a>
				 numberOfSamples = writePointer - readPointer;
 8000a80:	4b54      	ldr	r3, [pc, #336]	; (8000bd4 <read+0x1cc>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	4b50      	ldr	r3, [pc, #320]	; (8000bc8 <read+0x1c0>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	75fb      	strb	r3, [r7, #23]
 8000a90:	e009      	b.n	8000aa6 <read+0x9e>
			 }
			 else{
				 numberOfSamples = writePointer - readPointer + 32;
 8000a92:	4b50      	ldr	r3, [pc, #320]	; (8000bd4 <read+0x1cc>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	4b4b      	ldr	r3, [pc, #300]	; (8000bc8 <read+0x1c0>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	1ad3      	subs	r3, r2, r3
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	3320      	adds	r3, #32
 8000aa4:	75fb      	strb	r3, [r7, #23]
			 }

			 uint16_t bytesLeftToRead = numberOfSamples * 3 * 3;
 8000aa6:	7dfb      	ldrb	r3, [r7, #23]
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	461a      	mov	r2, r3
 8000aac:	00d2      	lsls	r2, r2, #3
 8000aae:	4413      	add	r3, r2
 8000ab0:	80fb      	strh	r3, [r7, #6]

			 if (bytesLeftToRead > 0){
 8000ab2:	88fb      	ldrh	r3, [r7, #6]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d07e      	beq.n	8000bb6 <read+0x1ae>
				 HAL_I2C_Mem_Read(&hi2c1,(MAX30105_ADDRESS << 1), MAX30105_FIFODATA, 1, buffer_rx, bytesLeftToRead, HAL_MAX_DELAY);
 8000ab8:	4b41      	ldr	r3, [pc, #260]	; (8000bc0 <read+0x1b8>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	b299      	uxth	r1, r3
 8000ac2:	4b45      	ldr	r3, [pc, #276]	; (8000bd8 <read+0x1d0>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8000acc:	9302      	str	r3, [sp, #8]
 8000ace:	88fb      	ldrh	r3, [r7, #6]
 8000ad0:	9301      	str	r3, [sp, #4]
 8000ad2:	4b42      	ldr	r3, [pc, #264]	; (8000bdc <read+0x1d4>)
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	483c      	ldr	r0, [pc, #240]	; (8000bcc <read+0x1c4>)
 8000ada:	f001 f801 	bl	8001ae0 <HAL_I2C_Mem_Read>

				 static char s[20];
					 static uint32_t t=0;
					 for (int i=0; i < numberOfSamples; ++i) {
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	e064      	b.n	8000bae <read+0x1a6>
						 for (int j=0; j<3; ++j) {
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	e05b      	b.n	8000ba2 <read+0x19a>
							 t=0;
 8000aea:	4b3d      	ldr	r3, [pc, #244]	; (8000be0 <read+0x1d8>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
							 for (int k=0; k<3; ++k) {
 8000af0:	2300      	movs	r3, #0
 8000af2:	60bb      	str	r3, [r7, #8]
 8000af4:	e01b      	b.n	8000b2e <read+0x126>
								 t >>= 8;
 8000af6:	4b3a      	ldr	r3, [pc, #232]	; (8000be0 <read+0x1d8>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	0a1b      	lsrs	r3, r3, #8
 8000afc:	4a38      	ldr	r2, [pc, #224]	; (8000be0 <read+0x1d8>)
 8000afe:	6013      	str	r3, [r2, #0]
								 t |= (buffer_rx[i*9+j*3+k]<<16);
 8000b00:	693a      	ldr	r2, [r7, #16]
 8000b02:	4613      	mov	r3, r2
 8000b04:	00db      	lsls	r3, r3, #3
 8000b06:	1899      	adds	r1, r3, r2
 8000b08:	68fa      	ldr	r2, [r7, #12]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	4413      	add	r3, r2
 8000b10:	18ca      	adds	r2, r1, r3
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	4413      	add	r3, r2
 8000b16:	4a31      	ldr	r2, [pc, #196]	; (8000bdc <read+0x1d4>)
 8000b18:	5cd3      	ldrb	r3, [r2, r3]
 8000b1a:	041b      	lsls	r3, r3, #16
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4b30      	ldr	r3, [pc, #192]	; (8000be0 <read+0x1d8>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4313      	orrs	r3, r2
 8000b24:	4a2e      	ldr	r2, [pc, #184]	; (8000be0 <read+0x1d8>)
 8000b26:	6013      	str	r3, [r2, #0]
							 for (int k=0; k<3; ++k) {
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	dde0      	ble.n	8000af6 <read+0xee>
							 }
							 if (j==0)
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d106      	bne.n	8000b48 <read+0x140>
								 sprintf(s, "r: %" PRIu32 "\n", t);
 8000b3a:	4b29      	ldr	r3, [pc, #164]	; (8000be0 <read+0x1d8>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	4928      	ldr	r1, [pc, #160]	; (8000be4 <read+0x1dc>)
 8000b42:	4829      	ldr	r0, [pc, #164]	; (8000be8 <read+0x1e0>)
 8000b44:	f002 fe68 	bl	8003818 <siprintf>
							 if (j==1)
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d106      	bne.n	8000b5c <read+0x154>
								 sprintf(s, "i: %" PRIu32 "\n", t);
 8000b4e:	4b24      	ldr	r3, [pc, #144]	; (8000be0 <read+0x1d8>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	461a      	mov	r2, r3
 8000b54:	4925      	ldr	r1, [pc, #148]	; (8000bec <read+0x1e4>)
 8000b56:	4824      	ldr	r0, [pc, #144]	; (8000be8 <read+0x1e0>)
 8000b58:	f002 fe5e 	bl	8003818 <siprintf>
							 if (j==2)
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	2b02      	cmp	r3, #2
 8000b60:	d106      	bne.n	8000b70 <read+0x168>
								 sprintf(s, "g: %" PRIu32 "\n", t);
 8000b62:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <read+0x1d8>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	461a      	mov	r2, r3
 8000b68:	4921      	ldr	r1, [pc, #132]	; (8000bf0 <read+0x1e8>)
 8000b6a:	481f      	ldr	r0, [pc, #124]	; (8000be8 <read+0x1e0>)
 8000b6c:	f002 fe54 	bl	8003818 <siprintf>
							HAL_UART_Transmit(&huart3, (uint8_t*)s, strlen(s), 1000);
 8000b70:	481d      	ldr	r0, [pc, #116]	; (8000be8 <read+0x1e0>)
 8000b72:	f7ff fb2d 	bl	80001d0 <strlen>
 8000b76:	4603      	mov	r3, r0
 8000b78:	b29a      	uxth	r2, r3
 8000b7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b7e:	491a      	ldr	r1, [pc, #104]	; (8000be8 <read+0x1e0>)
 8000b80:	481c      	ldr	r0, [pc, #112]	; (8000bf4 <read+0x1ec>)
 8000b82:	f002 f9b8 	bl	8002ef6 <HAL_UART_Transmit>
							HAL_UART_Transmit(&huart2, (uint8_t*)s, strlen(s), 1000);
 8000b86:	4818      	ldr	r0, [pc, #96]	; (8000be8 <read+0x1e0>)
 8000b88:	f7ff fb22 	bl	80001d0 <strlen>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	b29a      	uxth	r2, r3
 8000b90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b94:	4914      	ldr	r1, [pc, #80]	; (8000be8 <read+0x1e0>)
 8000b96:	4818      	ldr	r0, [pc, #96]	; (8000bf8 <read+0x1f0>)
 8000b98:	f002 f9ad 	bl	8002ef6 <HAL_UART_Transmit>
						 for (int j=0; j<3; ++j) {
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	dda0      	ble.n	8000aea <read+0xe2>
					 for (int i=0; i < numberOfSamples; ++i) {
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	3301      	adds	r3, #1
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	7dfb      	ldrb	r3, [r7, #23]
 8000bb0:	693a      	ldr	r2, [r7, #16]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	db96      	blt.n	8000ae4 <read+0xdc>
						 }
					 }
			 }

		 }
}
 8000bb6:	bf00      	nop
 8000bb8:	3718      	adds	r7, #24
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	2000002e 	.word	0x2000002e
 8000bc8:	200002c4 	.word	0x200002c4
 8000bcc:	2000032c 	.word	0x2000032c
 8000bd0:	2000002c 	.word	0x2000002c
 8000bd4:	200002c5 	.word	0x200002c5
 8000bd8:	2000002f 	.word	0x2000002f
 8000bdc:	200000c4 	.word	0x200000c4
 8000be0:	200002c8 	.word	0x200002c8
 8000be4:	0800403c 	.word	0x0800403c
 8000be8:	200002cc 	.word	0x200002cc
 8000bec:	08004044 	.word	0x08004044
 8000bf0:	0800404c 	.word	0x0800404c
 8000bf4:	200002ec 	.word	0x200002ec
 8000bf8:	20000380 	.word	0x20000380

08000bfc <clearFIFO>:
void clearFIFO(void) {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af04      	add	r7, sp, #16
	uint8_t ziobro = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (MAX30105_ADDRESS << 1), (MAX30105_FIFOWRITEPTR),1, &ziobro, sizeof(ziobro), HAL_MAX_DELAY);
 8000c06:	4b21      	ldr	r3, [pc, #132]	; (8000c8c <clearFIFO+0x90>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	b299      	uxth	r1, r3
 8000c10:	4b1f      	ldr	r3, [pc, #124]	; (8000c90 <clearFIFO+0x94>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	b29a      	uxth	r2, r3
 8000c16:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1a:	9302      	str	r3, [sp, #8]
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	9301      	str	r3, [sp, #4]
 8000c20:	1dfb      	adds	r3, r7, #7
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2301      	movs	r3, #1
 8000c26:	481b      	ldr	r0, [pc, #108]	; (8000c94 <clearFIFO+0x98>)
 8000c28:	f000 fe60 	bl	80018ec <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8000c2c:	2064      	movs	r0, #100	; 0x64
 8000c2e:	f000 fa83 	bl	8001138 <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, (MAX30105_ADDRESS << 1), (MAX30105_FIFOOVERFLOW),1, &ziobro, sizeof(ziobro), HAL_MAX_DELAY);
 8000c32:	4b16      	ldr	r3, [pc, #88]	; (8000c8c <clearFIFO+0x90>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	b299      	uxth	r1, r3
 8000c3c:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <clearFIFO+0x9c>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	b29a      	uxth	r2, r3
 8000c42:	f04f 33ff 	mov.w	r3, #4294967295
 8000c46:	9302      	str	r3, [sp, #8]
 8000c48:	2301      	movs	r3, #1
 8000c4a:	9301      	str	r3, [sp, #4]
 8000c4c:	1dfb      	adds	r3, r7, #7
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	2301      	movs	r3, #1
 8000c52:	4810      	ldr	r0, [pc, #64]	; (8000c94 <clearFIFO+0x98>)
 8000c54:	f000 fe4a 	bl	80018ec <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8000c58:	2064      	movs	r0, #100	; 0x64
 8000c5a:	f000 fa6d 	bl	8001138 <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, (MAX30105_ADDRESS << 1), (MAX30105_FIFOREADPTR),1, &ziobro, sizeof(ziobro), HAL_MAX_DELAY);
 8000c5e:	4b0b      	ldr	r3, [pc, #44]	; (8000c8c <clearFIFO+0x90>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	b299      	uxth	r1, r3
 8000c68:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <clearFIFO+0xa0>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	b29a      	uxth	r2, r3
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	9302      	str	r3, [sp, #8]
 8000c74:	2301      	movs	r3, #1
 8000c76:	9301      	str	r3, [sp, #4]
 8000c78:	1dfb      	adds	r3, r7, #7
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	4805      	ldr	r0, [pc, #20]	; (8000c94 <clearFIFO+0x98>)
 8000c80:	f000 fe34 	bl	80018ec <HAL_I2C_Mem_Write>

}
 8000c84:	bf00      	nop
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20000000 	.word	0x20000000
 8000c90:	2000002c 	.word	0x2000002c
 8000c94:	2000032c 	.word	0x2000032c
 8000c98:	2000002d 	.word	0x2000002d
 8000c9c:	2000002e 	.word	0x2000002e

08000ca0 <bitMask>:
void bitMask(uint8_t reg, uint8_t mask, uint8_t thing)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b088      	sub	sp, #32
 8000ca4:	af04      	add	r7, sp, #16
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	71fb      	strb	r3, [r7, #7]
 8000caa:	460b      	mov	r3, r1
 8000cac:	71bb      	strb	r3, [r7, #6]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	717b      	strb	r3, [r7, #5]
	//bitMask(0x08, 0xEF, 0x10);
	HAL_Delay(100);
 8000cb2:	2064      	movs	r0, #100	; 0x64
 8000cb4:	f000 fa40 	bl	8001138 <HAL_Delay>
	volatile uint8_t originalContent;

  // Grab current register context
	 //HAL_I2C_IsDeviceReady(&hi2c1, reg, 1, HAL_MAX_DELAY);
	HAL_I2C_Mem_Read(&hi2c1,(MAX30105_ADDRESS << 1) ,reg , 1, &originalContent, sizeof(uint8_t), HAL_MAX_DELAY);
 8000cb8:	4b1b      	ldr	r3, [pc, #108]	; (8000d28 <bitMask+0x88>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	b299      	uxth	r1, r3
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cca:	9302      	str	r3, [sp, #8]
 8000ccc:	2301      	movs	r3, #1
 8000cce:	9301      	str	r3, [sp, #4]
 8000cd0:	f107 030f 	add.w	r3, r7, #15
 8000cd4:	9300      	str	r3, [sp, #0]
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	4814      	ldr	r0, [pc, #80]	; (8000d2c <bitMask+0x8c>)
 8000cda:	f000 ff01 	bl	8001ae0 <HAL_I2C_Mem_Read>


	// Zero-out the portions of the register we're interested in
	 originalContent = originalContent & mask;
 8000cde:	7bfb      	ldrb	r3, [r7, #15]
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	79bb      	ldrb	r3, [r7, #6]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	73fb      	strb	r3, [r7, #15]
  // Change contents
	 uint8_t content = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	73bb      	strb	r3, [r7, #14]
	 content = originalContent | thing;
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	797b      	ldrb	r3, [r7, #5]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	73bb      	strb	r3, [r7, #14]
	 HAL_I2C_Mem_Write(&hi2c1, (MAX30105_ADDRESS << 1),
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <bitMask+0x88>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	b299      	uxth	r1, r3
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	b29a      	uxth	r2, r3
 8000d08:	f04f 33ff 	mov.w	r3, #4294967295
 8000d0c:	9302      	str	r3, [sp, #8]
 8000d0e:	2301      	movs	r3, #1
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	f107 030e 	add.w	r3, r7, #14
 8000d16:	9300      	str	r3, [sp, #0]
 8000d18:	2301      	movs	r3, #1
 8000d1a:	4804      	ldr	r0, [pc, #16]	; (8000d2c <bitMask+0x8c>)
 8000d1c:	f000 fde6 	bl	80018ec <HAL_I2C_Mem_Write>
	 			(reg), 1, &content , sizeof(content),
	 			HAL_MAX_DELAY);
}
 8000d20:	bf00      	nop
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	2000032c 	.word	0x2000032c

08000d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d34:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d36:	e7fe      	b.n	8000d36 <Error_Handler+0x6>

08000d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	607b      	str	r3, [r7, #4]
 8000d42:	4b10      	ldr	r3, [pc, #64]	; (8000d84 <HAL_MspInit+0x4c>)
 8000d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d46:	4a0f      	ldr	r2, [pc, #60]	; (8000d84 <HAL_MspInit+0x4c>)
 8000d48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d4e:	4b0d      	ldr	r3, [pc, #52]	; (8000d84 <HAL_MspInit+0x4c>)
 8000d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	603b      	str	r3, [r7, #0]
 8000d5e:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <HAL_MspInit+0x4c>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d62:	4a08      	ldr	r2, [pc, #32]	; (8000d84 <HAL_MspInit+0x4c>)
 8000d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d68:	6413      	str	r3, [r2, #64]	; 0x40
 8000d6a:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <HAL_MspInit+0x4c>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d72:	603b      	str	r3, [r7, #0]
 8000d74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	40023800 	.word	0x40023800

08000d88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b08a      	sub	sp, #40	; 0x28
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d90:	f107 0314 	add.w	r3, r7, #20
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
 8000d9a:	609a      	str	r2, [r3, #8]
 8000d9c:	60da      	str	r2, [r3, #12]
 8000d9e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a19      	ldr	r2, [pc, #100]	; (8000e0c <HAL_I2C_MspInit+0x84>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d12b      	bne.n	8000e02 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	613b      	str	r3, [r7, #16]
 8000dae:	4b18      	ldr	r3, [pc, #96]	; (8000e10 <HAL_I2C_MspInit+0x88>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	4a17      	ldr	r2, [pc, #92]	; (8000e10 <HAL_I2C_MspInit+0x88>)
 8000db4:	f043 0302 	orr.w	r3, r3, #2
 8000db8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dba:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <HAL_I2C_MspInit+0x88>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	f003 0302 	and.w	r3, r3, #2
 8000dc2:	613b      	str	r3, [r7, #16]
 8000dc4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000dc6:	23c0      	movs	r3, #192	; 0xc0
 8000dc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dca:	2312      	movs	r3, #18
 8000dcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dda:	f107 0314 	add.w	r3, r7, #20
 8000dde:	4619      	mov	r1, r3
 8000de0:	480c      	ldr	r0, [pc, #48]	; (8000e14 <HAL_I2C_MspInit+0x8c>)
 8000de2:	f000 fab1 	bl	8001348 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b09      	ldr	r3, [pc, #36]	; (8000e10 <HAL_I2C_MspInit+0x88>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dee:	4a08      	ldr	r2, [pc, #32]	; (8000e10 <HAL_I2C_MspInit+0x88>)
 8000df0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000df4:	6413      	str	r3, [r2, #64]	; 0x40
 8000df6:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <HAL_I2C_MspInit+0x88>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e02:	bf00      	nop
 8000e04:	3728      	adds	r7, #40	; 0x28
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40005400 	.word	0x40005400
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40020400 	.word	0x40020400

08000e18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b08c      	sub	sp, #48	; 0x30
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e20:	f107 031c 	add.w	r3, r7, #28
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a32      	ldr	r2, [pc, #200]	; (8000f00 <HAL_UART_MspInit+0xe8>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d12c      	bne.n	8000e94 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
 8000e3e:	4b31      	ldr	r3, [pc, #196]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e42:	4a30      	ldr	r2, [pc, #192]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e48:	6413      	str	r3, [r2, #64]	; 0x40
 8000e4a:	4b2e      	ldr	r3, [pc, #184]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e52:	61bb      	str	r3, [r7, #24]
 8000e54:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
 8000e5a:	4b2a      	ldr	r3, [pc, #168]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5e:	4a29      	ldr	r2, [pc, #164]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000e60:	f043 0308 	orr.w	r3, r3, #8
 8000e64:	6313      	str	r3, [r2, #48]	; 0x30
 8000e66:	4b27      	ldr	r3, [pc, #156]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	f003 0308 	and.w	r3, r3, #8
 8000e6e:	617b      	str	r3, [r7, #20]
 8000e70:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000e72:	2360      	movs	r3, #96	; 0x60
 8000e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e82:	2307      	movs	r3, #7
 8000e84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	481e      	ldr	r0, [pc, #120]	; (8000f08 <HAL_UART_MspInit+0xf0>)
 8000e8e:	f000 fa5b 	bl	8001348 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e92:	e031      	b.n	8000ef8 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a1c      	ldr	r2, [pc, #112]	; (8000f0c <HAL_UART_MspInit+0xf4>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d12c      	bne.n	8000ef8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	613b      	str	r3, [r7, #16]
 8000ea2:	4b18      	ldr	r3, [pc, #96]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea6:	4a17      	ldr	r2, [pc, #92]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eac:	6413      	str	r3, [r2, #64]	; 0x40
 8000eae:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000eb6:	613b      	str	r3, [r7, #16]
 8000eb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
 8000ebe:	4b11      	ldr	r3, [pc, #68]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	4a10      	ldr	r2, [pc, #64]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000ec4:	f043 0302 	orr.w	r3, r3, #2
 8000ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eca:	4b0e      	ldr	r3, [pc, #56]	; (8000f04 <HAL_UART_MspInit+0xec>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ed6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000edc:	2302      	movs	r3, #2
 8000ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ee8:	2307      	movs	r3, #7
 8000eea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eec:	f107 031c 	add.w	r3, r7, #28
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4807      	ldr	r0, [pc, #28]	; (8000f10 <HAL_UART_MspInit+0xf8>)
 8000ef4:	f000 fa28 	bl	8001348 <HAL_GPIO_Init>
}
 8000ef8:	bf00      	nop
 8000efa:	3730      	adds	r7, #48	; 0x30
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40004400 	.word	0x40004400
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40020c00 	.word	0x40020c00
 8000f0c:	40004800 	.word	0x40004800
 8000f10:	40020400 	.word	0x40020400

08000f14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f18:	e7fe      	b.n	8000f18 <NMI_Handler+0x4>

08000f1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f1e:	e7fe      	b.n	8000f1e <HardFault_Handler+0x4>

08000f20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f24:	e7fe      	b.n	8000f24 <MemManage_Handler+0x4>

08000f26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f2a:	e7fe      	b.n	8000f2a <BusFault_Handler+0x4>

08000f2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f30:	e7fe      	b.n	8000f30 <UsageFault_Handler+0x4>

08000f32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f60:	f000 f8ca 	bl	80010f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f70:	4a14      	ldr	r2, [pc, #80]	; (8000fc4 <_sbrk+0x5c>)
 8000f72:	4b15      	ldr	r3, [pc, #84]	; (8000fc8 <_sbrk+0x60>)
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f7c:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <_sbrk+0x64>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d102      	bne.n	8000f8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f84:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <_sbrk+0x64>)
 8000f86:	4a12      	ldr	r2, [pc, #72]	; (8000fd0 <_sbrk+0x68>)
 8000f88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f8a:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <_sbrk+0x64>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4413      	add	r3, r2
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d207      	bcs.n	8000fa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f98:	f002 fc0c 	bl	80037b4 <__errno>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	230c      	movs	r3, #12
 8000fa0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa6:	e009      	b.n	8000fbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fa8:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <_sbrk+0x64>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fae:	4b07      	ldr	r3, [pc, #28]	; (8000fcc <_sbrk+0x64>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	4a05      	ldr	r2, [pc, #20]	; (8000fcc <_sbrk+0x64>)
 8000fb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fba:	68fb      	ldr	r3, [r7, #12]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3718      	adds	r7, #24
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20020000 	.word	0x20020000
 8000fc8:	00000400 	.word	0x00000400
 8000fcc:	200002e0 	.word	0x200002e0
 8000fd0:	200003c8 	.word	0x200003c8

08000fd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fd8:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <SystemInit+0x28>)
 8000fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fde:	4a07      	ldr	r2, [pc, #28]	; (8000ffc <SystemInit+0x28>)
 8000fe0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fe4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fe8:	4b04      	ldr	r3, [pc, #16]	; (8000ffc <SystemInit+0x28>)
 8000fea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fee:	609a      	str	r2, [r3, #8]
#endif
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001000:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001038 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001004:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001006:	e003      	b.n	8001010 <LoopCopyDataInit>

08001008 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001008:	4b0c      	ldr	r3, [pc, #48]	; (800103c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800100a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800100c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800100e:	3104      	adds	r1, #4

08001010 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001010:	480b      	ldr	r0, [pc, #44]	; (8001040 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001012:	4b0c      	ldr	r3, [pc, #48]	; (8001044 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001014:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001016:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001018:	d3f6      	bcc.n	8001008 <CopyDataInit>
  ldr  r2, =_sbss
 800101a:	4a0b      	ldr	r2, [pc, #44]	; (8001048 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800101c:	e002      	b.n	8001024 <LoopFillZerobss>

0800101e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800101e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001020:	f842 3b04 	str.w	r3, [r2], #4

08001024 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001024:	4b09      	ldr	r3, [pc, #36]	; (800104c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001026:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001028:	d3f9      	bcc.n	800101e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800102a:	f7ff ffd3 	bl	8000fd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800102e:	f002 fbc7 	bl	80037c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001032:	f7ff faa5 	bl	8000580 <main>
  bx  lr    
 8001036:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001038:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800103c:	080040b0 	.word	0x080040b0
  ldr  r0, =_sdata
 8001040:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001044:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8001048:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 800104c:	200003c8 	.word	0x200003c8

08001050 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001050:	e7fe      	b.n	8001050 <ADC_IRQHandler>
	...

08001054 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001058:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <HAL_Init+0x40>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a0d      	ldr	r2, [pc, #52]	; (8001094 <HAL_Init+0x40>)
 800105e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001062:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001064:	4b0b      	ldr	r3, [pc, #44]	; (8001094 <HAL_Init+0x40>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a0a      	ldr	r2, [pc, #40]	; (8001094 <HAL_Init+0x40>)
 800106a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800106e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001070:	4b08      	ldr	r3, [pc, #32]	; (8001094 <HAL_Init+0x40>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a07      	ldr	r2, [pc, #28]	; (8001094 <HAL_Init+0x40>)
 8001076:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800107a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800107c:	2003      	movs	r0, #3
 800107e:	f000 f92f 	bl	80012e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001082:	2000      	movs	r0, #0
 8001084:	f000 f808 	bl	8001098 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001088:	f7ff fe56 	bl	8000d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40023c00 	.word	0x40023c00

08001098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010a0:	4b12      	ldr	r3, [pc, #72]	; (80010ec <HAL_InitTick+0x54>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <HAL_InitTick+0x58>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80010b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f939 	bl	800132e <HAL_SYSTICK_Config>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e00e      	b.n	80010e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b0f      	cmp	r3, #15
 80010ca:	d80a      	bhi.n	80010e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010cc:	2200      	movs	r2, #0
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	f04f 30ff 	mov.w	r0, #4294967295
 80010d4:	f000 f90f 	bl	80012f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d8:	4a06      	ldr	r2, [pc, #24]	; (80010f4 <HAL_InitTick+0x5c>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010de:	2300      	movs	r3, #0
 80010e0:	e000      	b.n	80010e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000034 	.word	0x20000034
 80010f0:	2000003c 	.word	0x2000003c
 80010f4:	20000038 	.word	0x20000038

080010f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <HAL_IncTick+0x20>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	461a      	mov	r2, r3
 8001102:	4b06      	ldr	r3, [pc, #24]	; (800111c <HAL_IncTick+0x24>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4413      	add	r3, r2
 8001108:	4a04      	ldr	r2, [pc, #16]	; (800111c <HAL_IncTick+0x24>)
 800110a:	6013      	str	r3, [r2, #0]
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	2000003c 	.word	0x2000003c
 800111c:	200003c0 	.word	0x200003c0

08001120 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  return uwTick;
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <HAL_GetTick+0x14>)
 8001126:	681b      	ldr	r3, [r3, #0]
}
 8001128:	4618      	mov	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	200003c0 	.word	0x200003c0

08001138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001140:	f7ff ffee 	bl	8001120 <HAL_GetTick>
 8001144:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001150:	d005      	beq.n	800115e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001152:	4b09      	ldr	r3, [pc, #36]	; (8001178 <HAL_Delay+0x40>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	461a      	mov	r2, r3
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4413      	add	r3, r2
 800115c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800115e:	bf00      	nop
 8001160:	f7ff ffde 	bl	8001120 <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	429a      	cmp	r2, r3
 800116e:	d8f7      	bhi.n	8001160 <HAL_Delay+0x28>
  {
  }
}
 8001170:	bf00      	nop
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	2000003c 	.word	0x2000003c

0800117c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800118c:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <__NVIC_SetPriorityGrouping+0x44>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001192:	68ba      	ldr	r2, [r7, #8]
 8001194:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001198:	4013      	ands	r3, r2
 800119a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ae:	4a04      	ldr	r2, [pc, #16]	; (80011c0 <__NVIC_SetPriorityGrouping+0x44>)
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	60d3      	str	r3, [r2, #12]
}
 80011b4:	bf00      	nop
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011c8:	4b04      	ldr	r3, [pc, #16]	; (80011dc <__NVIC_GetPriorityGrouping+0x18>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	0a1b      	lsrs	r3, r3, #8
 80011ce:	f003 0307 	and.w	r3, r3, #7
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	6039      	str	r1, [r7, #0]
 80011ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db0a      	blt.n	800120a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	490c      	ldr	r1, [pc, #48]	; (800122c <__NVIC_SetPriority+0x4c>)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	0112      	lsls	r2, r2, #4
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	440b      	add	r3, r1
 8001204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001208:	e00a      	b.n	8001220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4908      	ldr	r1, [pc, #32]	; (8001230 <__NVIC_SetPriority+0x50>)
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	3b04      	subs	r3, #4
 8001218:	0112      	lsls	r2, r2, #4
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	440b      	add	r3, r1
 800121e:	761a      	strb	r2, [r3, #24]
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr
 800122c:	e000e100 	.word	0xe000e100
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001234:	b480      	push	{r7}
 8001236:	b089      	sub	sp, #36	; 0x24
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	f1c3 0307 	rsb	r3, r3, #7
 800124e:	2b04      	cmp	r3, #4
 8001250:	bf28      	it	cs
 8001252:	2304      	movcs	r3, #4
 8001254:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	3304      	adds	r3, #4
 800125a:	2b06      	cmp	r3, #6
 800125c:	d902      	bls.n	8001264 <NVIC_EncodePriority+0x30>
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	3b03      	subs	r3, #3
 8001262:	e000      	b.n	8001266 <NVIC_EncodePriority+0x32>
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001268:	f04f 32ff 	mov.w	r2, #4294967295
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	43da      	mvns	r2, r3
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	401a      	ands	r2, r3
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800127c:	f04f 31ff 	mov.w	r1, #4294967295
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	fa01 f303 	lsl.w	r3, r1, r3
 8001286:	43d9      	mvns	r1, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800128c:	4313      	orrs	r3, r2
         );
}
 800128e:	4618      	mov	r0, r3
 8001290:	3724      	adds	r7, #36	; 0x24
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
	...

0800129c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	3b01      	subs	r3, #1
 80012a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012ac:	d301      	bcc.n	80012b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ae:	2301      	movs	r3, #1
 80012b0:	e00f      	b.n	80012d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012b2:	4a0a      	ldr	r2, [pc, #40]	; (80012dc <SysTick_Config+0x40>)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3b01      	subs	r3, #1
 80012b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ba:	210f      	movs	r1, #15
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295
 80012c0:	f7ff ff8e 	bl	80011e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c4:	4b05      	ldr	r3, [pc, #20]	; (80012dc <SysTick_Config+0x40>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ca:	4b04      	ldr	r3, [pc, #16]	; (80012dc <SysTick_Config+0x40>)
 80012cc:	2207      	movs	r2, #7
 80012ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	e000e010 	.word	0xe000e010

080012e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff ff47 	bl	800117c <__NVIC_SetPriorityGrouping>
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b086      	sub	sp, #24
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	4603      	mov	r3, r0
 80012fe:	60b9      	str	r1, [r7, #8]
 8001300:	607a      	str	r2, [r7, #4]
 8001302:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001304:	2300      	movs	r3, #0
 8001306:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001308:	f7ff ff5c 	bl	80011c4 <__NVIC_GetPriorityGrouping>
 800130c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	68b9      	ldr	r1, [r7, #8]
 8001312:	6978      	ldr	r0, [r7, #20]
 8001314:	f7ff ff8e 	bl	8001234 <NVIC_EncodePriority>
 8001318:	4602      	mov	r2, r0
 800131a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131e:	4611      	mov	r1, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ff5d 	bl	80011e0 <__NVIC_SetPriority>
}
 8001326:	bf00      	nop
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff ffb0 	bl	800129c <SysTick_Config>
 800133c:	4603      	mov	r3, r0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001348:	b480      	push	{r7}
 800134a:	b089      	sub	sp, #36	; 0x24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800135a:	2300      	movs	r3, #0
 800135c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800135e:	2300      	movs	r3, #0
 8001360:	61fb      	str	r3, [r7, #28]
 8001362:	e16b      	b.n	800163c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001364:	2201      	movs	r2, #1
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	697a      	ldr	r2, [r7, #20]
 8001374:	4013      	ands	r3, r2
 8001376:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	429a      	cmp	r2, r3
 800137e:	f040 815a 	bne.w	8001636 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d00b      	beq.n	80013a2 <HAL_GPIO_Init+0x5a>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	2b02      	cmp	r3, #2
 8001390:	d007      	beq.n	80013a2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001396:	2b11      	cmp	r3, #17
 8001398:	d003      	beq.n	80013a2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2b12      	cmp	r3, #18
 80013a0:	d130      	bne.n	8001404 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	2203      	movs	r2, #3
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	43db      	mvns	r3, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4013      	ands	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	68da      	ldr	r2, [r3, #12]
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013d8:	2201      	movs	r2, #1
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4013      	ands	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	091b      	lsrs	r3, r3, #4
 80013ee:	f003 0201 	and.w	r2, r3, #1
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	2203      	movs	r2, #3
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2b02      	cmp	r3, #2
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0xfc>
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2b12      	cmp	r3, #18
 8001442:	d123      	bne.n	800148c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	08da      	lsrs	r2, r3, #3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3208      	adds	r2, #8
 800144c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001450:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	f003 0307 	and.w	r3, r3, #7
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	220f      	movs	r2, #15
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	43db      	mvns	r3, r3
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4013      	ands	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	691a      	ldr	r2, [r3, #16]
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	4313      	orrs	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	08da      	lsrs	r2, r3, #3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	3208      	adds	r2, #8
 8001486:	69b9      	ldr	r1, [r7, #24]
 8001488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	2203      	movs	r2, #3
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	43db      	mvns	r3, r3
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4013      	ands	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f003 0203 	and.w	r2, r3, #3
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 80b4 	beq.w	8001636 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	4b5f      	ldr	r3, [pc, #380]	; (8001650 <HAL_GPIO_Init+0x308>)
 80014d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d6:	4a5e      	ldr	r2, [pc, #376]	; (8001650 <HAL_GPIO_Init+0x308>)
 80014d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014dc:	6453      	str	r3, [r2, #68]	; 0x44
 80014de:	4b5c      	ldr	r3, [pc, #368]	; (8001650 <HAL_GPIO_Init+0x308>)
 80014e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014ea:	4a5a      	ldr	r2, [pc, #360]	; (8001654 <HAL_GPIO_Init+0x30c>)
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	089b      	lsrs	r3, r3, #2
 80014f0:	3302      	adds	r3, #2
 80014f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f003 0303 	and.w	r3, r3, #3
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	220f      	movs	r2, #15
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	43db      	mvns	r3, r3
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	4013      	ands	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a51      	ldr	r2, [pc, #324]	; (8001658 <HAL_GPIO_Init+0x310>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d02b      	beq.n	800156e <HAL_GPIO_Init+0x226>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a50      	ldr	r2, [pc, #320]	; (800165c <HAL_GPIO_Init+0x314>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d025      	beq.n	800156a <HAL_GPIO_Init+0x222>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a4f      	ldr	r2, [pc, #316]	; (8001660 <HAL_GPIO_Init+0x318>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d01f      	beq.n	8001566 <HAL_GPIO_Init+0x21e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a4e      	ldr	r2, [pc, #312]	; (8001664 <HAL_GPIO_Init+0x31c>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d019      	beq.n	8001562 <HAL_GPIO_Init+0x21a>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a4d      	ldr	r2, [pc, #308]	; (8001668 <HAL_GPIO_Init+0x320>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d013      	beq.n	800155e <HAL_GPIO_Init+0x216>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a4c      	ldr	r2, [pc, #304]	; (800166c <HAL_GPIO_Init+0x324>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d00d      	beq.n	800155a <HAL_GPIO_Init+0x212>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a4b      	ldr	r2, [pc, #300]	; (8001670 <HAL_GPIO_Init+0x328>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d007      	beq.n	8001556 <HAL_GPIO_Init+0x20e>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a4a      	ldr	r2, [pc, #296]	; (8001674 <HAL_GPIO_Init+0x32c>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d101      	bne.n	8001552 <HAL_GPIO_Init+0x20a>
 800154e:	2307      	movs	r3, #7
 8001550:	e00e      	b.n	8001570 <HAL_GPIO_Init+0x228>
 8001552:	2308      	movs	r3, #8
 8001554:	e00c      	b.n	8001570 <HAL_GPIO_Init+0x228>
 8001556:	2306      	movs	r3, #6
 8001558:	e00a      	b.n	8001570 <HAL_GPIO_Init+0x228>
 800155a:	2305      	movs	r3, #5
 800155c:	e008      	b.n	8001570 <HAL_GPIO_Init+0x228>
 800155e:	2304      	movs	r3, #4
 8001560:	e006      	b.n	8001570 <HAL_GPIO_Init+0x228>
 8001562:	2303      	movs	r3, #3
 8001564:	e004      	b.n	8001570 <HAL_GPIO_Init+0x228>
 8001566:	2302      	movs	r3, #2
 8001568:	e002      	b.n	8001570 <HAL_GPIO_Init+0x228>
 800156a:	2301      	movs	r3, #1
 800156c:	e000      	b.n	8001570 <HAL_GPIO_Init+0x228>
 800156e:	2300      	movs	r3, #0
 8001570:	69fa      	ldr	r2, [r7, #28]
 8001572:	f002 0203 	and.w	r2, r2, #3
 8001576:	0092      	lsls	r2, r2, #2
 8001578:	4093      	lsls	r3, r2
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	4313      	orrs	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001580:	4934      	ldr	r1, [pc, #208]	; (8001654 <HAL_GPIO_Init+0x30c>)
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	089b      	lsrs	r3, r3, #2
 8001586:	3302      	adds	r3, #2
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800158e:	4b3a      	ldr	r3, [pc, #232]	; (8001678 <HAL_GPIO_Init+0x330>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	43db      	mvns	r3, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4013      	ands	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015b2:	4a31      	ldr	r2, [pc, #196]	; (8001678 <HAL_GPIO_Init+0x330>)
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80015b8:	4b2f      	ldr	r3, [pc, #188]	; (8001678 <HAL_GPIO_Init+0x330>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4013      	ands	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d003      	beq.n	80015dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015dc:	4a26      	ldr	r2, [pc, #152]	; (8001678 <HAL_GPIO_Init+0x330>)
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015e2:	4b25      	ldr	r3, [pc, #148]	; (8001678 <HAL_GPIO_Init+0x330>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	43db      	mvns	r3, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4013      	ands	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d003      	beq.n	8001606 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	4313      	orrs	r3, r2
 8001604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001606:	4a1c      	ldr	r2, [pc, #112]	; (8001678 <HAL_GPIO_Init+0x330>)
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800160c:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <HAL_GPIO_Init+0x330>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	43db      	mvns	r3, r3
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4013      	ands	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001624:	2b00      	cmp	r3, #0
 8001626:	d003      	beq.n	8001630 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	4313      	orrs	r3, r2
 800162e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001630:	4a11      	ldr	r2, [pc, #68]	; (8001678 <HAL_GPIO_Init+0x330>)
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	3301      	adds	r3, #1
 800163a:	61fb      	str	r3, [r7, #28]
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	2b0f      	cmp	r3, #15
 8001640:	f67f ae90 	bls.w	8001364 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001644:	bf00      	nop
 8001646:	3724      	adds	r7, #36	; 0x24
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	40023800 	.word	0x40023800
 8001654:	40013800 	.word	0x40013800
 8001658:	40020000 	.word	0x40020000
 800165c:	40020400 	.word	0x40020400
 8001660:	40020800 	.word	0x40020800
 8001664:	40020c00 	.word	0x40020c00
 8001668:	40021000 	.word	0x40021000
 800166c:	40021400 	.word	0x40021400
 8001670:	40021800 	.word	0x40021800
 8001674:	40021c00 	.word	0x40021c00
 8001678:	40013c00 	.word	0x40013c00

0800167c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d101      	bne.n	800168e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e11f      	b.n	80018ce <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d106      	bne.n	80016a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff fb70 	bl	8000d88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2224      	movs	r2, #36	; 0x24
 80016ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f022 0201 	bic.w	r2, r2, #1
 80016be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80016de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80016e0:	f001 fb94 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 80016e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	4a7b      	ldr	r2, [pc, #492]	; (80018d8 <HAL_I2C_Init+0x25c>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d807      	bhi.n	8001700 <HAL_I2C_Init+0x84>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4a7a      	ldr	r2, [pc, #488]	; (80018dc <HAL_I2C_Init+0x260>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	bf94      	ite	ls
 80016f8:	2301      	movls	r3, #1
 80016fa:	2300      	movhi	r3, #0
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	e006      	b.n	800170e <HAL_I2C_Init+0x92>
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	4a77      	ldr	r2, [pc, #476]	; (80018e0 <HAL_I2C_Init+0x264>)
 8001704:	4293      	cmp	r3, r2
 8001706:	bf94      	ite	ls
 8001708:	2301      	movls	r3, #1
 800170a:	2300      	movhi	r3, #0
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e0db      	b.n	80018ce <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	4a72      	ldr	r2, [pc, #456]	; (80018e4 <HAL_I2C_Init+0x268>)
 800171a:	fba2 2303 	umull	r2, r3, r2, r3
 800171e:	0c9b      	lsrs	r3, r3, #18
 8001720:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68ba      	ldr	r2, [r7, #8]
 8001732:	430a      	orrs	r2, r1
 8001734:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6a1b      	ldr	r3, [r3, #32]
 800173c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	4a64      	ldr	r2, [pc, #400]	; (80018d8 <HAL_I2C_Init+0x25c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d802      	bhi.n	8001750 <HAL_I2C_Init+0xd4>
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	3301      	adds	r3, #1
 800174e:	e009      	b.n	8001764 <HAL_I2C_Init+0xe8>
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001756:	fb02 f303 	mul.w	r3, r2, r3
 800175a:	4a63      	ldr	r2, [pc, #396]	; (80018e8 <HAL_I2C_Init+0x26c>)
 800175c:	fba2 2303 	umull	r2, r3, r2, r3
 8001760:	099b      	lsrs	r3, r3, #6
 8001762:	3301      	adds	r3, #1
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	430b      	orrs	r3, r1
 800176a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001776:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	4956      	ldr	r1, [pc, #344]	; (80018d8 <HAL_I2C_Init+0x25c>)
 8001780:	428b      	cmp	r3, r1
 8001782:	d80d      	bhi.n	80017a0 <HAL_I2C_Init+0x124>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	1e59      	subs	r1, r3, #1
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001792:	3301      	adds	r3, #1
 8001794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001798:	2b04      	cmp	r3, #4
 800179a:	bf38      	it	cc
 800179c:	2304      	movcc	r3, #4
 800179e:	e04f      	b.n	8001840 <HAL_I2C_Init+0x1c4>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d111      	bne.n	80017cc <HAL_I2C_Init+0x150>
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	1e58      	subs	r0, r3, #1
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6859      	ldr	r1, [r3, #4]
 80017b0:	460b      	mov	r3, r1
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	440b      	add	r3, r1
 80017b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80017ba:	3301      	adds	r3, #1
 80017bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	bf0c      	ite	eq
 80017c4:	2301      	moveq	r3, #1
 80017c6:	2300      	movne	r3, #0
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	e012      	b.n	80017f2 <HAL_I2C_Init+0x176>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	1e58      	subs	r0, r3, #1
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6859      	ldr	r1, [r3, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	440b      	add	r3, r1
 80017da:	0099      	lsls	r1, r3, #2
 80017dc:	440b      	add	r3, r1
 80017de:	fbb0 f3f3 	udiv	r3, r0, r3
 80017e2:	3301      	adds	r3, #1
 80017e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	bf0c      	ite	eq
 80017ec:	2301      	moveq	r3, #1
 80017ee:	2300      	movne	r3, #0
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <HAL_I2C_Init+0x17e>
 80017f6:	2301      	movs	r3, #1
 80017f8:	e022      	b.n	8001840 <HAL_I2C_Init+0x1c4>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d10e      	bne.n	8001820 <HAL_I2C_Init+0x1a4>
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	1e58      	subs	r0, r3, #1
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6859      	ldr	r1, [r3, #4]
 800180a:	460b      	mov	r3, r1
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	440b      	add	r3, r1
 8001810:	fbb0 f3f3 	udiv	r3, r0, r3
 8001814:	3301      	adds	r3, #1
 8001816:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800181a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800181e:	e00f      	b.n	8001840 <HAL_I2C_Init+0x1c4>
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	1e58      	subs	r0, r3, #1
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6859      	ldr	r1, [r3, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	440b      	add	r3, r1
 800182e:	0099      	lsls	r1, r3, #2
 8001830:	440b      	add	r3, r1
 8001832:	fbb0 f3f3 	udiv	r3, r0, r3
 8001836:	3301      	adds	r3, #1
 8001838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800183c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001840:	6879      	ldr	r1, [r7, #4]
 8001842:	6809      	ldr	r1, [r1, #0]
 8001844:	4313      	orrs	r3, r2
 8001846:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	69da      	ldr	r2, [r3, #28]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a1b      	ldr	r3, [r3, #32]
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	430a      	orrs	r2, r1
 8001862:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800186e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6911      	ldr	r1, [r2, #16]
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	68d2      	ldr	r2, [r2, #12]
 800187a:	4311      	orrs	r1, r2
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6812      	ldr	r2, [r2, #0]
 8001880:	430b      	orrs	r3, r1
 8001882:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	695a      	ldr	r2, [r3, #20]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	699b      	ldr	r3, [r3, #24]
 8001896:	431a      	orrs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	430a      	orrs	r2, r1
 800189e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f042 0201 	orr.w	r2, r2, #1
 80018ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2220      	movs	r2, #32
 80018ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	000186a0 	.word	0x000186a0
 80018dc:	001e847f 	.word	0x001e847f
 80018e0:	003d08ff 	.word	0x003d08ff
 80018e4:	431bde83 	.word	0x431bde83
 80018e8:	10624dd3 	.word	0x10624dd3

080018ec <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b088      	sub	sp, #32
 80018f0:	af02      	add	r7, sp, #8
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	4608      	mov	r0, r1
 80018f6:	4611      	mov	r1, r2
 80018f8:	461a      	mov	r2, r3
 80018fa:	4603      	mov	r3, r0
 80018fc:	817b      	strh	r3, [r7, #10]
 80018fe:	460b      	mov	r3, r1
 8001900:	813b      	strh	r3, [r7, #8]
 8001902:	4613      	mov	r3, r2
 8001904:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001906:	f7ff fc0b 	bl	8001120 <HAL_GetTick>
 800190a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001912:	b2db      	uxtb	r3, r3
 8001914:	2b20      	cmp	r3, #32
 8001916:	f040 80d9 	bne.w	8001acc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	2319      	movs	r3, #25
 8001920:	2201      	movs	r2, #1
 8001922:	496d      	ldr	r1, [pc, #436]	; (8001ad8 <HAL_I2C_Mem_Write+0x1ec>)
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f000 fc7f 	bl	8002228 <I2C_WaitOnFlagUntilTimeout>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001930:	2302      	movs	r3, #2
 8001932:	e0cc      	b.n	8001ace <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800193a:	2b01      	cmp	r3, #1
 800193c:	d101      	bne.n	8001942 <HAL_I2C_Mem_Write+0x56>
 800193e:	2302      	movs	r3, #2
 8001940:	e0c5      	b.n	8001ace <HAL_I2C_Mem_Write+0x1e2>
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	2b01      	cmp	r3, #1
 8001956:	d007      	beq.n	8001968 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f042 0201 	orr.w	r2, r2, #1
 8001966:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001976:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2221      	movs	r2, #33	; 0x21
 800197c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2240      	movs	r2, #64	; 0x40
 8001984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2200      	movs	r2, #0
 800198c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	6a3a      	ldr	r2, [r7, #32]
 8001992:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001998:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800199e:	b29a      	uxth	r2, r3
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	4a4d      	ldr	r2, [pc, #308]	; (8001adc <HAL_I2C_Mem_Write+0x1f0>)
 80019a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80019aa:	88f8      	ldrh	r0, [r7, #6]
 80019ac:	893a      	ldrh	r2, [r7, #8]
 80019ae:	8979      	ldrh	r1, [r7, #10]
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	9301      	str	r3, [sp, #4]
 80019b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	4603      	mov	r3, r0
 80019ba:	68f8      	ldr	r0, [r7, #12]
 80019bc:	f000 fab6 	bl	8001f2c <I2C_RequestMemoryWrite>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d052      	beq.n	8001a6c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e081      	b.n	8001ace <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80019ce:	68f8      	ldr	r0, [r7, #12]
 80019d0:	f000 fd00 	bl	80023d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d00d      	beq.n	80019f6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	2b04      	cmp	r3, #4
 80019e0:	d107      	bne.n	80019f2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e06b      	b.n	8001ace <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fa:	781a      	ldrb	r2, [r3, #0]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a06:	1c5a      	adds	r2, r3, #1
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a10:	3b01      	subs	r3, #1
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	695b      	ldr	r3, [r3, #20]
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	2b04      	cmp	r3, #4
 8001a32:	d11b      	bne.n	8001a6c <HAL_I2C_Mem_Write+0x180>
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d017      	beq.n	8001a6c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a40:	781a      	ldrb	r2, [r3, #0]
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4c:	1c5a      	adds	r2, r3, #1
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a56:	3b01      	subs	r3, #1
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	3b01      	subs	r3, #1
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1aa      	bne.n	80019ca <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	f000 fcec 	bl	8002456 <I2C_WaitOnBTFFlagUntilTimeout>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d00d      	beq.n	8001aa0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a88:	2b04      	cmp	r3, #4
 8001a8a:	d107      	bne.n	8001a9c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a9a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e016      	b.n	8001ace <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001aae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2220      	movs	r2, #32
 8001ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2200      	movs	r2, #0
 8001abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	e000      	b.n	8001ace <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001acc:	2302      	movs	r3, #2
  }
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	00100002 	.word	0x00100002
 8001adc:	ffff0000 	.word	0xffff0000

08001ae0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08c      	sub	sp, #48	; 0x30
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	4608      	mov	r0, r1
 8001aea:	4611      	mov	r1, r2
 8001aec:	461a      	mov	r2, r3
 8001aee:	4603      	mov	r3, r0
 8001af0:	817b      	strh	r3, [r7, #10]
 8001af2:	460b      	mov	r3, r1
 8001af4:	813b      	strh	r3, [r7, #8]
 8001af6:	4613      	mov	r3, r2
 8001af8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001afa:	f7ff fb11 	bl	8001120 <HAL_GetTick>
 8001afe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	2b20      	cmp	r3, #32
 8001b0a:	f040 8208 	bne.w	8001f1e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	2319      	movs	r3, #25
 8001b14:	2201      	movs	r2, #1
 8001b16:	497b      	ldr	r1, [pc, #492]	; (8001d04 <HAL_I2C_Mem_Read+0x224>)
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f000 fb85 	bl	8002228 <I2C_WaitOnFlagUntilTimeout>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001b24:	2302      	movs	r3, #2
 8001b26:	e1fb      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d101      	bne.n	8001b36 <HAL_I2C_Mem_Read+0x56>
 8001b32:	2302      	movs	r3, #2
 8001b34:	e1f4      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d007      	beq.n	8001b5c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f042 0201 	orr.w	r2, r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2222      	movs	r2, #34	; 0x22
 8001b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2240      	movs	r2, #64	; 0x40
 8001b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001b8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4a5b      	ldr	r2, [pc, #364]	; (8001d08 <HAL_I2C_Mem_Read+0x228>)
 8001b9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b9e:	88f8      	ldrh	r0, [r7, #6]
 8001ba0:	893a      	ldrh	r2, [r7, #8]
 8001ba2:	8979      	ldrh	r1, [r7, #10]
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	4603      	mov	r3, r0
 8001bae:	68f8      	ldr	r0, [r7, #12]
 8001bb0:	f000 fa52 	bl	8002058 <I2C_RequestMemoryRead>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e1b0      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d113      	bne.n	8001bee <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	623b      	str	r3, [r7, #32]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	623b      	str	r3, [r7, #32]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	623b      	str	r3, [r7, #32]
 8001bda:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	e184      	b.n	8001ef8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d11b      	bne.n	8001c2e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c06:	2300      	movs	r3, #0
 8001c08:	61fb      	str	r3, [r7, #28]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	61fb      	str	r3, [r7, #28]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	e164      	b.n	8001ef8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d11b      	bne.n	8001c6e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c44:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c56:	2300      	movs	r3, #0
 8001c58:	61bb      	str	r3, [r7, #24]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	695b      	ldr	r3, [r3, #20]
 8001c60:	61bb      	str	r3, [r7, #24]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	61bb      	str	r3, [r7, #24]
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	e144      	b.n	8001ef8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001c84:	e138      	b.n	8001ef8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c8a:	2b03      	cmp	r3, #3
 8001c8c:	f200 80f1 	bhi.w	8001e72 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d123      	bne.n	8001ce0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c9a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001c9c:	68f8      	ldr	r0, [r7, #12]
 8001c9e:	f000 fc1b 	bl	80024d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e139      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	691a      	ldr	r2, [r3, #16]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb6:	b2d2      	uxtb	r2, r2
 8001cb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbe:	1c5a      	adds	r2, r3, #1
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001cde:	e10b      	b.n	8001ef8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d14e      	bne.n	8001d86 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cee:	2200      	movs	r2, #0
 8001cf0:	4906      	ldr	r1, [pc, #24]	; (8001d0c <HAL_I2C_Mem_Read+0x22c>)
 8001cf2:	68f8      	ldr	r0, [r7, #12]
 8001cf4:	f000 fa98 	bl	8002228 <I2C_WaitOnFlagUntilTimeout>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d008      	beq.n	8001d10 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e10e      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
 8001d02:	bf00      	nop
 8001d04:	00100002 	.word	0x00100002
 8001d08:	ffff0000 	.word	0xffff0000
 8001d0c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	691a      	ldr	r2, [r3, #16]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2a:	b2d2      	uxtb	r2, r2
 8001d2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d32:	1c5a      	adds	r2, r3, #1
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d3c:	3b01      	subs	r3, #1
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	691a      	ldr	r2, [r3, #16]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d64:	1c5a      	adds	r2, r3, #1
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001d84:	e0b8      	b.n	8001ef8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	4966      	ldr	r1, [pc, #408]	; (8001f28 <HAL_I2C_Mem_Read+0x448>)
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f000 fa49 	bl	8002228 <I2C_WaitOnFlagUntilTimeout>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0bf      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	691a      	ldr	r2, [r3, #16]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc2:	1c5a      	adds	r2, r3, #1
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	9300      	str	r3, [sp, #0]
 8001de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001de8:	2200      	movs	r2, #0
 8001dea:	494f      	ldr	r1, [pc, #316]	; (8001f28 <HAL_I2C_Mem_Read+0x448>)
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	f000 fa1b 	bl	8002228 <I2C_WaitOnFlagUntilTimeout>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e091      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	691a      	ldr	r2, [r3, #16]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e28:	3b01      	subs	r3, #1
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	3b01      	subs	r3, #1
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	691a      	ldr	r2, [r3, #16]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	b2d2      	uxtb	r2, r2
 8001e4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e50:	1c5a      	adds	r2, r3, #1
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	b29a      	uxth	r2, r3
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001e70:	e042      	b.n	8001ef8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e74:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 fb2e 	bl	80024d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e04c      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	691a      	ldr	r2, [r3, #16]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	f003 0304 	and.w	r3, r3, #4
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	d118      	bne.n	8001ef8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	691a      	ldr	r2, [r3, #16]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed0:	b2d2      	uxtb	r2, r2
 8001ed2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed8:	1c5a      	adds	r2, r3, #1
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f47f aec2 	bne.w	8001c86 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2220      	movs	r2, #32
 8001f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	e000      	b.n	8001f20 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001f1e:	2302      	movs	r3, #2
  }
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3728      	adds	r7, #40	; 0x28
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	00010004 	.word	0x00010004

08001f2c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b088      	sub	sp, #32
 8001f30:	af02      	add	r7, sp, #8
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	4608      	mov	r0, r1
 8001f36:	4611      	mov	r1, r2
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	817b      	strh	r3, [r7, #10]
 8001f3e:	460b      	mov	r3, r1
 8001f40:	813b      	strh	r3, [r7, #8]
 8001f42:	4613      	mov	r3, r2
 8001f44:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f54:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	6a3b      	ldr	r3, [r7, #32]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f000 f960 	bl	8002228 <I2C_WaitOnFlagUntilTimeout>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00d      	beq.n	8001f8a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f7c:	d103      	bne.n	8001f86 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f84:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e05f      	b.n	800204a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f8a:	897b      	ldrh	r3, [r7, #10]
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	461a      	mov	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001f98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9c:	6a3a      	ldr	r2, [r7, #32]
 8001f9e:	492d      	ldr	r1, [pc, #180]	; (8002054 <I2C_RequestMemoryWrite+0x128>)
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 f998 	bl	80022d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e04c      	b.n	800204a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	617b      	str	r3, [r7, #20]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fc8:	6a39      	ldr	r1, [r7, #32]
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f000 fa02 	bl	80023d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d00d      	beq.n	8001ff2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	d107      	bne.n	8001fee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e02b      	b.n	800204a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d105      	bne.n	8002004 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001ff8:	893b      	ldrh	r3, [r7, #8]
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	611a      	str	r2, [r3, #16]
 8002002:	e021      	b.n	8002048 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002004:	893b      	ldrh	r3, [r7, #8]
 8002006:	0a1b      	lsrs	r3, r3, #8
 8002008:	b29b      	uxth	r3, r3
 800200a:	b2da      	uxtb	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002014:	6a39      	ldr	r1, [r7, #32]
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f000 f9dc 	bl	80023d4 <I2C_WaitOnTXEFlagUntilTimeout>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d00d      	beq.n	800203e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	2b04      	cmp	r3, #4
 8002028:	d107      	bne.n	800203a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002038:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e005      	b.n	800204a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800203e:	893b      	ldrh	r3, [r7, #8]
 8002040:	b2da      	uxtb	r2, r3
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3718      	adds	r7, #24
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	00010002 	.word	0x00010002

08002058 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af02      	add	r7, sp, #8
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	4608      	mov	r0, r1
 8002062:	4611      	mov	r1, r2
 8002064:	461a      	mov	r2, r3
 8002066:	4603      	mov	r3, r0
 8002068:	817b      	strh	r3, [r7, #10]
 800206a:	460b      	mov	r3, r1
 800206c:	813b      	strh	r3, [r7, #8]
 800206e:	4613      	mov	r3, r2
 8002070:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002080:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002090:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	6a3b      	ldr	r3, [r7, #32]
 8002098:	2200      	movs	r2, #0
 800209a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 f8c2 	bl	8002228 <I2C_WaitOnFlagUntilTimeout>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d00d      	beq.n	80020c6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020b8:	d103      	bne.n	80020c2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020c0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e0aa      	b.n	800221c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020c6:	897b      	ldrh	r3, [r7, #10]
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	461a      	mov	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80020d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80020d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d8:	6a3a      	ldr	r2, [r7, #32]
 80020da:	4952      	ldr	r1, [pc, #328]	; (8002224 <I2C_RequestMemoryRead+0x1cc>)
 80020dc:	68f8      	ldr	r0, [r7, #12]
 80020de:	f000 f8fa 	bl	80022d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e097      	b.n	800221c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	617b      	str	r3, [r7, #20]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	617b      	str	r3, [r7, #20]
 8002100:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002104:	6a39      	ldr	r1, [r7, #32]
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f000 f964 	bl	80023d4 <I2C_WaitOnTXEFlagUntilTimeout>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d00d      	beq.n	800212e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	2b04      	cmp	r3, #4
 8002118:	d107      	bne.n	800212a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002128:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e076      	b.n	800221c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800212e:	88fb      	ldrh	r3, [r7, #6]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d105      	bne.n	8002140 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002134:	893b      	ldrh	r3, [r7, #8]
 8002136:	b2da      	uxtb	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	611a      	str	r2, [r3, #16]
 800213e:	e021      	b.n	8002184 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002140:	893b      	ldrh	r3, [r7, #8]
 8002142:	0a1b      	lsrs	r3, r3, #8
 8002144:	b29b      	uxth	r3, r3
 8002146:	b2da      	uxtb	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800214e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002150:	6a39      	ldr	r1, [r7, #32]
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 f93e 	bl	80023d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00d      	beq.n	800217a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	2b04      	cmp	r3, #4
 8002164:	d107      	bne.n	8002176 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002174:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e050      	b.n	800221c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800217a:	893b      	ldrh	r3, [r7, #8]
 800217c:	b2da      	uxtb	r2, r3
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002186:	6a39      	ldr	r1, [r7, #32]
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	f000 f923 	bl	80023d4 <I2C_WaitOnTXEFlagUntilTimeout>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d00d      	beq.n	80021b0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002198:	2b04      	cmp	r3, #4
 800219a:	d107      	bne.n	80021ac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e035      	b.n	800221c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021be:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	6a3b      	ldr	r3, [r7, #32]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f000 f82b 	bl	8002228 <I2C_WaitOnFlagUntilTimeout>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00d      	beq.n	80021f4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021e6:	d103      	bne.n	80021f0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e013      	b.n	800221c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80021f4:	897b      	ldrh	r3, [r7, #10]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002206:	6a3a      	ldr	r2, [r7, #32]
 8002208:	4906      	ldr	r1, [pc, #24]	; (8002224 <I2C_RequestMemoryRead+0x1cc>)
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 f863 	bl	80022d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e000      	b.n	800221c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	00010002 	.word	0x00010002

08002228 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	603b      	str	r3, [r7, #0]
 8002234:	4613      	mov	r3, r2
 8002236:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002238:	e025      	b.n	8002286 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002240:	d021      	beq.n	8002286 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002242:	f7fe ff6d 	bl	8001120 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	429a      	cmp	r2, r3
 8002250:	d302      	bcc.n	8002258 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d116      	bne.n	8002286 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2200      	movs	r2, #0
 800225c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2220      	movs	r2, #32
 8002262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	f043 0220 	orr.w	r2, r3, #32
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e023      	b.n	80022ce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	0c1b      	lsrs	r3, r3, #16
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b01      	cmp	r3, #1
 800228e:	d10d      	bne.n	80022ac <I2C_WaitOnFlagUntilTimeout+0x84>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	43da      	mvns	r2, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	4013      	ands	r3, r2
 800229c:	b29b      	uxth	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	bf0c      	ite	eq
 80022a2:	2301      	moveq	r3, #1
 80022a4:	2300      	movne	r3, #0
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	461a      	mov	r2, r3
 80022aa:	e00c      	b.n	80022c6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	43da      	mvns	r2, r3
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	4013      	ands	r3, r2
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	bf0c      	ite	eq
 80022be:	2301      	moveq	r3, #1
 80022c0:	2300      	movne	r3, #0
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	461a      	mov	r2, r3
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d0b6      	beq.n	800223a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b084      	sub	sp, #16
 80022da:	af00      	add	r7, sp, #0
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	60b9      	str	r1, [r7, #8]
 80022e0:	607a      	str	r2, [r7, #4]
 80022e2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022e4:	e051      	b.n	800238a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022f4:	d123      	bne.n	800233e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002304:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800230e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2220      	movs	r2, #32
 800231a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	f043 0204 	orr.w	r2, r3, #4
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e046      	b.n	80023cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002344:	d021      	beq.n	800238a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002346:	f7fe feeb 	bl	8001120 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	429a      	cmp	r2, r3
 8002354:	d302      	bcc.n	800235c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d116      	bne.n	800238a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2200      	movs	r2, #0
 8002360:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2220      	movs	r2, #32
 8002366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	f043 0220 	orr.w	r2, r3, #32
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2200      	movs	r2, #0
 8002382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e020      	b.n	80023cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	0c1b      	lsrs	r3, r3, #16
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b01      	cmp	r3, #1
 8002392:	d10c      	bne.n	80023ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	43da      	mvns	r2, r3
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	4013      	ands	r3, r2
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	bf14      	ite	ne
 80023a6:	2301      	movne	r3, #1
 80023a8:	2300      	moveq	r3, #0
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	e00b      	b.n	80023c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	43da      	mvns	r2, r3
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	4013      	ands	r3, r2
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	2b00      	cmp	r3, #0
 80023be:	bf14      	ite	ne
 80023c0:	2301      	movne	r3, #1
 80023c2:	2300      	moveq	r3, #0
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d18d      	bne.n	80022e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3710      	adds	r7, #16
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023e0:	e02d      	b.n	800243e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f000 f8ce 	bl	8002584 <I2C_IsAcknowledgeFailed>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e02d      	b.n	800244e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f8:	d021      	beq.n	800243e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023fa:	f7fe fe91 	bl	8001120 <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	68ba      	ldr	r2, [r7, #8]
 8002406:	429a      	cmp	r2, r3
 8002408:	d302      	bcc.n	8002410 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d116      	bne.n	800243e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f043 0220 	orr.w	r2, r3, #32
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e007      	b.n	800244e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	695b      	ldr	r3, [r3, #20]
 8002444:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002448:	2b80      	cmp	r3, #128	; 0x80
 800244a:	d1ca      	bne.n	80023e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b084      	sub	sp, #16
 800245a:	af00      	add	r7, sp, #0
 800245c:	60f8      	str	r0, [r7, #12]
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002462:	e02d      	b.n	80024c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f000 f88d 	bl	8002584 <I2C_IsAcknowledgeFailed>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e02d      	b.n	80024d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247a:	d021      	beq.n	80024c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800247c:	f7fe fe50 	bl	8001120 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	429a      	cmp	r2, r3
 800248a:	d302      	bcc.n	8002492 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d116      	bne.n	80024c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2220      	movs	r2, #32
 800249c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ac:	f043 0220 	orr.w	r2, r3, #32
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e007      	b.n	80024d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d1ca      	bne.n	8002464 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80024e4:	e042      	b.n	800256c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	f003 0310 	and.w	r3, r3, #16
 80024f0:	2b10      	cmp	r3, #16
 80024f2:	d119      	bne.n	8002528 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f06f 0210 	mvn.w	r2, #16
 80024fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e029      	b.n	800257c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002528:	f7fe fdfa 	bl	8001120 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	68ba      	ldr	r2, [r7, #8]
 8002534:	429a      	cmp	r2, r3
 8002536:	d302      	bcc.n	800253e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d116      	bne.n	800256c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2200      	movs	r2, #0
 8002542:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2220      	movs	r2, #32
 8002548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002558:	f043 0220 	orr.w	r2, r3, #32
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e007      	b.n	800257c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002576:	2b40      	cmp	r3, #64	; 0x40
 8002578:	d1b5      	bne.n	80024e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002596:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800259a:	d11b      	bne.n	80025d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80025a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c0:	f043 0204 	orr.w	r2, r3, #4
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e000      	b.n	80025d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e25b      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d075      	beq.n	80026ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002602:	4ba3      	ldr	r3, [pc, #652]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 030c 	and.w	r3, r3, #12
 800260a:	2b04      	cmp	r3, #4
 800260c:	d00c      	beq.n	8002628 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800260e:	4ba0      	ldr	r3, [pc, #640]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002616:	2b08      	cmp	r3, #8
 8002618:	d112      	bne.n	8002640 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800261a:	4b9d      	ldr	r3, [pc, #628]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002622:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002626:	d10b      	bne.n	8002640 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002628:	4b99      	ldr	r3, [pc, #612]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d05b      	beq.n	80026ec <HAL_RCC_OscConfig+0x108>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d157      	bne.n	80026ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e236      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002648:	d106      	bne.n	8002658 <HAL_RCC_OscConfig+0x74>
 800264a:	4b91      	ldr	r3, [pc, #580]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a90      	ldr	r2, [pc, #576]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002654:	6013      	str	r3, [r2, #0]
 8002656:	e01d      	b.n	8002694 <HAL_RCC_OscConfig+0xb0>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002660:	d10c      	bne.n	800267c <HAL_RCC_OscConfig+0x98>
 8002662:	4b8b      	ldr	r3, [pc, #556]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a8a      	ldr	r2, [pc, #552]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002668:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	4b88      	ldr	r3, [pc, #544]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a87      	ldr	r2, [pc, #540]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002678:	6013      	str	r3, [r2, #0]
 800267a:	e00b      	b.n	8002694 <HAL_RCC_OscConfig+0xb0>
 800267c:	4b84      	ldr	r3, [pc, #528]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a83      	ldr	r2, [pc, #524]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002682:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002686:	6013      	str	r3, [r2, #0]
 8002688:	4b81      	ldr	r3, [pc, #516]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a80      	ldr	r2, [pc, #512]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800268e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002692:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d013      	beq.n	80026c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269c:	f7fe fd40 	bl	8001120 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026a4:	f7fe fd3c 	bl	8001120 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b64      	cmp	r3, #100	; 0x64
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e1fb      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026b6:	4b76      	ldr	r3, [pc, #472]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0xc0>
 80026c2:	e014      	b.n	80026ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c4:	f7fe fd2c 	bl	8001120 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026cc:	f7fe fd28 	bl	8001120 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b64      	cmp	r3, #100	; 0x64
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e1e7      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026de:	4b6c      	ldr	r3, [pc, #432]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1f0      	bne.n	80026cc <HAL_RCC_OscConfig+0xe8>
 80026ea:	e000      	b.n	80026ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d063      	beq.n	80027c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80026fa:	4b65      	ldr	r3, [pc, #404]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 030c 	and.w	r3, r3, #12
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00b      	beq.n	800271e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002706:	4b62      	ldr	r3, [pc, #392]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800270e:	2b08      	cmp	r3, #8
 8002710:	d11c      	bne.n	800274c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002712:	4b5f      	ldr	r3, [pc, #380]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d116      	bne.n	800274c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800271e:	4b5c      	ldr	r3, [pc, #368]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d005      	beq.n	8002736 <HAL_RCC_OscConfig+0x152>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	2b01      	cmp	r3, #1
 8002730:	d001      	beq.n	8002736 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e1bb      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002736:	4b56      	ldr	r3, [pc, #344]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	4952      	ldr	r1, [pc, #328]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002746:	4313      	orrs	r3, r2
 8002748:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274a:	e03a      	b.n	80027c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d020      	beq.n	8002796 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002754:	4b4f      	ldr	r3, [pc, #316]	; (8002894 <HAL_RCC_OscConfig+0x2b0>)
 8002756:	2201      	movs	r2, #1
 8002758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800275a:	f7fe fce1 	bl	8001120 <HAL_GetTick>
 800275e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002760:	e008      	b.n	8002774 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002762:	f7fe fcdd 	bl	8001120 <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d901      	bls.n	8002774 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e19c      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002774:	4b46      	ldr	r3, [pc, #280]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d0f0      	beq.n	8002762 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002780:	4b43      	ldr	r3, [pc, #268]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	4940      	ldr	r1, [pc, #256]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002790:	4313      	orrs	r3, r2
 8002792:	600b      	str	r3, [r1, #0]
 8002794:	e015      	b.n	80027c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002796:	4b3f      	ldr	r3, [pc, #252]	; (8002894 <HAL_RCC_OscConfig+0x2b0>)
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800279c:	f7fe fcc0 	bl	8001120 <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027a4:	f7fe fcbc 	bl	8001120 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e17b      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027b6:	4b36      	ldr	r3, [pc, #216]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d1f0      	bne.n	80027a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0308 	and.w	r3, r3, #8
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d030      	beq.n	8002830 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d016      	beq.n	8002804 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027d6:	4b30      	ldr	r3, [pc, #192]	; (8002898 <HAL_RCC_OscConfig+0x2b4>)
 80027d8:	2201      	movs	r2, #1
 80027da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027dc:	f7fe fca0 	bl	8001120 <HAL_GetTick>
 80027e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027e4:	f7fe fc9c 	bl	8001120 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e15b      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f6:	4b26      	ldr	r3, [pc, #152]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80027f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d0f0      	beq.n	80027e4 <HAL_RCC_OscConfig+0x200>
 8002802:	e015      	b.n	8002830 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002804:	4b24      	ldr	r3, [pc, #144]	; (8002898 <HAL_RCC_OscConfig+0x2b4>)
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800280a:	f7fe fc89 	bl	8001120 <HAL_GetTick>
 800280e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002810:	e008      	b.n	8002824 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002812:	f7fe fc85 	bl	8001120 <HAL_GetTick>
 8002816:	4602      	mov	r2, r0
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d901      	bls.n	8002824 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e144      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002824:	4b1a      	ldr	r3, [pc, #104]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002826:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1f0      	bne.n	8002812 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b00      	cmp	r3, #0
 800283a:	f000 80a0 	beq.w	800297e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800283e:	2300      	movs	r3, #0
 8002840:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002842:	4b13      	ldr	r3, [pc, #76]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10f      	bne.n	800286e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	4b0f      	ldr	r3, [pc, #60]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	4a0e      	ldr	r2, [pc, #56]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800285c:	6413      	str	r3, [r2, #64]	; 0x40
 800285e:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800286a:	2301      	movs	r3, #1
 800286c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286e:	4b0b      	ldr	r3, [pc, #44]	; (800289c <HAL_RCC_OscConfig+0x2b8>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002876:	2b00      	cmp	r3, #0
 8002878:	d121      	bne.n	80028be <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800287a:	4b08      	ldr	r3, [pc, #32]	; (800289c <HAL_RCC_OscConfig+0x2b8>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a07      	ldr	r2, [pc, #28]	; (800289c <HAL_RCC_OscConfig+0x2b8>)
 8002880:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002884:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002886:	f7fe fc4b 	bl	8001120 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800288c:	e011      	b.n	80028b2 <HAL_RCC_OscConfig+0x2ce>
 800288e:	bf00      	nop
 8002890:	40023800 	.word	0x40023800
 8002894:	42470000 	.word	0x42470000
 8002898:	42470e80 	.word	0x42470e80
 800289c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028a0:	f7fe fc3e 	bl	8001120 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e0fd      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b2:	4b81      	ldr	r3, [pc, #516]	; (8002ab8 <HAL_RCC_OscConfig+0x4d4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f0      	beq.n	80028a0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d106      	bne.n	80028d4 <HAL_RCC_OscConfig+0x2f0>
 80028c6:	4b7d      	ldr	r3, [pc, #500]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80028c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ca:	4a7c      	ldr	r2, [pc, #496]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	6713      	str	r3, [r2, #112]	; 0x70
 80028d2:	e01c      	b.n	800290e <HAL_RCC_OscConfig+0x32a>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	2b05      	cmp	r3, #5
 80028da:	d10c      	bne.n	80028f6 <HAL_RCC_OscConfig+0x312>
 80028dc:	4b77      	ldr	r3, [pc, #476]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80028de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e0:	4a76      	ldr	r2, [pc, #472]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80028e2:	f043 0304 	orr.w	r3, r3, #4
 80028e6:	6713      	str	r3, [r2, #112]	; 0x70
 80028e8:	4b74      	ldr	r3, [pc, #464]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80028ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ec:	4a73      	ldr	r2, [pc, #460]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80028ee:	f043 0301 	orr.w	r3, r3, #1
 80028f2:	6713      	str	r3, [r2, #112]	; 0x70
 80028f4:	e00b      	b.n	800290e <HAL_RCC_OscConfig+0x32a>
 80028f6:	4b71      	ldr	r3, [pc, #452]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80028f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028fa:	4a70      	ldr	r2, [pc, #448]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80028fc:	f023 0301 	bic.w	r3, r3, #1
 8002900:	6713      	str	r3, [r2, #112]	; 0x70
 8002902:	4b6e      	ldr	r3, [pc, #440]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002906:	4a6d      	ldr	r2, [pc, #436]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002908:	f023 0304 	bic.w	r3, r3, #4
 800290c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d015      	beq.n	8002942 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002916:	f7fe fc03 	bl	8001120 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291c:	e00a      	b.n	8002934 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800291e:	f7fe fbff 	bl	8001120 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	f241 3288 	movw	r2, #5000	; 0x1388
 800292c:	4293      	cmp	r3, r2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e0bc      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002934:	4b61      	ldr	r3, [pc, #388]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0ee      	beq.n	800291e <HAL_RCC_OscConfig+0x33a>
 8002940:	e014      	b.n	800296c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002942:	f7fe fbed 	bl	8001120 <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002948:	e00a      	b.n	8002960 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800294a:	f7fe fbe9 	bl	8001120 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	f241 3288 	movw	r2, #5000	; 0x1388
 8002958:	4293      	cmp	r3, r2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e0a6      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002960:	4b56      	ldr	r3, [pc, #344]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1ee      	bne.n	800294a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800296c:	7dfb      	ldrb	r3, [r7, #23]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d105      	bne.n	800297e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002972:	4b52      	ldr	r3, [pc, #328]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002976:	4a51      	ldr	r2, [pc, #324]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002978:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800297c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 8092 	beq.w	8002aac <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002988:	4b4c      	ldr	r3, [pc, #304]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 030c 	and.w	r3, r3, #12
 8002990:	2b08      	cmp	r3, #8
 8002992:	d05c      	beq.n	8002a4e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	2b02      	cmp	r3, #2
 800299a:	d141      	bne.n	8002a20 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299c:	4b48      	ldr	r3, [pc, #288]	; (8002ac0 <HAL_RCC_OscConfig+0x4dc>)
 800299e:	2200      	movs	r2, #0
 80029a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a2:	f7fe fbbd 	bl	8001120 <HAL_GetTick>
 80029a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029aa:	f7fe fbb9 	bl	8001120 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e078      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029bc:	4b3f      	ldr	r3, [pc, #252]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d1f0      	bne.n	80029aa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	69da      	ldr	r2, [r3, #28]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	431a      	orrs	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	019b      	lsls	r3, r3, #6
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029de:	085b      	lsrs	r3, r3, #1
 80029e0:	3b01      	subs	r3, #1
 80029e2:	041b      	lsls	r3, r3, #16
 80029e4:	431a      	orrs	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ea:	061b      	lsls	r3, r3, #24
 80029ec:	4933      	ldr	r1, [pc, #204]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029f2:	4b33      	ldr	r3, [pc, #204]	; (8002ac0 <HAL_RCC_OscConfig+0x4dc>)
 80029f4:	2201      	movs	r2, #1
 80029f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f8:	f7fe fb92 	bl	8001120 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a00:	f7fe fb8e 	bl	8001120 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e04d      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a12:	4b2a      	ldr	r3, [pc, #168]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0f0      	beq.n	8002a00 <HAL_RCC_OscConfig+0x41c>
 8002a1e:	e045      	b.n	8002aac <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a20:	4b27      	ldr	r3, [pc, #156]	; (8002ac0 <HAL_RCC_OscConfig+0x4dc>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a26:	f7fe fb7b 	bl	8001120 <HAL_GetTick>
 8002a2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a2c:	e008      	b.n	8002a40 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a2e:	f7fe fb77 	bl	8001120 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d901      	bls.n	8002a40 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e036      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a40:	4b1e      	ldr	r3, [pc, #120]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1f0      	bne.n	8002a2e <HAL_RCC_OscConfig+0x44a>
 8002a4c:	e02e      	b.n	8002aac <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d101      	bne.n	8002a5a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e029      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a5a:	4b18      	ldr	r3, [pc, #96]	; (8002abc <HAL_RCC_OscConfig+0x4d8>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d11c      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d115      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a82:	4013      	ands	r3, r2
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d10d      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d106      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d001      	beq.n	8002aac <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40007000 	.word	0x40007000
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	42470060 	.word	0x42470060

08002ac4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e0cc      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad8:	4b68      	ldr	r3, [pc, #416]	; (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 030f 	and.w	r3, r3, #15
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d90c      	bls.n	8002b00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae6:	4b65      	ldr	r3, [pc, #404]	; (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aee:	4b63      	ldr	r3, [pc, #396]	; (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 030f 	and.w	r3, r3, #15
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0b8      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d020      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d005      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b18:	4b59      	ldr	r3, [pc, #356]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	4a58      	ldr	r2, [pc, #352]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d005      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b30:	4b53      	ldr	r3, [pc, #332]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	4a52      	ldr	r2, [pc, #328]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b3c:	4b50      	ldr	r3, [pc, #320]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	494d      	ldr	r1, [pc, #308]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d044      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d107      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b62:	4b47      	ldr	r3, [pc, #284]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d119      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e07f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d003      	beq.n	8002b82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b7e:	2b03      	cmp	r3, #3
 8002b80:	d107      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b82:	4b3f      	ldr	r3, [pc, #252]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d109      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e06f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b92:	4b3b      	ldr	r3, [pc, #236]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e067      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ba2:	4b37      	ldr	r3, [pc, #220]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f023 0203 	bic.w	r2, r3, #3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	4934      	ldr	r1, [pc, #208]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bb4:	f7fe fab4 	bl	8001120 <HAL_GetTick>
 8002bb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bbc:	f7fe fab0 	bl	8001120 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e04f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd2:	4b2b      	ldr	r3, [pc, #172]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 020c 	and.w	r2, r3, #12
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d1eb      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002be4:	4b25      	ldr	r3, [pc, #148]	; (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 030f 	and.w	r3, r3, #15
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d20c      	bcs.n	8002c0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf2:	4b22      	ldr	r3, [pc, #136]	; (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b20      	ldr	r3, [pc, #128]	; (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d001      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e032      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d008      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c18:	4b19      	ldr	r3, [pc, #100]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	4916      	ldr	r1, [pc, #88]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d009      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c36:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	490e      	ldr	r1, [pc, #56]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c4a:	f000 f821 	bl	8002c90 <HAL_RCC_GetSysClockFreq>
 8002c4e:	4601      	mov	r1, r0
 8002c50:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	; (8002c84 <HAL_RCC_ClockConfig+0x1c0>)
 8002c5c:	5cd3      	ldrb	r3, [r2, r3]
 8002c5e:	fa21 f303 	lsr.w	r3, r1, r3
 8002c62:	4a09      	ldr	r2, [pc, #36]	; (8002c88 <HAL_RCC_ClockConfig+0x1c4>)
 8002c64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002c66:	4b09      	ldr	r3, [pc, #36]	; (8002c8c <HAL_RCC_ClockConfig+0x1c8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7fe fa14 	bl	8001098 <HAL_InitTick>

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40023c00 	.word	0x40023c00
 8002c80:	40023800 	.word	0x40023800
 8002c84:	08004054 	.word	0x08004054
 8002c88:	20000034 	.word	0x20000034
 8002c8c:	20000038 	.word	0x20000038

08002c90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	607b      	str	r3, [r7, #4]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ca6:	4b50      	ldr	r3, [pc, #320]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 030c 	and.w	r3, r3, #12
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d007      	beq.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x32>
 8002cb2:	2b08      	cmp	r3, #8
 8002cb4:	d008      	beq.n	8002cc8 <HAL_RCC_GetSysClockFreq+0x38>
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f040 808d 	bne.w	8002dd6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cbc:	4b4b      	ldr	r3, [pc, #300]	; (8002dec <HAL_RCC_GetSysClockFreq+0x15c>)
 8002cbe:	60bb      	str	r3, [r7, #8]
       break;
 8002cc0:	e08c      	b.n	8002ddc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cc2:	4b4b      	ldr	r3, [pc, #300]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x160>)
 8002cc4:	60bb      	str	r3, [r7, #8]
      break;
 8002cc6:	e089      	b.n	8002ddc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cc8:	4b47      	ldr	r3, [pc, #284]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cd0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cd2:	4b45      	ldr	r3, [pc, #276]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d023      	beq.n	8002d26 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cde:	4b42      	ldr	r3, [pc, #264]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	099b      	lsrs	r3, r3, #6
 8002ce4:	f04f 0400 	mov.w	r4, #0
 8002ce8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002cec:	f04f 0200 	mov.w	r2, #0
 8002cf0:	ea03 0501 	and.w	r5, r3, r1
 8002cf4:	ea04 0602 	and.w	r6, r4, r2
 8002cf8:	4a3d      	ldr	r2, [pc, #244]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x160>)
 8002cfa:	fb02 f106 	mul.w	r1, r2, r6
 8002cfe:	2200      	movs	r2, #0
 8002d00:	fb02 f205 	mul.w	r2, r2, r5
 8002d04:	440a      	add	r2, r1
 8002d06:	493a      	ldr	r1, [pc, #232]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x160>)
 8002d08:	fba5 0101 	umull	r0, r1, r5, r1
 8002d0c:	1853      	adds	r3, r2, r1
 8002d0e:	4619      	mov	r1, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f04f 0400 	mov.w	r4, #0
 8002d16:	461a      	mov	r2, r3
 8002d18:	4623      	mov	r3, r4
 8002d1a:	f7fd fab1 	bl	8000280 <__aeabi_uldivmod>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	460c      	mov	r4, r1
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	e049      	b.n	8002dba <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d26:	4b30      	ldr	r3, [pc, #192]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	099b      	lsrs	r3, r3, #6
 8002d2c:	f04f 0400 	mov.w	r4, #0
 8002d30:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	ea03 0501 	and.w	r5, r3, r1
 8002d3c:	ea04 0602 	and.w	r6, r4, r2
 8002d40:	4629      	mov	r1, r5
 8002d42:	4632      	mov	r2, r6
 8002d44:	f04f 0300 	mov.w	r3, #0
 8002d48:	f04f 0400 	mov.w	r4, #0
 8002d4c:	0154      	lsls	r4, r2, #5
 8002d4e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002d52:	014b      	lsls	r3, r1, #5
 8002d54:	4619      	mov	r1, r3
 8002d56:	4622      	mov	r2, r4
 8002d58:	1b49      	subs	r1, r1, r5
 8002d5a:	eb62 0206 	sbc.w	r2, r2, r6
 8002d5e:	f04f 0300 	mov.w	r3, #0
 8002d62:	f04f 0400 	mov.w	r4, #0
 8002d66:	0194      	lsls	r4, r2, #6
 8002d68:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002d6c:	018b      	lsls	r3, r1, #6
 8002d6e:	1a5b      	subs	r3, r3, r1
 8002d70:	eb64 0402 	sbc.w	r4, r4, r2
 8002d74:	f04f 0100 	mov.w	r1, #0
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	00e2      	lsls	r2, r4, #3
 8002d7e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002d82:	00d9      	lsls	r1, r3, #3
 8002d84:	460b      	mov	r3, r1
 8002d86:	4614      	mov	r4, r2
 8002d88:	195b      	adds	r3, r3, r5
 8002d8a:	eb44 0406 	adc.w	r4, r4, r6
 8002d8e:	f04f 0100 	mov.w	r1, #0
 8002d92:	f04f 0200 	mov.w	r2, #0
 8002d96:	02a2      	lsls	r2, r4, #10
 8002d98:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002d9c:	0299      	lsls	r1, r3, #10
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4614      	mov	r4, r2
 8002da2:	4618      	mov	r0, r3
 8002da4:	4621      	mov	r1, r4
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f04f 0400 	mov.w	r4, #0
 8002dac:	461a      	mov	r2, r3
 8002dae:	4623      	mov	r3, r4
 8002db0:	f7fd fa66 	bl	8000280 <__aeabi_uldivmod>
 8002db4:	4603      	mov	r3, r0
 8002db6:	460c      	mov	r4, r1
 8002db8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002dba:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x158>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	0c1b      	lsrs	r3, r3, #16
 8002dc0:	f003 0303 	and.w	r3, r3, #3
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd2:	60bb      	str	r3, [r7, #8]
      break;
 8002dd4:	e002      	b.n	8002ddc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dd6:	4b05      	ldr	r3, [pc, #20]	; (8002dec <HAL_RCC_GetSysClockFreq+0x15c>)
 8002dd8:	60bb      	str	r3, [r7, #8]
      break;
 8002dda:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ddc:	68bb      	ldr	r3, [r7, #8]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3714      	adds	r7, #20
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40023800 	.word	0x40023800
 8002dec:	00f42400 	.word	0x00f42400
 8002df0:	017d7840 	.word	0x017d7840

08002df4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002df8:	4b03      	ldr	r3, [pc, #12]	; (8002e08 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20000034 	.word	0x20000034

08002e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e10:	f7ff fff0 	bl	8002df4 <HAL_RCC_GetHCLKFreq>
 8002e14:	4601      	mov	r1, r0
 8002e16:	4b05      	ldr	r3, [pc, #20]	; (8002e2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	0a9b      	lsrs	r3, r3, #10
 8002e1c:	f003 0307 	and.w	r3, r3, #7
 8002e20:	4a03      	ldr	r2, [pc, #12]	; (8002e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e22:	5cd3      	ldrb	r3, [r2, r3]
 8002e24:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	08004064 	.word	0x08004064

08002e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e38:	f7ff ffdc 	bl	8002df4 <HAL_RCC_GetHCLKFreq>
 8002e3c:	4601      	mov	r1, r0
 8002e3e:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	0b5b      	lsrs	r3, r3, #13
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	4a03      	ldr	r2, [pc, #12]	; (8002e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e4a:	5cd3      	ldrb	r3, [r2, r3]
 8002e4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40023800 	.word	0x40023800
 8002e58:	08004064 	.word	0x08004064

08002e5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e03f      	b.n	8002eee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d106      	bne.n	8002e88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7fd ffc8 	bl	8000e18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2224      	movs	r2, #36	; 0x24
 8002e8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 f90b 	bl	80030bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	691a      	ldr	r2, [r3, #16]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002eb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695a      	ldr	r2, [r3, #20]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ec4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68da      	ldr	r2, [r3, #12]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ed4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2220      	movs	r2, #32
 8002ee0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b088      	sub	sp, #32
 8002efa:	af02      	add	r7, sp, #8
 8002efc:	60f8      	str	r0, [r7, #12]
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	603b      	str	r3, [r7, #0]
 8002f02:	4613      	mov	r3, r2
 8002f04:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	f040 8083 	bne.w	800301e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <HAL_UART_Transmit+0x2e>
 8002f1e:	88fb      	ldrh	r3, [r7, #6]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e07b      	b.n	8003020 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d101      	bne.n	8002f36 <HAL_UART_Transmit+0x40>
 8002f32:	2302      	movs	r3, #2
 8002f34:	e074      	b.n	8003020 <HAL_UART_Transmit+0x12a>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2200      	movs	r2, #0
 8002f42:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2221      	movs	r2, #33	; 0x21
 8002f48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002f4c:	f7fe f8e8 	bl	8001120 <HAL_GetTick>
 8002f50:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	88fa      	ldrh	r2, [r7, #6]
 8002f56:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	88fa      	ldrh	r2, [r7, #6]
 8002f5c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002f66:	e042      	b.n	8002fee <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f7e:	d122      	bne.n	8002fc6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	2200      	movs	r2, #0
 8002f88:	2180      	movs	r1, #128	; 0x80
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 f84c 	bl	8003028 <UART_WaitOnFlagUntilTimeout>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e042      	b.n	8003020 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fac:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d103      	bne.n	8002fbe <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	3302      	adds	r3, #2
 8002fba:	60bb      	str	r3, [r7, #8]
 8002fbc:	e017      	b.n	8002fee <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	60bb      	str	r3, [r7, #8]
 8002fc4:	e013      	b.n	8002fee <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	2180      	movs	r1, #128	; 0x80
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f000 f829 	bl	8003028 <UART_WaitOnFlagUntilTimeout>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e01f      	b.n	8003020 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	1c5a      	adds	r2, r3, #1
 8002fe4:	60ba      	str	r2, [r7, #8]
 8002fe6:	781a      	ldrb	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1b7      	bne.n	8002f68 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	2200      	movs	r2, #0
 8003000:	2140      	movs	r1, #64	; 0x40
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 f810 	bl	8003028 <UART_WaitOnFlagUntilTimeout>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e006      	b.n	8003020 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	e000      	b.n	8003020 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800301e:	2302      	movs	r3, #2
  }
}
 8003020:	4618      	mov	r0, r3
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	603b      	str	r3, [r7, #0]
 8003034:	4613      	mov	r3, r2
 8003036:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003038:	e02c      	b.n	8003094 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003040:	d028      	beq.n	8003094 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d007      	beq.n	8003058 <UART_WaitOnFlagUntilTimeout+0x30>
 8003048:	f7fe f86a 	bl	8001120 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	429a      	cmp	r2, r3
 8003056:	d21d      	bcs.n	8003094 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68da      	ldr	r2, [r3, #12]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003066:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695a      	ldr	r2, [r3, #20]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0201 	bic.w	r2, r2, #1
 8003076:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2220      	movs	r2, #32
 800307c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2220      	movs	r2, #32
 8003084:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e00f      	b.n	80030b4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	4013      	ands	r3, r2
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	bf0c      	ite	eq
 80030a4:	2301      	moveq	r3, #1
 80030a6:	2300      	movne	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	461a      	mov	r2, r3
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d0c3      	beq.n	800303a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030c0:	b085      	sub	sp, #20
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68da      	ldr	r2, [r3, #12]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	431a      	orrs	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	69db      	ldr	r3, [r3, #28]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80030fe:	f023 030c 	bic.w	r3, r3, #12
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6812      	ldr	r2, [r2, #0]
 8003106:	68f9      	ldr	r1, [r7, #12]
 8003108:	430b      	orrs	r3, r1
 800310a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	699a      	ldr	r2, [r3, #24]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	430a      	orrs	r2, r1
 8003120:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800312a:	f040 818b 	bne.w	8003444 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4ac1      	ldr	r2, [pc, #772]	; (8003438 <UART_SetConfig+0x37c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d005      	beq.n	8003144 <UART_SetConfig+0x88>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4abf      	ldr	r2, [pc, #764]	; (800343c <UART_SetConfig+0x380>)
 800313e:	4293      	cmp	r3, r2
 8003140:	f040 80bd 	bne.w	80032be <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003144:	f7ff fe76 	bl	8002e34 <HAL_RCC_GetPCLK2Freq>
 8003148:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	461d      	mov	r5, r3
 800314e:	f04f 0600 	mov.w	r6, #0
 8003152:	46a8      	mov	r8, r5
 8003154:	46b1      	mov	r9, r6
 8003156:	eb18 0308 	adds.w	r3, r8, r8
 800315a:	eb49 0409 	adc.w	r4, r9, r9
 800315e:	4698      	mov	r8, r3
 8003160:	46a1      	mov	r9, r4
 8003162:	eb18 0805 	adds.w	r8, r8, r5
 8003166:	eb49 0906 	adc.w	r9, r9, r6
 800316a:	f04f 0100 	mov.w	r1, #0
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003176:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800317a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800317e:	4688      	mov	r8, r1
 8003180:	4691      	mov	r9, r2
 8003182:	eb18 0005 	adds.w	r0, r8, r5
 8003186:	eb49 0106 	adc.w	r1, r9, r6
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	461d      	mov	r5, r3
 8003190:	f04f 0600 	mov.w	r6, #0
 8003194:	196b      	adds	r3, r5, r5
 8003196:	eb46 0406 	adc.w	r4, r6, r6
 800319a:	461a      	mov	r2, r3
 800319c:	4623      	mov	r3, r4
 800319e:	f7fd f86f 	bl	8000280 <__aeabi_uldivmod>
 80031a2:	4603      	mov	r3, r0
 80031a4:	460c      	mov	r4, r1
 80031a6:	461a      	mov	r2, r3
 80031a8:	4ba5      	ldr	r3, [pc, #660]	; (8003440 <UART_SetConfig+0x384>)
 80031aa:	fba3 2302 	umull	r2, r3, r3, r2
 80031ae:	095b      	lsrs	r3, r3, #5
 80031b0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	461d      	mov	r5, r3
 80031b8:	f04f 0600 	mov.w	r6, #0
 80031bc:	46a9      	mov	r9, r5
 80031be:	46b2      	mov	sl, r6
 80031c0:	eb19 0309 	adds.w	r3, r9, r9
 80031c4:	eb4a 040a 	adc.w	r4, sl, sl
 80031c8:	4699      	mov	r9, r3
 80031ca:	46a2      	mov	sl, r4
 80031cc:	eb19 0905 	adds.w	r9, r9, r5
 80031d0:	eb4a 0a06 	adc.w	sl, sl, r6
 80031d4:	f04f 0100 	mov.w	r1, #0
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80031e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80031e8:	4689      	mov	r9, r1
 80031ea:	4692      	mov	sl, r2
 80031ec:	eb19 0005 	adds.w	r0, r9, r5
 80031f0:	eb4a 0106 	adc.w	r1, sl, r6
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	461d      	mov	r5, r3
 80031fa:	f04f 0600 	mov.w	r6, #0
 80031fe:	196b      	adds	r3, r5, r5
 8003200:	eb46 0406 	adc.w	r4, r6, r6
 8003204:	461a      	mov	r2, r3
 8003206:	4623      	mov	r3, r4
 8003208:	f7fd f83a 	bl	8000280 <__aeabi_uldivmod>
 800320c:	4603      	mov	r3, r0
 800320e:	460c      	mov	r4, r1
 8003210:	461a      	mov	r2, r3
 8003212:	4b8b      	ldr	r3, [pc, #556]	; (8003440 <UART_SetConfig+0x384>)
 8003214:	fba3 1302 	umull	r1, r3, r3, r2
 8003218:	095b      	lsrs	r3, r3, #5
 800321a:	2164      	movs	r1, #100	; 0x64
 800321c:	fb01 f303 	mul.w	r3, r1, r3
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	00db      	lsls	r3, r3, #3
 8003224:	3332      	adds	r3, #50	; 0x32
 8003226:	4a86      	ldr	r2, [pc, #536]	; (8003440 <UART_SetConfig+0x384>)
 8003228:	fba2 2303 	umull	r2, r3, r2, r3
 800322c:	095b      	lsrs	r3, r3, #5
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003234:	4498      	add	r8, r3
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	461d      	mov	r5, r3
 800323a:	f04f 0600 	mov.w	r6, #0
 800323e:	46a9      	mov	r9, r5
 8003240:	46b2      	mov	sl, r6
 8003242:	eb19 0309 	adds.w	r3, r9, r9
 8003246:	eb4a 040a 	adc.w	r4, sl, sl
 800324a:	4699      	mov	r9, r3
 800324c:	46a2      	mov	sl, r4
 800324e:	eb19 0905 	adds.w	r9, r9, r5
 8003252:	eb4a 0a06 	adc.w	sl, sl, r6
 8003256:	f04f 0100 	mov.w	r1, #0
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003262:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003266:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800326a:	4689      	mov	r9, r1
 800326c:	4692      	mov	sl, r2
 800326e:	eb19 0005 	adds.w	r0, r9, r5
 8003272:	eb4a 0106 	adc.w	r1, sl, r6
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	461d      	mov	r5, r3
 800327c:	f04f 0600 	mov.w	r6, #0
 8003280:	196b      	adds	r3, r5, r5
 8003282:	eb46 0406 	adc.w	r4, r6, r6
 8003286:	461a      	mov	r2, r3
 8003288:	4623      	mov	r3, r4
 800328a:	f7fc fff9 	bl	8000280 <__aeabi_uldivmod>
 800328e:	4603      	mov	r3, r0
 8003290:	460c      	mov	r4, r1
 8003292:	461a      	mov	r2, r3
 8003294:	4b6a      	ldr	r3, [pc, #424]	; (8003440 <UART_SetConfig+0x384>)
 8003296:	fba3 1302 	umull	r1, r3, r3, r2
 800329a:	095b      	lsrs	r3, r3, #5
 800329c:	2164      	movs	r1, #100	; 0x64
 800329e:	fb01 f303 	mul.w	r3, r1, r3
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	00db      	lsls	r3, r3, #3
 80032a6:	3332      	adds	r3, #50	; 0x32
 80032a8:	4a65      	ldr	r2, [pc, #404]	; (8003440 <UART_SetConfig+0x384>)
 80032aa:	fba2 2303 	umull	r2, r3, r2, r3
 80032ae:	095b      	lsrs	r3, r3, #5
 80032b0:	f003 0207 	and.w	r2, r3, #7
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4442      	add	r2, r8
 80032ba:	609a      	str	r2, [r3, #8]
 80032bc:	e26f      	b.n	800379e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80032be:	f7ff fda5 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 80032c2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	461d      	mov	r5, r3
 80032c8:	f04f 0600 	mov.w	r6, #0
 80032cc:	46a8      	mov	r8, r5
 80032ce:	46b1      	mov	r9, r6
 80032d0:	eb18 0308 	adds.w	r3, r8, r8
 80032d4:	eb49 0409 	adc.w	r4, r9, r9
 80032d8:	4698      	mov	r8, r3
 80032da:	46a1      	mov	r9, r4
 80032dc:	eb18 0805 	adds.w	r8, r8, r5
 80032e0:	eb49 0906 	adc.w	r9, r9, r6
 80032e4:	f04f 0100 	mov.w	r1, #0
 80032e8:	f04f 0200 	mov.w	r2, #0
 80032ec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80032f0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80032f4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80032f8:	4688      	mov	r8, r1
 80032fa:	4691      	mov	r9, r2
 80032fc:	eb18 0005 	adds.w	r0, r8, r5
 8003300:	eb49 0106 	adc.w	r1, r9, r6
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	461d      	mov	r5, r3
 800330a:	f04f 0600 	mov.w	r6, #0
 800330e:	196b      	adds	r3, r5, r5
 8003310:	eb46 0406 	adc.w	r4, r6, r6
 8003314:	461a      	mov	r2, r3
 8003316:	4623      	mov	r3, r4
 8003318:	f7fc ffb2 	bl	8000280 <__aeabi_uldivmod>
 800331c:	4603      	mov	r3, r0
 800331e:	460c      	mov	r4, r1
 8003320:	461a      	mov	r2, r3
 8003322:	4b47      	ldr	r3, [pc, #284]	; (8003440 <UART_SetConfig+0x384>)
 8003324:	fba3 2302 	umull	r2, r3, r3, r2
 8003328:	095b      	lsrs	r3, r3, #5
 800332a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	461d      	mov	r5, r3
 8003332:	f04f 0600 	mov.w	r6, #0
 8003336:	46a9      	mov	r9, r5
 8003338:	46b2      	mov	sl, r6
 800333a:	eb19 0309 	adds.w	r3, r9, r9
 800333e:	eb4a 040a 	adc.w	r4, sl, sl
 8003342:	4699      	mov	r9, r3
 8003344:	46a2      	mov	sl, r4
 8003346:	eb19 0905 	adds.w	r9, r9, r5
 800334a:	eb4a 0a06 	adc.w	sl, sl, r6
 800334e:	f04f 0100 	mov.w	r1, #0
 8003352:	f04f 0200 	mov.w	r2, #0
 8003356:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800335a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800335e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003362:	4689      	mov	r9, r1
 8003364:	4692      	mov	sl, r2
 8003366:	eb19 0005 	adds.w	r0, r9, r5
 800336a:	eb4a 0106 	adc.w	r1, sl, r6
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	461d      	mov	r5, r3
 8003374:	f04f 0600 	mov.w	r6, #0
 8003378:	196b      	adds	r3, r5, r5
 800337a:	eb46 0406 	adc.w	r4, r6, r6
 800337e:	461a      	mov	r2, r3
 8003380:	4623      	mov	r3, r4
 8003382:	f7fc ff7d 	bl	8000280 <__aeabi_uldivmod>
 8003386:	4603      	mov	r3, r0
 8003388:	460c      	mov	r4, r1
 800338a:	461a      	mov	r2, r3
 800338c:	4b2c      	ldr	r3, [pc, #176]	; (8003440 <UART_SetConfig+0x384>)
 800338e:	fba3 1302 	umull	r1, r3, r3, r2
 8003392:	095b      	lsrs	r3, r3, #5
 8003394:	2164      	movs	r1, #100	; 0x64
 8003396:	fb01 f303 	mul.w	r3, r1, r3
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	00db      	lsls	r3, r3, #3
 800339e:	3332      	adds	r3, #50	; 0x32
 80033a0:	4a27      	ldr	r2, [pc, #156]	; (8003440 <UART_SetConfig+0x384>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033ae:	4498      	add	r8, r3
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	461d      	mov	r5, r3
 80033b4:	f04f 0600 	mov.w	r6, #0
 80033b8:	46a9      	mov	r9, r5
 80033ba:	46b2      	mov	sl, r6
 80033bc:	eb19 0309 	adds.w	r3, r9, r9
 80033c0:	eb4a 040a 	adc.w	r4, sl, sl
 80033c4:	4699      	mov	r9, r3
 80033c6:	46a2      	mov	sl, r4
 80033c8:	eb19 0905 	adds.w	r9, r9, r5
 80033cc:	eb4a 0a06 	adc.w	sl, sl, r6
 80033d0:	f04f 0100 	mov.w	r1, #0
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80033dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80033e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80033e4:	4689      	mov	r9, r1
 80033e6:	4692      	mov	sl, r2
 80033e8:	eb19 0005 	adds.w	r0, r9, r5
 80033ec:	eb4a 0106 	adc.w	r1, sl, r6
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	461d      	mov	r5, r3
 80033f6:	f04f 0600 	mov.w	r6, #0
 80033fa:	196b      	adds	r3, r5, r5
 80033fc:	eb46 0406 	adc.w	r4, r6, r6
 8003400:	461a      	mov	r2, r3
 8003402:	4623      	mov	r3, r4
 8003404:	f7fc ff3c 	bl	8000280 <__aeabi_uldivmod>
 8003408:	4603      	mov	r3, r0
 800340a:	460c      	mov	r4, r1
 800340c:	461a      	mov	r2, r3
 800340e:	4b0c      	ldr	r3, [pc, #48]	; (8003440 <UART_SetConfig+0x384>)
 8003410:	fba3 1302 	umull	r1, r3, r3, r2
 8003414:	095b      	lsrs	r3, r3, #5
 8003416:	2164      	movs	r1, #100	; 0x64
 8003418:	fb01 f303 	mul.w	r3, r1, r3
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	3332      	adds	r3, #50	; 0x32
 8003422:	4a07      	ldr	r2, [pc, #28]	; (8003440 <UART_SetConfig+0x384>)
 8003424:	fba2 2303 	umull	r2, r3, r2, r3
 8003428:	095b      	lsrs	r3, r3, #5
 800342a:	f003 0207 	and.w	r2, r3, #7
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4442      	add	r2, r8
 8003434:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003436:	e1b2      	b.n	800379e <UART_SetConfig+0x6e2>
 8003438:	40011000 	.word	0x40011000
 800343c:	40011400 	.word	0x40011400
 8003440:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4ad7      	ldr	r2, [pc, #860]	; (80037a8 <UART_SetConfig+0x6ec>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d005      	beq.n	800345a <UART_SetConfig+0x39e>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4ad6      	ldr	r2, [pc, #856]	; (80037ac <UART_SetConfig+0x6f0>)
 8003454:	4293      	cmp	r3, r2
 8003456:	f040 80d1 	bne.w	80035fc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800345a:	f7ff fceb 	bl	8002e34 <HAL_RCC_GetPCLK2Freq>
 800345e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	469a      	mov	sl, r3
 8003464:	f04f 0b00 	mov.w	fp, #0
 8003468:	46d0      	mov	r8, sl
 800346a:	46d9      	mov	r9, fp
 800346c:	eb18 0308 	adds.w	r3, r8, r8
 8003470:	eb49 0409 	adc.w	r4, r9, r9
 8003474:	4698      	mov	r8, r3
 8003476:	46a1      	mov	r9, r4
 8003478:	eb18 080a 	adds.w	r8, r8, sl
 800347c:	eb49 090b 	adc.w	r9, r9, fp
 8003480:	f04f 0100 	mov.w	r1, #0
 8003484:	f04f 0200 	mov.w	r2, #0
 8003488:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800348c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003490:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003494:	4688      	mov	r8, r1
 8003496:	4691      	mov	r9, r2
 8003498:	eb1a 0508 	adds.w	r5, sl, r8
 800349c:	eb4b 0609 	adc.w	r6, fp, r9
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	4619      	mov	r1, r3
 80034a6:	f04f 0200 	mov.w	r2, #0
 80034aa:	f04f 0300 	mov.w	r3, #0
 80034ae:	f04f 0400 	mov.w	r4, #0
 80034b2:	0094      	lsls	r4, r2, #2
 80034b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80034b8:	008b      	lsls	r3, r1, #2
 80034ba:	461a      	mov	r2, r3
 80034bc:	4623      	mov	r3, r4
 80034be:	4628      	mov	r0, r5
 80034c0:	4631      	mov	r1, r6
 80034c2:	f7fc fedd 	bl	8000280 <__aeabi_uldivmod>
 80034c6:	4603      	mov	r3, r0
 80034c8:	460c      	mov	r4, r1
 80034ca:	461a      	mov	r2, r3
 80034cc:	4bb8      	ldr	r3, [pc, #736]	; (80037b0 <UART_SetConfig+0x6f4>)
 80034ce:	fba3 2302 	umull	r2, r3, r3, r2
 80034d2:	095b      	lsrs	r3, r3, #5
 80034d4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	469b      	mov	fp, r3
 80034dc:	f04f 0c00 	mov.w	ip, #0
 80034e0:	46d9      	mov	r9, fp
 80034e2:	46e2      	mov	sl, ip
 80034e4:	eb19 0309 	adds.w	r3, r9, r9
 80034e8:	eb4a 040a 	adc.w	r4, sl, sl
 80034ec:	4699      	mov	r9, r3
 80034ee:	46a2      	mov	sl, r4
 80034f0:	eb19 090b 	adds.w	r9, r9, fp
 80034f4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80034f8:	f04f 0100 	mov.w	r1, #0
 80034fc:	f04f 0200 	mov.w	r2, #0
 8003500:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003504:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003508:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800350c:	4689      	mov	r9, r1
 800350e:	4692      	mov	sl, r2
 8003510:	eb1b 0509 	adds.w	r5, fp, r9
 8003514:	eb4c 060a 	adc.w	r6, ip, sl
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	4619      	mov	r1, r3
 800351e:	f04f 0200 	mov.w	r2, #0
 8003522:	f04f 0300 	mov.w	r3, #0
 8003526:	f04f 0400 	mov.w	r4, #0
 800352a:	0094      	lsls	r4, r2, #2
 800352c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003530:	008b      	lsls	r3, r1, #2
 8003532:	461a      	mov	r2, r3
 8003534:	4623      	mov	r3, r4
 8003536:	4628      	mov	r0, r5
 8003538:	4631      	mov	r1, r6
 800353a:	f7fc fea1 	bl	8000280 <__aeabi_uldivmod>
 800353e:	4603      	mov	r3, r0
 8003540:	460c      	mov	r4, r1
 8003542:	461a      	mov	r2, r3
 8003544:	4b9a      	ldr	r3, [pc, #616]	; (80037b0 <UART_SetConfig+0x6f4>)
 8003546:	fba3 1302 	umull	r1, r3, r3, r2
 800354a:	095b      	lsrs	r3, r3, #5
 800354c:	2164      	movs	r1, #100	; 0x64
 800354e:	fb01 f303 	mul.w	r3, r1, r3
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	011b      	lsls	r3, r3, #4
 8003556:	3332      	adds	r3, #50	; 0x32
 8003558:	4a95      	ldr	r2, [pc, #596]	; (80037b0 <UART_SetConfig+0x6f4>)
 800355a:	fba2 2303 	umull	r2, r3, r2, r3
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003564:	4498      	add	r8, r3
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	469b      	mov	fp, r3
 800356a:	f04f 0c00 	mov.w	ip, #0
 800356e:	46d9      	mov	r9, fp
 8003570:	46e2      	mov	sl, ip
 8003572:	eb19 0309 	adds.w	r3, r9, r9
 8003576:	eb4a 040a 	adc.w	r4, sl, sl
 800357a:	4699      	mov	r9, r3
 800357c:	46a2      	mov	sl, r4
 800357e:	eb19 090b 	adds.w	r9, r9, fp
 8003582:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003586:	f04f 0100 	mov.w	r1, #0
 800358a:	f04f 0200 	mov.w	r2, #0
 800358e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003592:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003596:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800359a:	4689      	mov	r9, r1
 800359c:	4692      	mov	sl, r2
 800359e:	eb1b 0509 	adds.w	r5, fp, r9
 80035a2:	eb4c 060a 	adc.w	r6, ip, sl
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	4619      	mov	r1, r3
 80035ac:	f04f 0200 	mov.w	r2, #0
 80035b0:	f04f 0300 	mov.w	r3, #0
 80035b4:	f04f 0400 	mov.w	r4, #0
 80035b8:	0094      	lsls	r4, r2, #2
 80035ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80035be:	008b      	lsls	r3, r1, #2
 80035c0:	461a      	mov	r2, r3
 80035c2:	4623      	mov	r3, r4
 80035c4:	4628      	mov	r0, r5
 80035c6:	4631      	mov	r1, r6
 80035c8:	f7fc fe5a 	bl	8000280 <__aeabi_uldivmod>
 80035cc:	4603      	mov	r3, r0
 80035ce:	460c      	mov	r4, r1
 80035d0:	461a      	mov	r2, r3
 80035d2:	4b77      	ldr	r3, [pc, #476]	; (80037b0 <UART_SetConfig+0x6f4>)
 80035d4:	fba3 1302 	umull	r1, r3, r3, r2
 80035d8:	095b      	lsrs	r3, r3, #5
 80035da:	2164      	movs	r1, #100	; 0x64
 80035dc:	fb01 f303 	mul.w	r3, r1, r3
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	011b      	lsls	r3, r3, #4
 80035e4:	3332      	adds	r3, #50	; 0x32
 80035e6:	4a72      	ldr	r2, [pc, #456]	; (80037b0 <UART_SetConfig+0x6f4>)
 80035e8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ec:	095b      	lsrs	r3, r3, #5
 80035ee:	f003 020f 	and.w	r2, r3, #15
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4442      	add	r2, r8
 80035f8:	609a      	str	r2, [r3, #8]
 80035fa:	e0d0      	b.n	800379e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80035fc:	f7ff fc06 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 8003600:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	469a      	mov	sl, r3
 8003606:	f04f 0b00 	mov.w	fp, #0
 800360a:	46d0      	mov	r8, sl
 800360c:	46d9      	mov	r9, fp
 800360e:	eb18 0308 	adds.w	r3, r8, r8
 8003612:	eb49 0409 	adc.w	r4, r9, r9
 8003616:	4698      	mov	r8, r3
 8003618:	46a1      	mov	r9, r4
 800361a:	eb18 080a 	adds.w	r8, r8, sl
 800361e:	eb49 090b 	adc.w	r9, r9, fp
 8003622:	f04f 0100 	mov.w	r1, #0
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800362e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003632:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003636:	4688      	mov	r8, r1
 8003638:	4691      	mov	r9, r2
 800363a:	eb1a 0508 	adds.w	r5, sl, r8
 800363e:	eb4b 0609 	adc.w	r6, fp, r9
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	4619      	mov	r1, r3
 8003648:	f04f 0200 	mov.w	r2, #0
 800364c:	f04f 0300 	mov.w	r3, #0
 8003650:	f04f 0400 	mov.w	r4, #0
 8003654:	0094      	lsls	r4, r2, #2
 8003656:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800365a:	008b      	lsls	r3, r1, #2
 800365c:	461a      	mov	r2, r3
 800365e:	4623      	mov	r3, r4
 8003660:	4628      	mov	r0, r5
 8003662:	4631      	mov	r1, r6
 8003664:	f7fc fe0c 	bl	8000280 <__aeabi_uldivmod>
 8003668:	4603      	mov	r3, r0
 800366a:	460c      	mov	r4, r1
 800366c:	461a      	mov	r2, r3
 800366e:	4b50      	ldr	r3, [pc, #320]	; (80037b0 <UART_SetConfig+0x6f4>)
 8003670:	fba3 2302 	umull	r2, r3, r3, r2
 8003674:	095b      	lsrs	r3, r3, #5
 8003676:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	469b      	mov	fp, r3
 800367e:	f04f 0c00 	mov.w	ip, #0
 8003682:	46d9      	mov	r9, fp
 8003684:	46e2      	mov	sl, ip
 8003686:	eb19 0309 	adds.w	r3, r9, r9
 800368a:	eb4a 040a 	adc.w	r4, sl, sl
 800368e:	4699      	mov	r9, r3
 8003690:	46a2      	mov	sl, r4
 8003692:	eb19 090b 	adds.w	r9, r9, fp
 8003696:	eb4a 0a0c 	adc.w	sl, sl, ip
 800369a:	f04f 0100 	mov.w	r1, #0
 800369e:	f04f 0200 	mov.w	r2, #0
 80036a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80036aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80036ae:	4689      	mov	r9, r1
 80036b0:	4692      	mov	sl, r2
 80036b2:	eb1b 0509 	adds.w	r5, fp, r9
 80036b6:	eb4c 060a 	adc.w	r6, ip, sl
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	4619      	mov	r1, r3
 80036c0:	f04f 0200 	mov.w	r2, #0
 80036c4:	f04f 0300 	mov.w	r3, #0
 80036c8:	f04f 0400 	mov.w	r4, #0
 80036cc:	0094      	lsls	r4, r2, #2
 80036ce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80036d2:	008b      	lsls	r3, r1, #2
 80036d4:	461a      	mov	r2, r3
 80036d6:	4623      	mov	r3, r4
 80036d8:	4628      	mov	r0, r5
 80036da:	4631      	mov	r1, r6
 80036dc:	f7fc fdd0 	bl	8000280 <__aeabi_uldivmod>
 80036e0:	4603      	mov	r3, r0
 80036e2:	460c      	mov	r4, r1
 80036e4:	461a      	mov	r2, r3
 80036e6:	4b32      	ldr	r3, [pc, #200]	; (80037b0 <UART_SetConfig+0x6f4>)
 80036e8:	fba3 1302 	umull	r1, r3, r3, r2
 80036ec:	095b      	lsrs	r3, r3, #5
 80036ee:	2164      	movs	r1, #100	; 0x64
 80036f0:	fb01 f303 	mul.w	r3, r1, r3
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	3332      	adds	r3, #50	; 0x32
 80036fa:	4a2d      	ldr	r2, [pc, #180]	; (80037b0 <UART_SetConfig+0x6f4>)
 80036fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003700:	095b      	lsrs	r3, r3, #5
 8003702:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003706:	4498      	add	r8, r3
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	469b      	mov	fp, r3
 800370c:	f04f 0c00 	mov.w	ip, #0
 8003710:	46d9      	mov	r9, fp
 8003712:	46e2      	mov	sl, ip
 8003714:	eb19 0309 	adds.w	r3, r9, r9
 8003718:	eb4a 040a 	adc.w	r4, sl, sl
 800371c:	4699      	mov	r9, r3
 800371e:	46a2      	mov	sl, r4
 8003720:	eb19 090b 	adds.w	r9, r9, fp
 8003724:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003728:	f04f 0100 	mov.w	r1, #0
 800372c:	f04f 0200 	mov.w	r2, #0
 8003730:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003734:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003738:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800373c:	4689      	mov	r9, r1
 800373e:	4692      	mov	sl, r2
 8003740:	eb1b 0509 	adds.w	r5, fp, r9
 8003744:	eb4c 060a 	adc.w	r6, ip, sl
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	4619      	mov	r1, r3
 800374e:	f04f 0200 	mov.w	r2, #0
 8003752:	f04f 0300 	mov.w	r3, #0
 8003756:	f04f 0400 	mov.w	r4, #0
 800375a:	0094      	lsls	r4, r2, #2
 800375c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003760:	008b      	lsls	r3, r1, #2
 8003762:	461a      	mov	r2, r3
 8003764:	4623      	mov	r3, r4
 8003766:	4628      	mov	r0, r5
 8003768:	4631      	mov	r1, r6
 800376a:	f7fc fd89 	bl	8000280 <__aeabi_uldivmod>
 800376e:	4603      	mov	r3, r0
 8003770:	460c      	mov	r4, r1
 8003772:	461a      	mov	r2, r3
 8003774:	4b0e      	ldr	r3, [pc, #56]	; (80037b0 <UART_SetConfig+0x6f4>)
 8003776:	fba3 1302 	umull	r1, r3, r3, r2
 800377a:	095b      	lsrs	r3, r3, #5
 800377c:	2164      	movs	r1, #100	; 0x64
 800377e:	fb01 f303 	mul.w	r3, r1, r3
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	011b      	lsls	r3, r3, #4
 8003786:	3332      	adds	r3, #50	; 0x32
 8003788:	4a09      	ldr	r2, [pc, #36]	; (80037b0 <UART_SetConfig+0x6f4>)
 800378a:	fba2 2303 	umull	r2, r3, r2, r3
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	f003 020f 	and.w	r2, r3, #15
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4442      	add	r2, r8
 800379a:	609a      	str	r2, [r3, #8]
}
 800379c:	e7ff      	b.n	800379e <UART_SetConfig+0x6e2>
 800379e:	bf00      	nop
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037a8:	40011000 	.word	0x40011000
 80037ac:	40011400 	.word	0x40011400
 80037b0:	51eb851f 	.word	0x51eb851f

080037b4 <__errno>:
 80037b4:	4b01      	ldr	r3, [pc, #4]	; (80037bc <__errno+0x8>)
 80037b6:	6818      	ldr	r0, [r3, #0]
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	20000040 	.word	0x20000040

080037c0 <__libc_init_array>:
 80037c0:	b570      	push	{r4, r5, r6, lr}
 80037c2:	4e0d      	ldr	r6, [pc, #52]	; (80037f8 <__libc_init_array+0x38>)
 80037c4:	4c0d      	ldr	r4, [pc, #52]	; (80037fc <__libc_init_array+0x3c>)
 80037c6:	1ba4      	subs	r4, r4, r6
 80037c8:	10a4      	asrs	r4, r4, #2
 80037ca:	2500      	movs	r5, #0
 80037cc:	42a5      	cmp	r5, r4
 80037ce:	d109      	bne.n	80037e4 <__libc_init_array+0x24>
 80037d0:	4e0b      	ldr	r6, [pc, #44]	; (8003800 <__libc_init_array+0x40>)
 80037d2:	4c0c      	ldr	r4, [pc, #48]	; (8003804 <__libc_init_array+0x44>)
 80037d4:	f000 fc26 	bl	8004024 <_init>
 80037d8:	1ba4      	subs	r4, r4, r6
 80037da:	10a4      	asrs	r4, r4, #2
 80037dc:	2500      	movs	r5, #0
 80037de:	42a5      	cmp	r5, r4
 80037e0:	d105      	bne.n	80037ee <__libc_init_array+0x2e>
 80037e2:	bd70      	pop	{r4, r5, r6, pc}
 80037e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037e8:	4798      	blx	r3
 80037ea:	3501      	adds	r5, #1
 80037ec:	e7ee      	b.n	80037cc <__libc_init_array+0xc>
 80037ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037f2:	4798      	blx	r3
 80037f4:	3501      	adds	r5, #1
 80037f6:	e7f2      	b.n	80037de <__libc_init_array+0x1e>
 80037f8:	080040a8 	.word	0x080040a8
 80037fc:	080040a8 	.word	0x080040a8
 8003800:	080040a8 	.word	0x080040a8
 8003804:	080040ac 	.word	0x080040ac

08003808 <memset>:
 8003808:	4402      	add	r2, r0
 800380a:	4603      	mov	r3, r0
 800380c:	4293      	cmp	r3, r2
 800380e:	d100      	bne.n	8003812 <memset+0xa>
 8003810:	4770      	bx	lr
 8003812:	f803 1b01 	strb.w	r1, [r3], #1
 8003816:	e7f9      	b.n	800380c <memset+0x4>

08003818 <siprintf>:
 8003818:	b40e      	push	{r1, r2, r3}
 800381a:	b500      	push	{lr}
 800381c:	b09c      	sub	sp, #112	; 0x70
 800381e:	ab1d      	add	r3, sp, #116	; 0x74
 8003820:	9002      	str	r0, [sp, #8]
 8003822:	9006      	str	r0, [sp, #24]
 8003824:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003828:	4809      	ldr	r0, [pc, #36]	; (8003850 <siprintf+0x38>)
 800382a:	9107      	str	r1, [sp, #28]
 800382c:	9104      	str	r1, [sp, #16]
 800382e:	4909      	ldr	r1, [pc, #36]	; (8003854 <siprintf+0x3c>)
 8003830:	f853 2b04 	ldr.w	r2, [r3], #4
 8003834:	9105      	str	r1, [sp, #20]
 8003836:	6800      	ldr	r0, [r0, #0]
 8003838:	9301      	str	r3, [sp, #4]
 800383a:	a902      	add	r1, sp, #8
 800383c:	f000 f866 	bl	800390c <_svfiprintf_r>
 8003840:	9b02      	ldr	r3, [sp, #8]
 8003842:	2200      	movs	r2, #0
 8003844:	701a      	strb	r2, [r3, #0]
 8003846:	b01c      	add	sp, #112	; 0x70
 8003848:	f85d eb04 	ldr.w	lr, [sp], #4
 800384c:	b003      	add	sp, #12
 800384e:	4770      	bx	lr
 8003850:	20000040 	.word	0x20000040
 8003854:	ffff0208 	.word	0xffff0208

08003858 <__ssputs_r>:
 8003858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800385c:	688e      	ldr	r6, [r1, #8]
 800385e:	429e      	cmp	r6, r3
 8003860:	4682      	mov	sl, r0
 8003862:	460c      	mov	r4, r1
 8003864:	4690      	mov	r8, r2
 8003866:	4699      	mov	r9, r3
 8003868:	d837      	bhi.n	80038da <__ssputs_r+0x82>
 800386a:	898a      	ldrh	r2, [r1, #12]
 800386c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003870:	d031      	beq.n	80038d6 <__ssputs_r+0x7e>
 8003872:	6825      	ldr	r5, [r4, #0]
 8003874:	6909      	ldr	r1, [r1, #16]
 8003876:	1a6f      	subs	r7, r5, r1
 8003878:	6965      	ldr	r5, [r4, #20]
 800387a:	2302      	movs	r3, #2
 800387c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003880:	fb95 f5f3 	sdiv	r5, r5, r3
 8003884:	f109 0301 	add.w	r3, r9, #1
 8003888:	443b      	add	r3, r7
 800388a:	429d      	cmp	r5, r3
 800388c:	bf38      	it	cc
 800388e:	461d      	movcc	r5, r3
 8003890:	0553      	lsls	r3, r2, #21
 8003892:	d530      	bpl.n	80038f6 <__ssputs_r+0x9e>
 8003894:	4629      	mov	r1, r5
 8003896:	f000 fb2b 	bl	8003ef0 <_malloc_r>
 800389a:	4606      	mov	r6, r0
 800389c:	b950      	cbnz	r0, 80038b4 <__ssputs_r+0x5c>
 800389e:	230c      	movs	r3, #12
 80038a0:	f8ca 3000 	str.w	r3, [sl]
 80038a4:	89a3      	ldrh	r3, [r4, #12]
 80038a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038aa:	81a3      	strh	r3, [r4, #12]
 80038ac:	f04f 30ff 	mov.w	r0, #4294967295
 80038b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b4:	463a      	mov	r2, r7
 80038b6:	6921      	ldr	r1, [r4, #16]
 80038b8:	f000 faa8 	bl	8003e0c <memcpy>
 80038bc:	89a3      	ldrh	r3, [r4, #12]
 80038be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80038c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038c6:	81a3      	strh	r3, [r4, #12]
 80038c8:	6126      	str	r6, [r4, #16]
 80038ca:	6165      	str	r5, [r4, #20]
 80038cc:	443e      	add	r6, r7
 80038ce:	1bed      	subs	r5, r5, r7
 80038d0:	6026      	str	r6, [r4, #0]
 80038d2:	60a5      	str	r5, [r4, #8]
 80038d4:	464e      	mov	r6, r9
 80038d6:	454e      	cmp	r6, r9
 80038d8:	d900      	bls.n	80038dc <__ssputs_r+0x84>
 80038da:	464e      	mov	r6, r9
 80038dc:	4632      	mov	r2, r6
 80038de:	4641      	mov	r1, r8
 80038e0:	6820      	ldr	r0, [r4, #0]
 80038e2:	f000 fa9e 	bl	8003e22 <memmove>
 80038e6:	68a3      	ldr	r3, [r4, #8]
 80038e8:	1b9b      	subs	r3, r3, r6
 80038ea:	60a3      	str	r3, [r4, #8]
 80038ec:	6823      	ldr	r3, [r4, #0]
 80038ee:	441e      	add	r6, r3
 80038f0:	6026      	str	r6, [r4, #0]
 80038f2:	2000      	movs	r0, #0
 80038f4:	e7dc      	b.n	80038b0 <__ssputs_r+0x58>
 80038f6:	462a      	mov	r2, r5
 80038f8:	f000 fb54 	bl	8003fa4 <_realloc_r>
 80038fc:	4606      	mov	r6, r0
 80038fe:	2800      	cmp	r0, #0
 8003900:	d1e2      	bne.n	80038c8 <__ssputs_r+0x70>
 8003902:	6921      	ldr	r1, [r4, #16]
 8003904:	4650      	mov	r0, sl
 8003906:	f000 faa5 	bl	8003e54 <_free_r>
 800390a:	e7c8      	b.n	800389e <__ssputs_r+0x46>

0800390c <_svfiprintf_r>:
 800390c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003910:	461d      	mov	r5, r3
 8003912:	898b      	ldrh	r3, [r1, #12]
 8003914:	061f      	lsls	r7, r3, #24
 8003916:	b09d      	sub	sp, #116	; 0x74
 8003918:	4680      	mov	r8, r0
 800391a:	460c      	mov	r4, r1
 800391c:	4616      	mov	r6, r2
 800391e:	d50f      	bpl.n	8003940 <_svfiprintf_r+0x34>
 8003920:	690b      	ldr	r3, [r1, #16]
 8003922:	b96b      	cbnz	r3, 8003940 <_svfiprintf_r+0x34>
 8003924:	2140      	movs	r1, #64	; 0x40
 8003926:	f000 fae3 	bl	8003ef0 <_malloc_r>
 800392a:	6020      	str	r0, [r4, #0]
 800392c:	6120      	str	r0, [r4, #16]
 800392e:	b928      	cbnz	r0, 800393c <_svfiprintf_r+0x30>
 8003930:	230c      	movs	r3, #12
 8003932:	f8c8 3000 	str.w	r3, [r8]
 8003936:	f04f 30ff 	mov.w	r0, #4294967295
 800393a:	e0c8      	b.n	8003ace <_svfiprintf_r+0x1c2>
 800393c:	2340      	movs	r3, #64	; 0x40
 800393e:	6163      	str	r3, [r4, #20]
 8003940:	2300      	movs	r3, #0
 8003942:	9309      	str	r3, [sp, #36]	; 0x24
 8003944:	2320      	movs	r3, #32
 8003946:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800394a:	2330      	movs	r3, #48	; 0x30
 800394c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003950:	9503      	str	r5, [sp, #12]
 8003952:	f04f 0b01 	mov.w	fp, #1
 8003956:	4637      	mov	r7, r6
 8003958:	463d      	mov	r5, r7
 800395a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800395e:	b10b      	cbz	r3, 8003964 <_svfiprintf_r+0x58>
 8003960:	2b25      	cmp	r3, #37	; 0x25
 8003962:	d13e      	bne.n	80039e2 <_svfiprintf_r+0xd6>
 8003964:	ebb7 0a06 	subs.w	sl, r7, r6
 8003968:	d00b      	beq.n	8003982 <_svfiprintf_r+0x76>
 800396a:	4653      	mov	r3, sl
 800396c:	4632      	mov	r2, r6
 800396e:	4621      	mov	r1, r4
 8003970:	4640      	mov	r0, r8
 8003972:	f7ff ff71 	bl	8003858 <__ssputs_r>
 8003976:	3001      	adds	r0, #1
 8003978:	f000 80a4 	beq.w	8003ac4 <_svfiprintf_r+0x1b8>
 800397c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800397e:	4453      	add	r3, sl
 8003980:	9309      	str	r3, [sp, #36]	; 0x24
 8003982:	783b      	ldrb	r3, [r7, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 809d 	beq.w	8003ac4 <_svfiprintf_r+0x1b8>
 800398a:	2300      	movs	r3, #0
 800398c:	f04f 32ff 	mov.w	r2, #4294967295
 8003990:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003994:	9304      	str	r3, [sp, #16]
 8003996:	9307      	str	r3, [sp, #28]
 8003998:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800399c:	931a      	str	r3, [sp, #104]	; 0x68
 800399e:	462f      	mov	r7, r5
 80039a0:	2205      	movs	r2, #5
 80039a2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80039a6:	4850      	ldr	r0, [pc, #320]	; (8003ae8 <_svfiprintf_r+0x1dc>)
 80039a8:	f7fc fc1a 	bl	80001e0 <memchr>
 80039ac:	9b04      	ldr	r3, [sp, #16]
 80039ae:	b9d0      	cbnz	r0, 80039e6 <_svfiprintf_r+0xda>
 80039b0:	06d9      	lsls	r1, r3, #27
 80039b2:	bf44      	itt	mi
 80039b4:	2220      	movmi	r2, #32
 80039b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80039ba:	071a      	lsls	r2, r3, #28
 80039bc:	bf44      	itt	mi
 80039be:	222b      	movmi	r2, #43	; 0x2b
 80039c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80039c4:	782a      	ldrb	r2, [r5, #0]
 80039c6:	2a2a      	cmp	r2, #42	; 0x2a
 80039c8:	d015      	beq.n	80039f6 <_svfiprintf_r+0xea>
 80039ca:	9a07      	ldr	r2, [sp, #28]
 80039cc:	462f      	mov	r7, r5
 80039ce:	2000      	movs	r0, #0
 80039d0:	250a      	movs	r5, #10
 80039d2:	4639      	mov	r1, r7
 80039d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039d8:	3b30      	subs	r3, #48	; 0x30
 80039da:	2b09      	cmp	r3, #9
 80039dc:	d94d      	bls.n	8003a7a <_svfiprintf_r+0x16e>
 80039de:	b1b8      	cbz	r0, 8003a10 <_svfiprintf_r+0x104>
 80039e0:	e00f      	b.n	8003a02 <_svfiprintf_r+0xf6>
 80039e2:	462f      	mov	r7, r5
 80039e4:	e7b8      	b.n	8003958 <_svfiprintf_r+0x4c>
 80039e6:	4a40      	ldr	r2, [pc, #256]	; (8003ae8 <_svfiprintf_r+0x1dc>)
 80039e8:	1a80      	subs	r0, r0, r2
 80039ea:	fa0b f000 	lsl.w	r0, fp, r0
 80039ee:	4318      	orrs	r0, r3
 80039f0:	9004      	str	r0, [sp, #16]
 80039f2:	463d      	mov	r5, r7
 80039f4:	e7d3      	b.n	800399e <_svfiprintf_r+0x92>
 80039f6:	9a03      	ldr	r2, [sp, #12]
 80039f8:	1d11      	adds	r1, r2, #4
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	9103      	str	r1, [sp, #12]
 80039fe:	2a00      	cmp	r2, #0
 8003a00:	db01      	blt.n	8003a06 <_svfiprintf_r+0xfa>
 8003a02:	9207      	str	r2, [sp, #28]
 8003a04:	e004      	b.n	8003a10 <_svfiprintf_r+0x104>
 8003a06:	4252      	negs	r2, r2
 8003a08:	f043 0302 	orr.w	r3, r3, #2
 8003a0c:	9207      	str	r2, [sp, #28]
 8003a0e:	9304      	str	r3, [sp, #16]
 8003a10:	783b      	ldrb	r3, [r7, #0]
 8003a12:	2b2e      	cmp	r3, #46	; 0x2e
 8003a14:	d10c      	bne.n	8003a30 <_svfiprintf_r+0x124>
 8003a16:	787b      	ldrb	r3, [r7, #1]
 8003a18:	2b2a      	cmp	r3, #42	; 0x2a
 8003a1a:	d133      	bne.n	8003a84 <_svfiprintf_r+0x178>
 8003a1c:	9b03      	ldr	r3, [sp, #12]
 8003a1e:	1d1a      	adds	r2, r3, #4
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	9203      	str	r2, [sp, #12]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	bfb8      	it	lt
 8003a28:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a2c:	3702      	adds	r7, #2
 8003a2e:	9305      	str	r3, [sp, #20]
 8003a30:	4d2e      	ldr	r5, [pc, #184]	; (8003aec <_svfiprintf_r+0x1e0>)
 8003a32:	7839      	ldrb	r1, [r7, #0]
 8003a34:	2203      	movs	r2, #3
 8003a36:	4628      	mov	r0, r5
 8003a38:	f7fc fbd2 	bl	80001e0 <memchr>
 8003a3c:	b138      	cbz	r0, 8003a4e <_svfiprintf_r+0x142>
 8003a3e:	2340      	movs	r3, #64	; 0x40
 8003a40:	1b40      	subs	r0, r0, r5
 8003a42:	fa03 f000 	lsl.w	r0, r3, r0
 8003a46:	9b04      	ldr	r3, [sp, #16]
 8003a48:	4303      	orrs	r3, r0
 8003a4a:	3701      	adds	r7, #1
 8003a4c:	9304      	str	r3, [sp, #16]
 8003a4e:	7839      	ldrb	r1, [r7, #0]
 8003a50:	4827      	ldr	r0, [pc, #156]	; (8003af0 <_svfiprintf_r+0x1e4>)
 8003a52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a56:	2206      	movs	r2, #6
 8003a58:	1c7e      	adds	r6, r7, #1
 8003a5a:	f7fc fbc1 	bl	80001e0 <memchr>
 8003a5e:	2800      	cmp	r0, #0
 8003a60:	d038      	beq.n	8003ad4 <_svfiprintf_r+0x1c8>
 8003a62:	4b24      	ldr	r3, [pc, #144]	; (8003af4 <_svfiprintf_r+0x1e8>)
 8003a64:	bb13      	cbnz	r3, 8003aac <_svfiprintf_r+0x1a0>
 8003a66:	9b03      	ldr	r3, [sp, #12]
 8003a68:	3307      	adds	r3, #7
 8003a6a:	f023 0307 	bic.w	r3, r3, #7
 8003a6e:	3308      	adds	r3, #8
 8003a70:	9303      	str	r3, [sp, #12]
 8003a72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a74:	444b      	add	r3, r9
 8003a76:	9309      	str	r3, [sp, #36]	; 0x24
 8003a78:	e76d      	b.n	8003956 <_svfiprintf_r+0x4a>
 8003a7a:	fb05 3202 	mla	r2, r5, r2, r3
 8003a7e:	2001      	movs	r0, #1
 8003a80:	460f      	mov	r7, r1
 8003a82:	e7a6      	b.n	80039d2 <_svfiprintf_r+0xc6>
 8003a84:	2300      	movs	r3, #0
 8003a86:	3701      	adds	r7, #1
 8003a88:	9305      	str	r3, [sp, #20]
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	250a      	movs	r5, #10
 8003a8e:	4638      	mov	r0, r7
 8003a90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a94:	3a30      	subs	r2, #48	; 0x30
 8003a96:	2a09      	cmp	r2, #9
 8003a98:	d903      	bls.n	8003aa2 <_svfiprintf_r+0x196>
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0c8      	beq.n	8003a30 <_svfiprintf_r+0x124>
 8003a9e:	9105      	str	r1, [sp, #20]
 8003aa0:	e7c6      	b.n	8003a30 <_svfiprintf_r+0x124>
 8003aa2:	fb05 2101 	mla	r1, r5, r1, r2
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	4607      	mov	r7, r0
 8003aaa:	e7f0      	b.n	8003a8e <_svfiprintf_r+0x182>
 8003aac:	ab03      	add	r3, sp, #12
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	4622      	mov	r2, r4
 8003ab2:	4b11      	ldr	r3, [pc, #68]	; (8003af8 <_svfiprintf_r+0x1ec>)
 8003ab4:	a904      	add	r1, sp, #16
 8003ab6:	4640      	mov	r0, r8
 8003ab8:	f3af 8000 	nop.w
 8003abc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003ac0:	4681      	mov	r9, r0
 8003ac2:	d1d6      	bne.n	8003a72 <_svfiprintf_r+0x166>
 8003ac4:	89a3      	ldrh	r3, [r4, #12]
 8003ac6:	065b      	lsls	r3, r3, #25
 8003ac8:	f53f af35 	bmi.w	8003936 <_svfiprintf_r+0x2a>
 8003acc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ace:	b01d      	add	sp, #116	; 0x74
 8003ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ad4:	ab03      	add	r3, sp, #12
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	4622      	mov	r2, r4
 8003ada:	4b07      	ldr	r3, [pc, #28]	; (8003af8 <_svfiprintf_r+0x1ec>)
 8003adc:	a904      	add	r1, sp, #16
 8003ade:	4640      	mov	r0, r8
 8003ae0:	f000 f882 	bl	8003be8 <_printf_i>
 8003ae4:	e7ea      	b.n	8003abc <_svfiprintf_r+0x1b0>
 8003ae6:	bf00      	nop
 8003ae8:	0800406c 	.word	0x0800406c
 8003aec:	08004072 	.word	0x08004072
 8003af0:	08004076 	.word	0x08004076
 8003af4:	00000000 	.word	0x00000000
 8003af8:	08003859 	.word	0x08003859

08003afc <_printf_common>:
 8003afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b00:	4691      	mov	r9, r2
 8003b02:	461f      	mov	r7, r3
 8003b04:	688a      	ldr	r2, [r1, #8]
 8003b06:	690b      	ldr	r3, [r1, #16]
 8003b08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	bfb8      	it	lt
 8003b10:	4613      	movlt	r3, r2
 8003b12:	f8c9 3000 	str.w	r3, [r9]
 8003b16:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b1a:	4606      	mov	r6, r0
 8003b1c:	460c      	mov	r4, r1
 8003b1e:	b112      	cbz	r2, 8003b26 <_printf_common+0x2a>
 8003b20:	3301      	adds	r3, #1
 8003b22:	f8c9 3000 	str.w	r3, [r9]
 8003b26:	6823      	ldr	r3, [r4, #0]
 8003b28:	0699      	lsls	r1, r3, #26
 8003b2a:	bf42      	ittt	mi
 8003b2c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003b30:	3302      	addmi	r3, #2
 8003b32:	f8c9 3000 	strmi.w	r3, [r9]
 8003b36:	6825      	ldr	r5, [r4, #0]
 8003b38:	f015 0506 	ands.w	r5, r5, #6
 8003b3c:	d107      	bne.n	8003b4e <_printf_common+0x52>
 8003b3e:	f104 0a19 	add.w	sl, r4, #25
 8003b42:	68e3      	ldr	r3, [r4, #12]
 8003b44:	f8d9 2000 	ldr.w	r2, [r9]
 8003b48:	1a9b      	subs	r3, r3, r2
 8003b4a:	42ab      	cmp	r3, r5
 8003b4c:	dc28      	bgt.n	8003ba0 <_printf_common+0xa4>
 8003b4e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003b52:	6822      	ldr	r2, [r4, #0]
 8003b54:	3300      	adds	r3, #0
 8003b56:	bf18      	it	ne
 8003b58:	2301      	movne	r3, #1
 8003b5a:	0692      	lsls	r2, r2, #26
 8003b5c:	d42d      	bmi.n	8003bba <_printf_common+0xbe>
 8003b5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b62:	4639      	mov	r1, r7
 8003b64:	4630      	mov	r0, r6
 8003b66:	47c0      	blx	r8
 8003b68:	3001      	adds	r0, #1
 8003b6a:	d020      	beq.n	8003bae <_printf_common+0xb2>
 8003b6c:	6823      	ldr	r3, [r4, #0]
 8003b6e:	68e5      	ldr	r5, [r4, #12]
 8003b70:	f8d9 2000 	ldr.w	r2, [r9]
 8003b74:	f003 0306 	and.w	r3, r3, #6
 8003b78:	2b04      	cmp	r3, #4
 8003b7a:	bf08      	it	eq
 8003b7c:	1aad      	subeq	r5, r5, r2
 8003b7e:	68a3      	ldr	r3, [r4, #8]
 8003b80:	6922      	ldr	r2, [r4, #16]
 8003b82:	bf0c      	ite	eq
 8003b84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b88:	2500      	movne	r5, #0
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	bfc4      	itt	gt
 8003b8e:	1a9b      	subgt	r3, r3, r2
 8003b90:	18ed      	addgt	r5, r5, r3
 8003b92:	f04f 0900 	mov.w	r9, #0
 8003b96:	341a      	adds	r4, #26
 8003b98:	454d      	cmp	r5, r9
 8003b9a:	d11a      	bne.n	8003bd2 <_printf_common+0xd6>
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	e008      	b.n	8003bb2 <_printf_common+0xb6>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	4652      	mov	r2, sl
 8003ba4:	4639      	mov	r1, r7
 8003ba6:	4630      	mov	r0, r6
 8003ba8:	47c0      	blx	r8
 8003baa:	3001      	adds	r0, #1
 8003bac:	d103      	bne.n	8003bb6 <_printf_common+0xba>
 8003bae:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bb6:	3501      	adds	r5, #1
 8003bb8:	e7c3      	b.n	8003b42 <_printf_common+0x46>
 8003bba:	18e1      	adds	r1, r4, r3
 8003bbc:	1c5a      	adds	r2, r3, #1
 8003bbe:	2030      	movs	r0, #48	; 0x30
 8003bc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bc4:	4422      	add	r2, r4
 8003bc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bce:	3302      	adds	r3, #2
 8003bd0:	e7c5      	b.n	8003b5e <_printf_common+0x62>
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	4622      	mov	r2, r4
 8003bd6:	4639      	mov	r1, r7
 8003bd8:	4630      	mov	r0, r6
 8003bda:	47c0      	blx	r8
 8003bdc:	3001      	adds	r0, #1
 8003bde:	d0e6      	beq.n	8003bae <_printf_common+0xb2>
 8003be0:	f109 0901 	add.w	r9, r9, #1
 8003be4:	e7d8      	b.n	8003b98 <_printf_common+0x9c>
	...

08003be8 <_printf_i>:
 8003be8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003bec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003bf0:	460c      	mov	r4, r1
 8003bf2:	7e09      	ldrb	r1, [r1, #24]
 8003bf4:	b085      	sub	sp, #20
 8003bf6:	296e      	cmp	r1, #110	; 0x6e
 8003bf8:	4617      	mov	r7, r2
 8003bfa:	4606      	mov	r6, r0
 8003bfc:	4698      	mov	r8, r3
 8003bfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003c00:	f000 80b3 	beq.w	8003d6a <_printf_i+0x182>
 8003c04:	d822      	bhi.n	8003c4c <_printf_i+0x64>
 8003c06:	2963      	cmp	r1, #99	; 0x63
 8003c08:	d036      	beq.n	8003c78 <_printf_i+0x90>
 8003c0a:	d80a      	bhi.n	8003c22 <_printf_i+0x3a>
 8003c0c:	2900      	cmp	r1, #0
 8003c0e:	f000 80b9 	beq.w	8003d84 <_printf_i+0x19c>
 8003c12:	2958      	cmp	r1, #88	; 0x58
 8003c14:	f000 8083 	beq.w	8003d1e <_printf_i+0x136>
 8003c18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c1c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003c20:	e032      	b.n	8003c88 <_printf_i+0xa0>
 8003c22:	2964      	cmp	r1, #100	; 0x64
 8003c24:	d001      	beq.n	8003c2a <_printf_i+0x42>
 8003c26:	2969      	cmp	r1, #105	; 0x69
 8003c28:	d1f6      	bne.n	8003c18 <_printf_i+0x30>
 8003c2a:	6820      	ldr	r0, [r4, #0]
 8003c2c:	6813      	ldr	r3, [r2, #0]
 8003c2e:	0605      	lsls	r5, r0, #24
 8003c30:	f103 0104 	add.w	r1, r3, #4
 8003c34:	d52a      	bpl.n	8003c8c <_printf_i+0xa4>
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	6011      	str	r1, [r2, #0]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	da03      	bge.n	8003c46 <_printf_i+0x5e>
 8003c3e:	222d      	movs	r2, #45	; 0x2d
 8003c40:	425b      	negs	r3, r3
 8003c42:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003c46:	486f      	ldr	r0, [pc, #444]	; (8003e04 <_printf_i+0x21c>)
 8003c48:	220a      	movs	r2, #10
 8003c4a:	e039      	b.n	8003cc0 <_printf_i+0xd8>
 8003c4c:	2973      	cmp	r1, #115	; 0x73
 8003c4e:	f000 809d 	beq.w	8003d8c <_printf_i+0x1a4>
 8003c52:	d808      	bhi.n	8003c66 <_printf_i+0x7e>
 8003c54:	296f      	cmp	r1, #111	; 0x6f
 8003c56:	d020      	beq.n	8003c9a <_printf_i+0xb2>
 8003c58:	2970      	cmp	r1, #112	; 0x70
 8003c5a:	d1dd      	bne.n	8003c18 <_printf_i+0x30>
 8003c5c:	6823      	ldr	r3, [r4, #0]
 8003c5e:	f043 0320 	orr.w	r3, r3, #32
 8003c62:	6023      	str	r3, [r4, #0]
 8003c64:	e003      	b.n	8003c6e <_printf_i+0x86>
 8003c66:	2975      	cmp	r1, #117	; 0x75
 8003c68:	d017      	beq.n	8003c9a <_printf_i+0xb2>
 8003c6a:	2978      	cmp	r1, #120	; 0x78
 8003c6c:	d1d4      	bne.n	8003c18 <_printf_i+0x30>
 8003c6e:	2378      	movs	r3, #120	; 0x78
 8003c70:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c74:	4864      	ldr	r0, [pc, #400]	; (8003e08 <_printf_i+0x220>)
 8003c76:	e055      	b.n	8003d24 <_printf_i+0x13c>
 8003c78:	6813      	ldr	r3, [r2, #0]
 8003c7a:	1d19      	adds	r1, r3, #4
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6011      	str	r1, [r2, #0]
 8003c80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e08c      	b.n	8003da6 <_printf_i+0x1be>
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6011      	str	r1, [r2, #0]
 8003c90:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c94:	bf18      	it	ne
 8003c96:	b21b      	sxthne	r3, r3
 8003c98:	e7cf      	b.n	8003c3a <_printf_i+0x52>
 8003c9a:	6813      	ldr	r3, [r2, #0]
 8003c9c:	6825      	ldr	r5, [r4, #0]
 8003c9e:	1d18      	adds	r0, r3, #4
 8003ca0:	6010      	str	r0, [r2, #0]
 8003ca2:	0628      	lsls	r0, r5, #24
 8003ca4:	d501      	bpl.n	8003caa <_printf_i+0xc2>
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	e002      	b.n	8003cb0 <_printf_i+0xc8>
 8003caa:	0668      	lsls	r0, r5, #25
 8003cac:	d5fb      	bpl.n	8003ca6 <_printf_i+0xbe>
 8003cae:	881b      	ldrh	r3, [r3, #0]
 8003cb0:	4854      	ldr	r0, [pc, #336]	; (8003e04 <_printf_i+0x21c>)
 8003cb2:	296f      	cmp	r1, #111	; 0x6f
 8003cb4:	bf14      	ite	ne
 8003cb6:	220a      	movne	r2, #10
 8003cb8:	2208      	moveq	r2, #8
 8003cba:	2100      	movs	r1, #0
 8003cbc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003cc0:	6865      	ldr	r5, [r4, #4]
 8003cc2:	60a5      	str	r5, [r4, #8]
 8003cc4:	2d00      	cmp	r5, #0
 8003cc6:	f2c0 8095 	blt.w	8003df4 <_printf_i+0x20c>
 8003cca:	6821      	ldr	r1, [r4, #0]
 8003ccc:	f021 0104 	bic.w	r1, r1, #4
 8003cd0:	6021      	str	r1, [r4, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d13d      	bne.n	8003d52 <_printf_i+0x16a>
 8003cd6:	2d00      	cmp	r5, #0
 8003cd8:	f040 808e 	bne.w	8003df8 <_printf_i+0x210>
 8003cdc:	4665      	mov	r5, ip
 8003cde:	2a08      	cmp	r2, #8
 8003ce0:	d10b      	bne.n	8003cfa <_printf_i+0x112>
 8003ce2:	6823      	ldr	r3, [r4, #0]
 8003ce4:	07db      	lsls	r3, r3, #31
 8003ce6:	d508      	bpl.n	8003cfa <_printf_i+0x112>
 8003ce8:	6923      	ldr	r3, [r4, #16]
 8003cea:	6862      	ldr	r2, [r4, #4]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	bfde      	ittt	le
 8003cf0:	2330      	movle	r3, #48	; 0x30
 8003cf2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003cf6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003cfa:	ebac 0305 	sub.w	r3, ip, r5
 8003cfe:	6123      	str	r3, [r4, #16]
 8003d00:	f8cd 8000 	str.w	r8, [sp]
 8003d04:	463b      	mov	r3, r7
 8003d06:	aa03      	add	r2, sp, #12
 8003d08:	4621      	mov	r1, r4
 8003d0a:	4630      	mov	r0, r6
 8003d0c:	f7ff fef6 	bl	8003afc <_printf_common>
 8003d10:	3001      	adds	r0, #1
 8003d12:	d14d      	bne.n	8003db0 <_printf_i+0x1c8>
 8003d14:	f04f 30ff 	mov.w	r0, #4294967295
 8003d18:	b005      	add	sp, #20
 8003d1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d1e:	4839      	ldr	r0, [pc, #228]	; (8003e04 <_printf_i+0x21c>)
 8003d20:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003d24:	6813      	ldr	r3, [r2, #0]
 8003d26:	6821      	ldr	r1, [r4, #0]
 8003d28:	1d1d      	adds	r5, r3, #4
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6015      	str	r5, [r2, #0]
 8003d2e:	060a      	lsls	r2, r1, #24
 8003d30:	d50b      	bpl.n	8003d4a <_printf_i+0x162>
 8003d32:	07ca      	lsls	r2, r1, #31
 8003d34:	bf44      	itt	mi
 8003d36:	f041 0120 	orrmi.w	r1, r1, #32
 8003d3a:	6021      	strmi	r1, [r4, #0]
 8003d3c:	b91b      	cbnz	r3, 8003d46 <_printf_i+0x15e>
 8003d3e:	6822      	ldr	r2, [r4, #0]
 8003d40:	f022 0220 	bic.w	r2, r2, #32
 8003d44:	6022      	str	r2, [r4, #0]
 8003d46:	2210      	movs	r2, #16
 8003d48:	e7b7      	b.n	8003cba <_printf_i+0xd2>
 8003d4a:	064d      	lsls	r5, r1, #25
 8003d4c:	bf48      	it	mi
 8003d4e:	b29b      	uxthmi	r3, r3
 8003d50:	e7ef      	b.n	8003d32 <_printf_i+0x14a>
 8003d52:	4665      	mov	r5, ip
 8003d54:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d58:	fb02 3311 	mls	r3, r2, r1, r3
 8003d5c:	5cc3      	ldrb	r3, [r0, r3]
 8003d5e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003d62:	460b      	mov	r3, r1
 8003d64:	2900      	cmp	r1, #0
 8003d66:	d1f5      	bne.n	8003d54 <_printf_i+0x16c>
 8003d68:	e7b9      	b.n	8003cde <_printf_i+0xf6>
 8003d6a:	6813      	ldr	r3, [r2, #0]
 8003d6c:	6825      	ldr	r5, [r4, #0]
 8003d6e:	6961      	ldr	r1, [r4, #20]
 8003d70:	1d18      	adds	r0, r3, #4
 8003d72:	6010      	str	r0, [r2, #0]
 8003d74:	0628      	lsls	r0, r5, #24
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	d501      	bpl.n	8003d7e <_printf_i+0x196>
 8003d7a:	6019      	str	r1, [r3, #0]
 8003d7c:	e002      	b.n	8003d84 <_printf_i+0x19c>
 8003d7e:	066a      	lsls	r2, r5, #25
 8003d80:	d5fb      	bpl.n	8003d7a <_printf_i+0x192>
 8003d82:	8019      	strh	r1, [r3, #0]
 8003d84:	2300      	movs	r3, #0
 8003d86:	6123      	str	r3, [r4, #16]
 8003d88:	4665      	mov	r5, ip
 8003d8a:	e7b9      	b.n	8003d00 <_printf_i+0x118>
 8003d8c:	6813      	ldr	r3, [r2, #0]
 8003d8e:	1d19      	adds	r1, r3, #4
 8003d90:	6011      	str	r1, [r2, #0]
 8003d92:	681d      	ldr	r5, [r3, #0]
 8003d94:	6862      	ldr	r2, [r4, #4]
 8003d96:	2100      	movs	r1, #0
 8003d98:	4628      	mov	r0, r5
 8003d9a:	f7fc fa21 	bl	80001e0 <memchr>
 8003d9e:	b108      	cbz	r0, 8003da4 <_printf_i+0x1bc>
 8003da0:	1b40      	subs	r0, r0, r5
 8003da2:	6060      	str	r0, [r4, #4]
 8003da4:	6863      	ldr	r3, [r4, #4]
 8003da6:	6123      	str	r3, [r4, #16]
 8003da8:	2300      	movs	r3, #0
 8003daa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dae:	e7a7      	b.n	8003d00 <_printf_i+0x118>
 8003db0:	6923      	ldr	r3, [r4, #16]
 8003db2:	462a      	mov	r2, r5
 8003db4:	4639      	mov	r1, r7
 8003db6:	4630      	mov	r0, r6
 8003db8:	47c0      	blx	r8
 8003dba:	3001      	adds	r0, #1
 8003dbc:	d0aa      	beq.n	8003d14 <_printf_i+0x12c>
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	079b      	lsls	r3, r3, #30
 8003dc2:	d413      	bmi.n	8003dec <_printf_i+0x204>
 8003dc4:	68e0      	ldr	r0, [r4, #12]
 8003dc6:	9b03      	ldr	r3, [sp, #12]
 8003dc8:	4298      	cmp	r0, r3
 8003dca:	bfb8      	it	lt
 8003dcc:	4618      	movlt	r0, r3
 8003dce:	e7a3      	b.n	8003d18 <_printf_i+0x130>
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	464a      	mov	r2, r9
 8003dd4:	4639      	mov	r1, r7
 8003dd6:	4630      	mov	r0, r6
 8003dd8:	47c0      	blx	r8
 8003dda:	3001      	adds	r0, #1
 8003ddc:	d09a      	beq.n	8003d14 <_printf_i+0x12c>
 8003dde:	3501      	adds	r5, #1
 8003de0:	68e3      	ldr	r3, [r4, #12]
 8003de2:	9a03      	ldr	r2, [sp, #12]
 8003de4:	1a9b      	subs	r3, r3, r2
 8003de6:	42ab      	cmp	r3, r5
 8003de8:	dcf2      	bgt.n	8003dd0 <_printf_i+0x1e8>
 8003dea:	e7eb      	b.n	8003dc4 <_printf_i+0x1dc>
 8003dec:	2500      	movs	r5, #0
 8003dee:	f104 0919 	add.w	r9, r4, #25
 8003df2:	e7f5      	b.n	8003de0 <_printf_i+0x1f8>
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1ac      	bne.n	8003d52 <_printf_i+0x16a>
 8003df8:	7803      	ldrb	r3, [r0, #0]
 8003dfa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003dfe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e02:	e76c      	b.n	8003cde <_printf_i+0xf6>
 8003e04:	0800407d 	.word	0x0800407d
 8003e08:	0800408e 	.word	0x0800408e

08003e0c <memcpy>:
 8003e0c:	b510      	push	{r4, lr}
 8003e0e:	1e43      	subs	r3, r0, #1
 8003e10:	440a      	add	r2, r1
 8003e12:	4291      	cmp	r1, r2
 8003e14:	d100      	bne.n	8003e18 <memcpy+0xc>
 8003e16:	bd10      	pop	{r4, pc}
 8003e18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e20:	e7f7      	b.n	8003e12 <memcpy+0x6>

08003e22 <memmove>:
 8003e22:	4288      	cmp	r0, r1
 8003e24:	b510      	push	{r4, lr}
 8003e26:	eb01 0302 	add.w	r3, r1, r2
 8003e2a:	d807      	bhi.n	8003e3c <memmove+0x1a>
 8003e2c:	1e42      	subs	r2, r0, #1
 8003e2e:	4299      	cmp	r1, r3
 8003e30:	d00a      	beq.n	8003e48 <memmove+0x26>
 8003e32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e36:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003e3a:	e7f8      	b.n	8003e2e <memmove+0xc>
 8003e3c:	4283      	cmp	r3, r0
 8003e3e:	d9f5      	bls.n	8003e2c <memmove+0xa>
 8003e40:	1881      	adds	r1, r0, r2
 8003e42:	1ad2      	subs	r2, r2, r3
 8003e44:	42d3      	cmn	r3, r2
 8003e46:	d100      	bne.n	8003e4a <memmove+0x28>
 8003e48:	bd10      	pop	{r4, pc}
 8003e4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e4e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003e52:	e7f7      	b.n	8003e44 <memmove+0x22>

08003e54 <_free_r>:
 8003e54:	b538      	push	{r3, r4, r5, lr}
 8003e56:	4605      	mov	r5, r0
 8003e58:	2900      	cmp	r1, #0
 8003e5a:	d045      	beq.n	8003ee8 <_free_r+0x94>
 8003e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e60:	1f0c      	subs	r4, r1, #4
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	bfb8      	it	lt
 8003e66:	18e4      	addlt	r4, r4, r3
 8003e68:	f000 f8d2 	bl	8004010 <__malloc_lock>
 8003e6c:	4a1f      	ldr	r2, [pc, #124]	; (8003eec <_free_r+0x98>)
 8003e6e:	6813      	ldr	r3, [r2, #0]
 8003e70:	4610      	mov	r0, r2
 8003e72:	b933      	cbnz	r3, 8003e82 <_free_r+0x2e>
 8003e74:	6063      	str	r3, [r4, #4]
 8003e76:	6014      	str	r4, [r2, #0]
 8003e78:	4628      	mov	r0, r5
 8003e7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e7e:	f000 b8c8 	b.w	8004012 <__malloc_unlock>
 8003e82:	42a3      	cmp	r3, r4
 8003e84:	d90c      	bls.n	8003ea0 <_free_r+0x4c>
 8003e86:	6821      	ldr	r1, [r4, #0]
 8003e88:	1862      	adds	r2, r4, r1
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	bf04      	itt	eq
 8003e8e:	681a      	ldreq	r2, [r3, #0]
 8003e90:	685b      	ldreq	r3, [r3, #4]
 8003e92:	6063      	str	r3, [r4, #4]
 8003e94:	bf04      	itt	eq
 8003e96:	1852      	addeq	r2, r2, r1
 8003e98:	6022      	streq	r2, [r4, #0]
 8003e9a:	6004      	str	r4, [r0, #0]
 8003e9c:	e7ec      	b.n	8003e78 <_free_r+0x24>
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	b10a      	cbz	r2, 8003ea8 <_free_r+0x54>
 8003ea4:	42a2      	cmp	r2, r4
 8003ea6:	d9fa      	bls.n	8003e9e <_free_r+0x4a>
 8003ea8:	6819      	ldr	r1, [r3, #0]
 8003eaa:	1858      	adds	r0, r3, r1
 8003eac:	42a0      	cmp	r0, r4
 8003eae:	d10b      	bne.n	8003ec8 <_free_r+0x74>
 8003eb0:	6820      	ldr	r0, [r4, #0]
 8003eb2:	4401      	add	r1, r0
 8003eb4:	1858      	adds	r0, r3, r1
 8003eb6:	4282      	cmp	r2, r0
 8003eb8:	6019      	str	r1, [r3, #0]
 8003eba:	d1dd      	bne.n	8003e78 <_free_r+0x24>
 8003ebc:	6810      	ldr	r0, [r2, #0]
 8003ebe:	6852      	ldr	r2, [r2, #4]
 8003ec0:	605a      	str	r2, [r3, #4]
 8003ec2:	4401      	add	r1, r0
 8003ec4:	6019      	str	r1, [r3, #0]
 8003ec6:	e7d7      	b.n	8003e78 <_free_r+0x24>
 8003ec8:	d902      	bls.n	8003ed0 <_free_r+0x7c>
 8003eca:	230c      	movs	r3, #12
 8003ecc:	602b      	str	r3, [r5, #0]
 8003ece:	e7d3      	b.n	8003e78 <_free_r+0x24>
 8003ed0:	6820      	ldr	r0, [r4, #0]
 8003ed2:	1821      	adds	r1, r4, r0
 8003ed4:	428a      	cmp	r2, r1
 8003ed6:	bf04      	itt	eq
 8003ed8:	6811      	ldreq	r1, [r2, #0]
 8003eda:	6852      	ldreq	r2, [r2, #4]
 8003edc:	6062      	str	r2, [r4, #4]
 8003ede:	bf04      	itt	eq
 8003ee0:	1809      	addeq	r1, r1, r0
 8003ee2:	6021      	streq	r1, [r4, #0]
 8003ee4:	605c      	str	r4, [r3, #4]
 8003ee6:	e7c7      	b.n	8003e78 <_free_r+0x24>
 8003ee8:	bd38      	pop	{r3, r4, r5, pc}
 8003eea:	bf00      	nop
 8003eec:	200002e4 	.word	0x200002e4

08003ef0 <_malloc_r>:
 8003ef0:	b570      	push	{r4, r5, r6, lr}
 8003ef2:	1ccd      	adds	r5, r1, #3
 8003ef4:	f025 0503 	bic.w	r5, r5, #3
 8003ef8:	3508      	adds	r5, #8
 8003efa:	2d0c      	cmp	r5, #12
 8003efc:	bf38      	it	cc
 8003efe:	250c      	movcc	r5, #12
 8003f00:	2d00      	cmp	r5, #0
 8003f02:	4606      	mov	r6, r0
 8003f04:	db01      	blt.n	8003f0a <_malloc_r+0x1a>
 8003f06:	42a9      	cmp	r1, r5
 8003f08:	d903      	bls.n	8003f12 <_malloc_r+0x22>
 8003f0a:	230c      	movs	r3, #12
 8003f0c:	6033      	str	r3, [r6, #0]
 8003f0e:	2000      	movs	r0, #0
 8003f10:	bd70      	pop	{r4, r5, r6, pc}
 8003f12:	f000 f87d 	bl	8004010 <__malloc_lock>
 8003f16:	4a21      	ldr	r2, [pc, #132]	; (8003f9c <_malloc_r+0xac>)
 8003f18:	6814      	ldr	r4, [r2, #0]
 8003f1a:	4621      	mov	r1, r4
 8003f1c:	b991      	cbnz	r1, 8003f44 <_malloc_r+0x54>
 8003f1e:	4c20      	ldr	r4, [pc, #128]	; (8003fa0 <_malloc_r+0xb0>)
 8003f20:	6823      	ldr	r3, [r4, #0]
 8003f22:	b91b      	cbnz	r3, 8003f2c <_malloc_r+0x3c>
 8003f24:	4630      	mov	r0, r6
 8003f26:	f000 f863 	bl	8003ff0 <_sbrk_r>
 8003f2a:	6020      	str	r0, [r4, #0]
 8003f2c:	4629      	mov	r1, r5
 8003f2e:	4630      	mov	r0, r6
 8003f30:	f000 f85e 	bl	8003ff0 <_sbrk_r>
 8003f34:	1c43      	adds	r3, r0, #1
 8003f36:	d124      	bne.n	8003f82 <_malloc_r+0x92>
 8003f38:	230c      	movs	r3, #12
 8003f3a:	6033      	str	r3, [r6, #0]
 8003f3c:	4630      	mov	r0, r6
 8003f3e:	f000 f868 	bl	8004012 <__malloc_unlock>
 8003f42:	e7e4      	b.n	8003f0e <_malloc_r+0x1e>
 8003f44:	680b      	ldr	r3, [r1, #0]
 8003f46:	1b5b      	subs	r3, r3, r5
 8003f48:	d418      	bmi.n	8003f7c <_malloc_r+0x8c>
 8003f4a:	2b0b      	cmp	r3, #11
 8003f4c:	d90f      	bls.n	8003f6e <_malloc_r+0x7e>
 8003f4e:	600b      	str	r3, [r1, #0]
 8003f50:	50cd      	str	r5, [r1, r3]
 8003f52:	18cc      	adds	r4, r1, r3
 8003f54:	4630      	mov	r0, r6
 8003f56:	f000 f85c 	bl	8004012 <__malloc_unlock>
 8003f5a:	f104 000b 	add.w	r0, r4, #11
 8003f5e:	1d23      	adds	r3, r4, #4
 8003f60:	f020 0007 	bic.w	r0, r0, #7
 8003f64:	1ac3      	subs	r3, r0, r3
 8003f66:	d0d3      	beq.n	8003f10 <_malloc_r+0x20>
 8003f68:	425a      	negs	r2, r3
 8003f6a:	50e2      	str	r2, [r4, r3]
 8003f6c:	e7d0      	b.n	8003f10 <_malloc_r+0x20>
 8003f6e:	428c      	cmp	r4, r1
 8003f70:	684b      	ldr	r3, [r1, #4]
 8003f72:	bf16      	itet	ne
 8003f74:	6063      	strne	r3, [r4, #4]
 8003f76:	6013      	streq	r3, [r2, #0]
 8003f78:	460c      	movne	r4, r1
 8003f7a:	e7eb      	b.n	8003f54 <_malloc_r+0x64>
 8003f7c:	460c      	mov	r4, r1
 8003f7e:	6849      	ldr	r1, [r1, #4]
 8003f80:	e7cc      	b.n	8003f1c <_malloc_r+0x2c>
 8003f82:	1cc4      	adds	r4, r0, #3
 8003f84:	f024 0403 	bic.w	r4, r4, #3
 8003f88:	42a0      	cmp	r0, r4
 8003f8a:	d005      	beq.n	8003f98 <_malloc_r+0xa8>
 8003f8c:	1a21      	subs	r1, r4, r0
 8003f8e:	4630      	mov	r0, r6
 8003f90:	f000 f82e 	bl	8003ff0 <_sbrk_r>
 8003f94:	3001      	adds	r0, #1
 8003f96:	d0cf      	beq.n	8003f38 <_malloc_r+0x48>
 8003f98:	6025      	str	r5, [r4, #0]
 8003f9a:	e7db      	b.n	8003f54 <_malloc_r+0x64>
 8003f9c:	200002e4 	.word	0x200002e4
 8003fa0:	200002e8 	.word	0x200002e8

08003fa4 <_realloc_r>:
 8003fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa6:	4607      	mov	r7, r0
 8003fa8:	4614      	mov	r4, r2
 8003faa:	460e      	mov	r6, r1
 8003fac:	b921      	cbnz	r1, 8003fb8 <_realloc_r+0x14>
 8003fae:	4611      	mov	r1, r2
 8003fb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003fb4:	f7ff bf9c 	b.w	8003ef0 <_malloc_r>
 8003fb8:	b922      	cbnz	r2, 8003fc4 <_realloc_r+0x20>
 8003fba:	f7ff ff4b 	bl	8003e54 <_free_r>
 8003fbe:	4625      	mov	r5, r4
 8003fc0:	4628      	mov	r0, r5
 8003fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fc4:	f000 f826 	bl	8004014 <_malloc_usable_size_r>
 8003fc8:	42a0      	cmp	r0, r4
 8003fca:	d20f      	bcs.n	8003fec <_realloc_r+0x48>
 8003fcc:	4621      	mov	r1, r4
 8003fce:	4638      	mov	r0, r7
 8003fd0:	f7ff ff8e 	bl	8003ef0 <_malloc_r>
 8003fd4:	4605      	mov	r5, r0
 8003fd6:	2800      	cmp	r0, #0
 8003fd8:	d0f2      	beq.n	8003fc0 <_realloc_r+0x1c>
 8003fda:	4631      	mov	r1, r6
 8003fdc:	4622      	mov	r2, r4
 8003fde:	f7ff ff15 	bl	8003e0c <memcpy>
 8003fe2:	4631      	mov	r1, r6
 8003fe4:	4638      	mov	r0, r7
 8003fe6:	f7ff ff35 	bl	8003e54 <_free_r>
 8003fea:	e7e9      	b.n	8003fc0 <_realloc_r+0x1c>
 8003fec:	4635      	mov	r5, r6
 8003fee:	e7e7      	b.n	8003fc0 <_realloc_r+0x1c>

08003ff0 <_sbrk_r>:
 8003ff0:	b538      	push	{r3, r4, r5, lr}
 8003ff2:	4c06      	ldr	r4, [pc, #24]	; (800400c <_sbrk_r+0x1c>)
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	4605      	mov	r5, r0
 8003ff8:	4608      	mov	r0, r1
 8003ffa:	6023      	str	r3, [r4, #0]
 8003ffc:	f7fc ffb4 	bl	8000f68 <_sbrk>
 8004000:	1c43      	adds	r3, r0, #1
 8004002:	d102      	bne.n	800400a <_sbrk_r+0x1a>
 8004004:	6823      	ldr	r3, [r4, #0]
 8004006:	b103      	cbz	r3, 800400a <_sbrk_r+0x1a>
 8004008:	602b      	str	r3, [r5, #0]
 800400a:	bd38      	pop	{r3, r4, r5, pc}
 800400c:	200003c4 	.word	0x200003c4

08004010 <__malloc_lock>:
 8004010:	4770      	bx	lr

08004012 <__malloc_unlock>:
 8004012:	4770      	bx	lr

08004014 <_malloc_usable_size_r>:
 8004014:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004018:	1f18      	subs	r0, r3, #4
 800401a:	2b00      	cmp	r3, #0
 800401c:	bfbc      	itt	lt
 800401e:	580b      	ldrlt	r3, [r1, r0]
 8004020:	18c0      	addlt	r0, r0, r3
 8004022:	4770      	bx	lr

08004024 <_init>:
 8004024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004026:	bf00      	nop
 8004028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800402a:	bc08      	pop	{r3}
 800402c:	469e      	mov	lr, r3
 800402e:	4770      	bx	lr

08004030 <_fini>:
 8004030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004032:	bf00      	nop
 8004034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004036:	bc08      	pop	{r3}
 8004038:	469e      	mov	lr, r3
 800403a:	4770      	bx	lr
