>>>>>verilog 
>>>>>paramset myres resistor; 
>>>>>paramset myv vsource; 
>>>>>module main(1,2,3,4); 
>>>>>list 
paramset myres resistor;
 .r=1;
endparamset

paramset myv vsource;
 .dc=1;
endparamset

module main (1,2,3,4);
  myres #(1.) v (3,1);
  myv #() V1 (.n(1),.p(3));
endmodule // main

main #() m (.1(0),.2(1),.3(2),.4(4));
>>>>>print dc v(nodes) i(m.v) y(m.*) y(m.R1.*) 
main.v: myres from top level
main.v: 1 candidate found for myres
main.V1: myv from top level
main.V1: 1 candidate found for myv
print dc v(nodes) i(m.v) y(m.*) y(m.R1.*) 
                                  ^ ? no match
>>>>>dc 
#           v(1)       v(2)       v(4)       i(m.v)     y(m.v)     y(m.V1)   
 0.         0.         0.99999    0.         0.99999    1.         0.        
