# ERROR: No extended dataflow license exists
# do voter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:56 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity voter_3bit
# -- Compiling architecture arch of voter_3bit
# End time: 12:58:56 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.voter_3bit
# vsim work.voter_3bit 
# Start time: 12:59:02 on Dec 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.voter_3bit(arch)
add wave *
run 100 ns
# End time: 12:59:36 on Dec 16,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
