<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>Soumil Verma — Systems & Chip Design</title>
    <link rel="stylesheet" href="style.css" />
  </head>

  <body>
    <div class="bg" aria-hidden="true">
      <svg class="diagram" viewBox="0 0 1200 900" preserveAspectRatio="xMidYMid slice">
        <defs>
          <style>
            @keyframes travelPulse {
              from { transform: translate(var(--tx-start), var(--ty-start)); opacity: 0.1; }
              10% { opacity: 0.6; }
              to { transform: translate(var(--tx-end), var(--ty-end)); opacity: 0.1; }
            }
          </style>
        </defs>
        <g class="diagram-lines">
          <!-- Header band -->
          <path d="M60 120 H280 L330 160 H560" />
          <path d="M140 160 H460 L500 120 H820" />

          <!-- About band -->
          <path d="M80 270 H320 L360 310 H640" />
          <path d="M160 310 H540 L580 270 H860" />

          <!-- Projects band -->
          <path d="M60 420 H280 L330 460 H600" />
          <path d="M140 460 H520 L560 420 H840" />

          <!-- Notes band -->
          <path d="M80 570 H340 L380 610 H660" />
          <path d="M160 610 H560 L600 570 H900" />

          <!-- Footer band -->
          <path d="M100 730 H320 L370 770 H640" />
        </g>
        <!-- Pulse packet (reused per animation) -->
        <rect class="signal-packet" width="24" height="12" rx="2" />
      </svg>
    </div>

    <main class="page">
      <header>
        <h1>Soumil Verma</h1>
        <p class="subtitle">Computer Engineering student focused on systems and chip design.</p>
      </header>

      <section>
        <h2>About</h2>
        <p>
          I study computer architecture, digital logic, and performance-aware systems
          programming. I care about the boundary between hardware constraints and
          software behavior, with an emphasis on measurable, reliable design.
        </p>
      </section>

      <section>
        <h2>Projects</h2>
        <ul>
          <li><strong>RISC-V Core (FPGA)</strong> — single-issue pipeline with minimal hazard handling.</li>
          <li><strong>Cache-Aware Kernel Benchmarks</strong> — locality and bandwidth microbenchmarks.</li>
          <li><strong>UART + DMA Controller</strong> — interrupt-driven serial block.</li>
        </ul>
      </section>

      <section>
        <h2>Notes</h2>
        <ul>
          <li>On-chip interconnect arbitration and backpressure.</li>
          <li>Measuring CPI without perturbing execution.</li>
          <li>Why timing closure fails in real designs.</li>
        </ul>
      </section>

      <footer>
        <p>verma178@purdue.edu · Chicago, IL</p>
      </footer>
    </main>

    <script src="script.js"></script>
  </body>
</html>
