v 20130925 2
C 33900 41000 1 0 0 transistor-nmosfet-2.sym
{
T 34279 42279 5 10 0 0 0 0 1
slotdef=1:	 ,	  ,	   
}
C 35300 41000 1 0 0 transistor-nmosfet-2.sym
{
T 35679 42279 5 10 0 0 0 0 1
slotdef=1:	 ,	  ,	   
}
C 34400 40700 1 0 0 net-gnd-1.sym
C 35800 40700 1 0 0 net-gnd-1.sym
C 37000 42600 1 0 0 net-pwr-1.sym
{
T 37200 42950 5 9 1 1 0 5 1
value=Vdd
T 37250 42700 5 5 0 0 0 0 1
net=Vdd:1
}
C 37300 41600 1 90 0 resistor-2.sym
{
T 37000 41800 5 10 1 1 90 0 1
refdes=Pull-up
}
N 37200 42500 37200 42600 4
N 34500 42000 34500 42300 4
N 34500 42300 36400 42300 4
N 35900 42000 35900 42300 4
N 37200 41500 37200 41600 4
N 36400 42300 36400 41500 4
N 36400 41500 38000 41500 4
{
T 37500 41700 5 10 1 1 180 6 1
netname=Out
}
N 33900 41500 33700 41500 4
{
T 33700 41700 5 10 1 1 180 6 1
netname=ctrl1
}
N 35300 41500 35100 41500 4
{
T 35100 41700 5 10 1 1 180 6 1
netname=ctrl2
}
B 33600 41100 1100 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 35000 41100 1100 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 33625 42025 9 10 1 0 0 0 1
U1
T 35025 42025 9 10 1 0 0 0 1
U2
T 38200 41400 9 20 1 0 0 0 1
<=>
N 39500 41700 39100 41700 4
{
T 39100 41900 5 10 1 1 180 6 1
netname=ctrl1
}
N 39500 41300 39100 41300 4
{
T 39100 41500 5 10 1 1 180 6 1
netname=ctrl2
}
N 40800 41500 41200 41500 4
{
T 40800 41700 5 10 1 1 180 6 1
netname=Out
}
C 39500 41200 1 0 0 nor2-1.sym
{
T 39900 41100 5 10 0 1 0 2 1
refdes=U?
}
