# RISCV_Project
# Architecture 
This RISC-V core has been implemented in accordance with the RISC-V official documentation; we chose to cover the RV32IM ISAs.
It's a classic five stage pipelined processor and it comes with an Instruction Cache, a Data Cache and their relative controllers, a Forward Unit and a Branch Prediction Unit made of 2-bit predictors.
