{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713683687398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713683687398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 03:14:47 2024 " "Processing started: Sun Apr 21 03:14:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713683687398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713683687398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIR_filter_hardware_synthesis -c iir_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off IIR_filter_hardware_synthesis -c iir_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713683687398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713683687697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713683687697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_vlsi/advanced-vlsi-design---ecse-6680/projects/final project- iir filter/verilog/design/iir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_vlsi/advanced-vlsi-design---ecse-6680/projects/final project- iir filter/verilog/design/iir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_filter " "Found entity 1: iir_filter" {  } { { "../design/iir_filter.v" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_VLSI/ADVANCED-VLSI-DESIGN---ECSE-6680/Projects/Final Project- IIR Filter/Verilog/design/iir_filter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713683692303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713683692303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iir_filter " "Elaborating entity \"iir_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713683692343 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 9 iir_filter.v(30) " "Verilog HDL warning at iir_filter.v(30): number of words (11) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "../design/iir_filter.v" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_VLSI/ADVANCED-VLSI-DESIGN---ECSE-6680/Projects/Final Project- IIR Filter/Verilog/design/iir_filter.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1713683692347 "|iir_filter"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 9 iir_filter.v(31) " "Verilog HDL warning at iir_filter.v(31): number of words (11) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "../design/iir_filter.v" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_VLSI/ADVANCED-VLSI-DESIGN---ECSE-6680/Projects/Final Project- IIR Filter/Verilog/design/iir_filter.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1713683692348 "|iir_filter"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713683693087 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "710 " "710 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713683693383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713683693696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713683693696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1815 " "Implemented 1815 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713683693917 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713683693917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1740 " "Implemented 1740 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713683693917 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "25 " "Implemented 25 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713683693917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713683693917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713683693929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 03:14:53 2024 " "Processing ended: Sun Apr 21 03:14:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713683693929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713683693929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713683693929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713683693929 ""}
