==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.531 ; gain = 84.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.531 ; gain = 84.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.531 ; gain = 84.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.531 ; gain = 84.043
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:18:51) to (lab2/filter.c:18:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.531 ; gain = 84.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.531 ; gain = 84.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.331 seconds; current allocated memory: 93.254 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 93.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 94.240 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 175.531 ; gain = 84.043
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 13.765 seconds; peak allocated memory: 94.240 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.188 ; gain = 83.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.188 ; gain = 83.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.188 ; gain = 83.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.188 ; gain = 83.723
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:18:51) to (lab2/filter.c:18:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.188 ; gain = 83.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.188 ; gain = 83.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.708 seconds; current allocated memory: 93.221 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 93.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 94.273 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 175.188 ; gain = 83.723
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 19.051 seconds; peak allocated memory: 94.273 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.824 ; gain = 84.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.824 ; gain = 84.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.824 ; gain = 84.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.824 ; gain = 84.316
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:18:51) to (lab2/filter.c:18:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.824 ; gain = 84.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.824 ; gain = 84.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.208 seconds; current allocated memory: 93.222 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 93.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 94.273 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 175.824 ; gain = 84.316
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 12.91 seconds; peak allocated memory: 94.273 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 176.008 ; gain = 84.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 176.008 ; gain = 84.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 176.008 ; gain = 84.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 176.008 ; gain = 84.484
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:18:51) to (lab2/filter.c:18:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 176.008 ; gain = 84.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 176.008 ; gain = 84.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.548 seconds; current allocated memory: 93.221 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 93.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 94.273 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 176.008 ; gain = 84.484
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 30.353 seconds; peak allocated memory: 94.273 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 175.051 ; gain = 83.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 175.051 ; gain = 83.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.051 ; gain = 83.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.051 ; gain = 83.492
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' completely with a factor of 10.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:19) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.051 ; gain = 83.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.051 ; gain = 83.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.45 seconds; current allocated memory: 95.240 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 96.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 98.451 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 175.051 ; gain = 83.492
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 15.459 seconds; peak allocated memory: 98.451 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.105 ; gain = 106.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.105 ; gain = 106.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.105 ; gain = 106.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.105 ; gain = 106.566
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' completely with a factor of 10.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:19) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.105 ; gain = 106.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.105 ; gain = 106.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.412 seconds; current allocated memory: 95.239 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 96.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 98.450 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 175.105 ; gain = 106.566
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 15.252 seconds; peak allocated memory: 98.450 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.230 ; gain = 83.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.230 ; gain = 83.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.230 ; gain = 83.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.230 ; gain = 83.754
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:18:51) to (lab2/filter.c:18:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.230 ; gain = 83.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.230 ; gain = 83.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.616 seconds; current allocated memory: 93.222 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 93.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 94.273 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 175.230 ; gain = 83.754
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 13.519 seconds; peak allocated memory: 94.273 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.023 ; gain = 83.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.023 ; gain = 83.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.023 ; gain = 83.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.023 ; gain = 83.547
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' completely with a factor of 10.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:19) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.023 ; gain = 83.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.023 ; gain = 83.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.42 seconds; current allocated memory: 95.239 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 96.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 98.450 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 175.023 ; gain = 83.547
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 12.457 seconds; peak allocated memory: 98.450 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.105 ; gain = 83.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.105 ; gain = 83.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.105 ; gain = 83.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.105 ; gain = 83.551
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.105 ; gain = 83.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.105 ; gain = 83.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.554 seconds; current allocated memory: 95.238 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 96.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 98.449 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 175.105 ; gain = 83.551
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 12.497 seconds; peak allocated memory: 98.449 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.812 ; gain = 84.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.812 ; gain = 84.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.812 ; gain = 84.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.812 ; gain = 84.367
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:19) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.812 ; gain = 84.367
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'OuterLoop' (lab2/filter.c:16:43) in function 'getFilterOut' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.812 ; gain = 84.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:21) and 'fadd' operation ('sum', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:21) and 'fadd' operation ('sum', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:21) and 'fadd' operation ('sum', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:21) and 'fadd' operation ('sum', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:21) and 'fadd' operation ('sum', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.873 seconds; current allocated memory: 93.422 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 93.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 94.543 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 175.812 ; gain = 84.367
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 12.038 seconds; peak allocated memory: 94.543 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.215 ; gain = 83.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.215 ; gain = 83.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.215 ; gain = 83.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.215 ; gain = 83.730
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:19) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.215 ; gain = 83.730
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'OuterLoop' (lab2/filter.c:16:43) in function 'getFilterOut' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.215 ; gain = 83.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.628 seconds; current allocated memory: 93.393 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 93.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 94.396 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.215 ; gain = 83.730
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 10.577 seconds; peak allocated memory: 94.396 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 175.000 ; gain = 83.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 175.000 ; gain = 83.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.000 ; gain = 83.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.000 ; gain = 83.484
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:19) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.000 ; gain = 83.484
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'OuterLoop' (lab2/filter.c:16:43) in function 'getFilterOut' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.000 ; gain = 83.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.462 seconds; current allocated memory: 93.378 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 93.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 94.397 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.000 ; gain = 83.484
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 10.59 seconds; peak allocated memory: 94.397 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.238 ; gain = 83.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.238 ; gain = 83.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.238 ; gain = 83.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.238 ; gain = 83.758
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.238 ; gain = 83.758
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.238 ; gain = 83.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.784 seconds; current allocated memory: 95.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 96.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 99.615 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 175.238 ; gain = 83.758
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 13.66 seconds; peak allocated memory: 99.615 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.484 ; gain = 84.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.484 ; gain = 84.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.484 ; gain = 84.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.484 ; gain = 84.000
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.484 ; gain = 84.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.484 ; gain = 84.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.429 seconds; current allocated memory: 95.475 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 96.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 98.765 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.484 ; gain = 84.000
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 10.932 seconds; peak allocated memory: 98.765 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.238 ; gain = 83.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.238 ; gain = 83.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.238 ; gain = 83.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.238 ; gain = 83.863
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:20) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.238 ; gain = 83.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 175.238 ; gain = 83.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.757 seconds; current allocated memory: 95.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 97.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputs', 'depth', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 100.149 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 175.238 ; gain = 83.863
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 15.772 seconds; peak allocated memory: 100.149 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.230 ; gain = 83.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.230 ; gain = 83.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.230 ; gain = 83.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.230 ; gain = 83.672
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:20) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:23:51) to (lab2/filter.c:23:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 175.230 ; gain = 83.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.230 ; gain = 83.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25', lab2/filter.c:25) and 'fadd' operation ('sum_s', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_1', lab2/filter.c:25) and 'fadd' operation ('sum_2', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_2', lab2/filter.c:25) and 'fadd' operation ('sum_3', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_3', lab2/filter.c:25) and 'fadd' operation ('sum_4', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_4', lab2/filter.c:25) and 'fadd' operation ('sum_5', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_5', lab2/filter.c:25) and 'fadd' operation ('sum_6', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_6', lab2/filter.c:25) and 'fadd' operation ('sum_7', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_7', lab2/filter.c:25) and 'fadd' operation ('sum_8', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln25_8', lab2/filter.c:25) and 'fadd' operation ('sum_9', lab2/filter.c:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.827 seconds; current allocated memory: 95.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 97.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputs', 'depth', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 100.133 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 175.230 ; gain = 83.672
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 12.948 seconds; peak allocated memory: 100.133 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 174.832 ; gain = 108.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 174.832 ; gain = 108.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 174.832 ; gain = 108.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 174.832 ; gain = 108.094
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 174.832 ; gain = 108.094
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 174.832 ; gain = 108.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.568 seconds; current allocated memory: 95.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 97.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'depth', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 100.160 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 174.832 ; gain = 108.094
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 16.679 seconds; peak allocated memory: 100.160 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 175.496 ; gain = 84.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 175.496 ; gain = 84.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 175.496 ; gain = 84.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 175.496 ; gain = 84.004
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 175.496 ; gain = 84.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 175.496 ; gain = 84.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.202 seconds; current allocated memory: 95.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 97.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'depth', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 100.160 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 175.496 ; gain = 84.004
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 10.158 seconds; peak allocated memory: 100.160 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 174.984 ; gain = 83.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 174.984 ; gain = 83.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 174.984 ; gain = 83.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 174.984 ; gain = 83.484
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 174.984 ; gain = 83.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 174.984 ; gain = 83.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.627 seconds; current allocated memory: 95.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 96.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 99.630 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 174.984 ; gain = 83.484
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 14.81 seconds; peak allocated memory: 99.630 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 175.738 ; gain = 84.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 175.738 ; gain = 84.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 175.738 ; gain = 84.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 175.738 ; gain = 84.199
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 175.738 ; gain = 84.199
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.738 ; gain = 84.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.667 seconds; current allocated memory: 95.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 97.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'depth', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 100.160 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 175.738 ; gain = 84.199
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 10.775 seconds; peak allocated memory: 100.160 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.898 ; gain = 84.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.898 ; gain = 84.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.898 ; gain = 84.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.898 ; gain = 84.449
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.898 ; gain = 84.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.898 ; gain = 84.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.535 seconds; current allocated memory: 95.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 97.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'depth', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 100.145 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 175.898 ; gain = 84.449
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 14.537 seconds; peak allocated memory: 100.145 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 175.250 ; gain = 83.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 175.250 ; gain = 83.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.250 ; gain = 83.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 204.812 ; gain = 113.270
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 264.656 ; gain = 173.113
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 279.180 ; gain = 187.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.397 seconds; current allocated memory: 219.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 219.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.184 seconds; current allocated memory: 221.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 222.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 222.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 226.023 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 295.887 ; gain = 204.344
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 21.564 seconds; peak allocated memory: 226.023 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.129 ; gain = 83.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.129 ; gain = 83.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 175.398 ; gain = 83.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 205.176 ; gain = 113.703
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 265.090 ; gain = 173.617
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 279.621 ; gain = 188.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.189 seconds; current allocated memory: 219.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 219.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 221.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 222.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 222.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 226.023 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 295.750 ; gain = 204.277
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 15.72 seconds; peak allocated memory: 226.023 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 175.223 ; gain = 85.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 175.223 ; gain = 85.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.586 ; gain = 85.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 204.402 ; gain = 114.426
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 264.609 ; gain = 174.633
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 279.109 ; gain = 189.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.55 seconds; current allocated memory: 219.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 219.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.028 seconds; current allocated memory: 221.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 222.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 222.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 226.023 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 295.699 ; gain = 205.723
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 14.166 seconds; peak allocated memory: 226.023 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 176.184 ; gain = 85.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 176.184 ; gain = 85.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 176.184 ; gain = 85.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 204.078 ; gain = 113.859
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 264.273 ; gain = 174.055
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 278.789 ; gain = 188.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.593 seconds; current allocated memory: 219.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 219.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.221 seconds; current allocated memory: 221.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 222.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 222.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 225.985 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 296.074 ; gain = 205.855
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 26.718 seconds; peak allocated memory: 225.985 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.832 ; gain = 84.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.832 ; gain = 84.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.832 ; gain = 84.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:24) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 203.879 ; gain = 112.328
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:16) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:19:51) to (lab2/filter.c:19:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 264.820 ; gain = 173.270
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 279.059 ; gain = 187.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.206 seconds; current allocated memory: 219.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 219.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21', lab2/filter.c:21) and 'fadd' operation ('sum_s', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_1', lab2/filter.c:21) and 'fadd' operation ('sum_2', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_2', lab2/filter.c:21) and 'fadd' operation ('sum_3', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_3', lab2/filter.c:21) and 'fadd' operation ('sum_4', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_4', lab2/filter.c:21) and 'fadd' operation ('sum_5', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_5', lab2/filter.c:21) and 'fadd' operation ('sum_6', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_6', lab2/filter.c:21) and 'fadd' operation ('sum_7', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_7', lab2/filter.c:21) and 'fadd' operation ('sum_8', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln21_8', lab2/filter.c:21) and 'fadd' operation ('sum_9', lab2/filter.c:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.923 seconds; current allocated memory: 220.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.855 seconds; current allocated memory: 222.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 222.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 225.650 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 295.898 ; gain = 204.348
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 22.196 seconds; peak allocated memory: 225.650 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 175.891 ; gain = 109.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 175.891 ; gain = 109.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 175.891 ; gain = 109.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 205.344 ; gain = 138.590
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 264.434 ; gain = 197.680
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 278.730 ; gain = 211.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.324 seconds; current allocated memory: 219.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 219.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.324 seconds; current allocated memory: 221.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 222.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 222.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 225.978 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 296.008 ; gain = 229.254
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 35.708 seconds; peak allocated memory: 225.978 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.109 ; gain = 85.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.109 ; gain = 85.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 175.109 ; gain = 85.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 204.801 ; gain = 114.723
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:21) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:24:51) to (lab2/filter.c:24:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 264.488 ; gain = 174.410
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 278.980 ; gain = 188.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.61 seconds; current allocated memory: 219.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 219.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26', lab2/filter.c:26) and 'fadd' operation ('sum_s', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_1', lab2/filter.c:26) and 'fadd' operation ('sum_2', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_2', lab2/filter.c:26) and 'fadd' operation ('sum_3', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_3', lab2/filter.c:26) and 'fadd' operation ('sum_4', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_4', lab2/filter.c:26) and 'fadd' operation ('sum_5', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_5', lab2/filter.c:26) and 'fadd' operation ('sum_6', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_6', lab2/filter.c:26) and 'fadd' operation ('sum_7', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_7', lab2/filter.c:26) and 'fadd' operation ('sum_8', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln26_8', lab2/filter.c:26) and 'fadd' operation ('sum_9', lab2/filter.c:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.606 seconds; current allocated memory: 221.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 222.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 222.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 225.978 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 295.277 ; gain = 205.199
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 21.716 seconds; peak allocated memory: 225.978 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 175.371 ; gain = 85.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 175.371 ; gain = 85.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 175.371 ; gain = 85.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 204.551 ; gain = 114.594
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:22) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 264.531 ; gain = 174.574
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 279.793 ; gain = 189.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.79 seconds; current allocated memory: 219.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 219.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.126 seconds; current allocated memory: 220.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 222.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 222.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 225.650 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 296.473 ; gain = 206.516
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 19.392 seconds; peak allocated memory: 225.650 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.719 ; gain = 84.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.719 ; gain = 84.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 175.719 ; gain = 84.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 204.906 ; gain = 113.445
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:22) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 264.195 ; gain = 172.734
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 279.230 ; gain = 187.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.903 seconds; current allocated memory: 219.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 219.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.619 seconds; current allocated memory: 220.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 222.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 222.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 225.650 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 296.422 ; gain = 204.961
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 17.438 seconds; peak allocated memory: 225.650 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.062 ; gain = 85.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.062 ; gain = 85.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.062 ; gain = 85.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 204.516 ; gain = 114.555
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 262.066 ; gain = 172.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 277.371 ; gain = 187.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.002 seconds; current allocated memory: 209.015 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 209.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 210.246 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 290.281 ; gain = 200.320
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 13.328 seconds; peak allocated memory: 210.246 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.676 ; gain = 84.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 175.676 ; gain = 84.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 175.676 ; gain = 84.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 204.285 ; gain = 113.066
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OuterLoop' (lab2/filter.c:22) in function 'getFilterOut' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:25) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 261.965 ; gain = 170.746
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'OuterLoop' (lab2/filter.c:22:43) in function 'getFilterOut' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 277.789 ; gain = 186.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:27) and 'fadd' operation ('sum', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:27) and 'fadd' operation ('sum', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:27) and 'fadd' operation ('sum', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:27) and 'fadd' operation ('sum', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('sum', lab2/filter.c:27) and 'fadd' operation ('sum', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.085 seconds; current allocated memory: 209.115 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 209.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 210.486 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 289.312 ; gain = 198.094
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 13.34 seconds; peak allocated memory: 210.486 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.879 ; gain = 85.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.879 ; gain = 85.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 175.879 ; gain = 85.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 204.289 ; gain = 114.312
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:22) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 264.426 ; gain = 174.449
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 279.758 ; gain = 189.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.827 seconds; current allocated memory: 219.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 219.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.354 seconds; current allocated memory: 220.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 222.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 222.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 225.650 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 295.484 ; gain = 205.508
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 18.121 seconds; peak allocated memory: 225.650 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 174.969 ; gain = 83.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 174.969 ; gain = 83.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 175.371 ; gain = 83.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 205.340 ; gain = 113.820
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OuterLoop' (lab2/filter.c:22) in function 'getFilterOut' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:25) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 263.934 ; gain = 172.414
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'OuterLoop' (lab2/filter.c:22:43) in function 'getFilterOut' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 278.410 ; gain = 186.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.713 seconds; current allocated memory: 209.095 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 209.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 210.367 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 289.219 ; gain = 197.699
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 14.124 seconds; peak allocated memory: 210.367 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 176.109 ; gain = 84.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 176.109 ; gain = 84.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 176.109 ; gain = 84.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 205.180 ; gain = 113.762
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:22) in function 'getFilterOut' completely with a factor of 10.
WARNING: [XFORM 203-503] Cannot unroll loop 'InnerLoop' (lab2/filter.c:25) in function 'getFilterOut' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 264.230 ; gain = 172.812
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 278.453 ; gain = 187.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.732 seconds; current allocated memory: 219.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 219.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 220.479 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 221.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 221.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 224.189 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 292.953 ; gain = 201.535
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 15.326 seconds; peak allocated memory: 224.189 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.223 ; gain = 85.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 175.223 ; gain = 85.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 175.684 ; gain = 85.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 204.562 ; gain = 114.359
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:22) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 264.566 ; gain = 174.363
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 279.062 ; gain = 188.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.238 seconds; current allocated memory: 219.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 219.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.624 seconds; current allocated memory: 220.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 222.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 222.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 225.650 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 296.336 ; gain = 206.133
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 18.926 seconds; peak allocated memory: 225.650 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'lab2/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.910 ; gain = 109.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 175.910 ; gain = 109.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 175.910 ; gain = 109.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'getFilterOut' (lab2/filter.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 205.090 ; gain = 138.648
INFO: [HLS 200-489] Unrolling loop 'OuterLoop' (lab2/filter.c:22) in function 'getFilterOut' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lab2/filter.c:25:51) to (lab2/filter.c:25:45) in function 'getFilterOut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 264.996 ; gain = 198.555
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 279.789 ; gain = 213.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'getFilterOut' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'getFilterOut/out' to 'getFilterOut/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.206 seconds; current allocated memory: 219.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 219.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27', lab2/filter.c:27) and 'fadd' operation ('sum_s', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_1', lab2/filter.c:27) and 'fadd' operation ('sum_2', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_2', lab2/filter.c:27) and 'fadd' operation ('sum_3', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_3', lab2/filter.c:27) and 'fadd' operation ('sum_4', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_4', lab2/filter.c:27) and 'fadd' operation ('sum_5', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_5', lab2/filter.c:27) and 'fadd' operation ('sum_6', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_6', lab2/filter.c:27) and 'fadd' operation ('sum_7', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_7', lab2/filter.c:27) and 'fadd' operation ('sum_8', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'InnerLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
WARNING: [SCHED 204-68] The II Violation in module 'getFilterOut' (Loop: InnerLoop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('select_ln27_8', lab2/filter.c:27) and 'fadd' operation ('sum_9', lab2/filter.c:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.665 seconds; current allocated memory: 221.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 222.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 222.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFilterOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/inputs' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/depth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'getFilterOut/out_correct' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'getFilterOut' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputs', 'out_r' and 'out_correct' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fadd_32ns_32ns_32_5_full_dsp_1' to 'getFilterOut_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fmul_32ns_32ns_32_4_max_dsp_1' to 'getFilterOut_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_fdiv_32ns_32ns_32_16_1' to 'getFilterOut_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'getFilterOut_sitofp_32ns_32_6_1' to 'getFilterOut_sitoeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'getFilterOut_sitoeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFilterOut'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 225.978 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 296.371 ; gain = 229.930
INFO: [VHDL 208-304] Generating VHDL RTL for getFilterOut.
INFO: [VLOG 209-307] Generating Verilog RTL for getFilterOut.
INFO: [HLS 200-112] Total elapsed time: 22.277 seconds; peak allocated memory: 225.978 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
