Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Feb 24 17:23:57 2018
| Host         : luigilinux running 64-bit openSUSE Leap 42.3
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.780        0.000                      0                  196        0.122        0.000                      0                  196        3.000        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_vid_design_1_clk_wiz_0_0   {0.000 12.500}     25.000          40.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_vid_design_1_clk_wiz_0_0        20.780        0.000                      0                  196        0.122        0.000                      0                  196       11.520        0.000                       0                   140  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_vid_design_1_clk_wiz_0_0
  To Clock:  clk_vid_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.780ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.378ns (33.370%)  route 2.751ns (66.630%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.624    -0.888    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y31          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/Q
                         net (fo=8, routed)           1.305     0.873    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.124     0.997 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.997    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.547 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__10/i__carry/CO[3]
                         net (fo=2, routed)           1.292     2.840    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp8_out
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.964 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_2/O
                         net (fo=1, routed)           0.154     3.118    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int030_out
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.124     3.242 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1/O
                         net (fo=1, routed)           0.000     3.242    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.512    23.517    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X3Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                         clock pessimism              0.564    24.080    
                         clock uncertainty           -0.087    23.993    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.029    24.022    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                 20.780    

Slack (MET) :             20.847ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.704ns (19.514%)  route 2.904ns (80.486%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.631    -0.881    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.974     0.550    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.124     0.674 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.302     1.976    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.100 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.627     2.727    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.509    23.514    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.577    24.090    
                         clock uncertainty           -0.087    24.003    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    23.574    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 20.847    

Slack (MET) :             20.847ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.704ns (19.514%)  route 2.904ns (80.486%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.631    -0.881    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.974     0.550    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.124     0.674 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.302     1.976    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.100 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.627     2.727    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.509    23.514    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.577    24.090    
                         clock uncertainty           -0.087    24.003    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    23.574    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 20.847    

Slack (MET) :             20.847ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.704ns (19.514%)  route 2.904ns (80.486%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.631    -0.881    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.974     0.550    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.124     0.674 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.302     1.976    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.100 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.627     2.727    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.509    23.514    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/C
                         clock pessimism              0.577    24.090    
                         clock uncertainty           -0.087    24.003    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    23.574    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 20.847    

Slack (MET) :             20.847ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.704ns (19.514%)  route 2.904ns (80.486%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.631    -0.881    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.974     0.550    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.124     0.674 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.302     1.976    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.100 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.627     2.727    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.509    23.514    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/C
                         clock pessimism              0.577    24.090    
                         clock uncertainty           -0.087    24.003    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    23.574    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 20.847    

Slack (MET) :             20.983ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.704ns (20.273%)  route 2.769ns (79.727%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.631    -0.881    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.974     0.550    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.124     0.674 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.302     1.976    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.100 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.492     2.592    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.510    23.515    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.577    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X4Y33          FDRE (Setup_fdre_C_R)       -0.429    23.575    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                 20.983    

Slack (MET) :             20.983ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.704ns (20.273%)  route 2.769ns (79.727%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.631    -0.881    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.974     0.550    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.124     0.674 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.302     1.976    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.100 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.492     2.592    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.510    23.515    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
                         clock pessimism              0.577    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X4Y33          FDRE (Setup_fdre_C_R)       -0.429    23.575    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                 20.983    

Slack (MET) :             20.983ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.704ns (20.273%)  route 2.769ns (79.727%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.631    -0.881    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.974     0.550    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.124     0.674 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.302     1.976    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.100 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.492     2.592    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.510    23.515    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/C
                         clock pessimism              0.577    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X4Y33          FDRE (Setup_fdre_C_R)       -0.429    23.575    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                 20.983    

Slack (MET) :             20.983ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.704ns (20.273%)  route 2.769ns (79.727%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.631    -0.881    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.974     0.550    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X6Y34          LUT2 (Prop_lut2_I1_O)        0.124     0.674 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.302     1.976    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     2.100 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.492     2.592    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.510    23.515    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                         clock pessimism              0.577    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X4Y33          FDRE (Setup_fdre_C_R)       -0.429    23.575    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         23.575    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                 20.983    

Slack (MET) :             21.022ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@25.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.361ns (35.021%)  route 2.525ns (64.979%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.626    -0.886    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X4Y32          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/Q
                         net (fo=8, routed)           1.464     1.035    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.159 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     1.159    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__5_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.692 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.607     2.299    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp3_out
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.124     2.423 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_2/O
                         net (fo=1, routed)           0.454     2.877    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int036_out
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     3.001 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_1/O
                         net (fo=1, routed)           0.000     3.001    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         1.512    23.517    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/C
                         clock pessimism              0.564    24.080    
                         clock uncertainty           -0.087    23.993    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.029    24.022    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 21.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.589    -0.592    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X7Y34          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.395    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X7Y34          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.858    -0.832    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X7Y34          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.592    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.075    -0.517    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.590    -0.591    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X3Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/Q
                         net (fo=2, routed)           0.098    -0.352    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_i_1/O
                         net (fo=1, routed)           0.000    -0.307    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video0
    SLICE_X2Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.859    -0.831    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X2Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.458    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.587    -0.594    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X3Y30          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/Q
                         net (fo=2, routed)           0.098    -0.355    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg_n_0
    SLICE_X2Y30          LUT1 (Prop_lut1_I0_O)        0.045    -0.310 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync0
    SLICE_X2Y30          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.856    -0.834    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X2Y30          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120    -0.461    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.556    -0.625    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X8Y28          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X8Y28          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.824    -0.866    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X8Y28          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.625    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.060    -0.565    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.568%)  route 0.111ns (37.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.590    -0.591    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/Q
                         net (fo=2, routed)           0.111    -0.339    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg_n_0
    SLICE_X2Y33          LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.294    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync0
    SLICE_X2Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.859    -0.831    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X2Y33          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/C
                         clock pessimism              0.253    -0.577    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.456    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.125%)  route 0.134ns (41.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.590    -0.591    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X4Y37          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.134    -0.316    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X6Y37          FDSE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.860    -0.830    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X6Y37          FDSE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.253    -0.576    
    SLICE_X6Y37          FDSE (Hold_fdse_C_D)         0.120    -0.456    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.587    -0.594    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X2Y30          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/Q
                         net (fo=1, routed)           0.105    -0.325    design_1_wrapper_i/design_1_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X0Y29          FDRE                                         r  design_1_wrapper_i/design_1_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.855    -0.835    design_1_wrapper_i/design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X0Y29          FDRE                                         r  design_1_wrapper_i/design_1_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.070    -0.511    design_1_wrapper_i/design_1_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.252ns (73.447%)  route 0.091ns (26.553%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.586    -0.595    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X7Y31          FDRE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.091    -0.363    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045    -0.318 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.318    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.252 r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.252    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[5]
    SLICE_X6Y31          FDSE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.855    -0.835    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X6Y31          FDSE                                         r  design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X6Y31          FDSE (Hold_fdse_C_D)         0.134    -0.448    design_1_wrapper_i/design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.589    -0.592    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y36          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.135    -0.316    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.271 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X4Y36          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.859    -0.831    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y36          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.092    -0.500    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_vid_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_vid_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vid_design_1_clk_wiz_0_0 rise@0.000ns - clk_vid_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.589    -0.592    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X7Y34          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.345    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X7Y34          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vid_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=138, routed)         0.858    -0.832    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X7Y34          FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.239    -0.592    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.017    -0.575    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vid_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y37      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y28      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y28      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y28      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X8Y28      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y37      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X6Y37      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      design_1_wrapper_i/design_1_i/rgb2vga_0/U0/int_pData_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      design_1_wrapper_i/design_1_i/rgb2vga_0/U0/int_pData_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y35      design_1_wrapper_i/design_1_i/rgb2vga_0/U0/int_pData_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y37      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y34      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y33      design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



