- 👋 Hi, I’m @aniketh900
- 👀 I’m interested in designing part for vlsi domain
- 🌱 Completed learning verilog and digital logic designs
- 💞️ I’m looking for an internship 
- 📫 How to reach me: 23211a0421@bvrit.ac.in

<!---
aniketh900/aniketh900 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
