var structFpga__ManStruct__t__ =
[
    [ "AreaLimit", "d5/d93/structFpga__ManStruct__t__.html#adf5a32f49581210e6b81f604318954e0", null ],
    [ "DelayLimit", "d5/d93/structFpga__ManStruct__t__.html#abac37c1fe6585ca65079f3f169c5ef6b", null ],
    [ "DelayTarget", "d5/d93/structFpga__ManStruct__t__.html#af46af8e10316299eabedcef371b93951", null ],
    [ "fAreaGain", "d5/d93/structFpga__ManStruct__t__.html#a589f52ecd5945144e01dc10253f85eb0", null ],
    [ "fAreaGlo", "d5/d93/structFpga__ManStruct__t__.html#a5ac841fa6c0f8599fd7dabcfa02b940b", null ],
    [ "fAreaRecovery", "d5/d93/structFpga__ManStruct__t__.html#a90a45f53fa8256e2ebd914885b7d3680", null ],
    [ "fDelayWindow", "d5/d93/structFpga__ManStruct__t__.html#ae26efb5bbe39b37120ad07230e09f228", null ],
    [ "fEpsilon", "d5/d93/structFpga__ManStruct__t__.html#a3c20b68ec1ecd140aefd2ba305f39d7c", null ],
    [ "fLatchPaths", "d5/d93/structFpga__ManStruct__t__.html#ae2b777ccec707796dd789cdac700d6bb", null ],
    [ "fRequiredGain", "d5/d93/structFpga__ManStruct__t__.html#aa63b009a37316e8db76af4f5217ba6f6", null ],
    [ "fRequiredGlo", "d5/d93/structFpga__ManStruct__t__.html#ad246703ef2a32a00409c2261f4a0d37e", null ],
    [ "fRequiredShift", "d5/d93/structFpga__ManStruct__t__.html#acf883fdeb95848ae048d775a27e52680", null ],
    [ "fRequiredStart", "d5/d93/structFpga__ManStruct__t__.html#a515e82c03bbc5512df915a386fb053a4", null ],
    [ "fResynthesis", "d5/d93/structFpga__ManStruct__t__.html#ad0eb42b626d8ec13845c835f9fe68a8c", null ],
    [ "fSwitching", "d5/d93/structFpga__ManStruct__t__.html#a2cb23fdb7facaddfb26b1b383e5b3e87", null ],
    [ "fVerbose", "d5/d93/structFpga__ManStruct__t__.html#aaff8da433fcf72f754b15c3456c8ec87", null ],
    [ "mmCuts", "d5/d93/structFpga__ManStruct__t__.html#ac4d19830a852022f13bcf755fc85d444", null ],
    [ "mmNodes", "d5/d93/structFpga__ManStruct__t__.html#a4b716868c83f4ebf0e9c2fc4ec037445", null ],
    [ "nBins", "d5/d93/structFpga__ManStruct__t__.html#a938d746b27c85b2cb089c3d135e22231", null ],
    [ "nCanons", "d5/d93/structFpga__ManStruct__t__.html#ad016bbc04f3f353e5bf00638e53a40a4", null ],
    [ "nChoiceNodes", "d5/d93/structFpga__ManStruct__t__.html#aa3a5bac519485b1c62b0326121a634be", null ],
    [ "nChoices", "d5/d93/structFpga__ManStruct__t__.html#a9fa3936c84997564c99c8cbefe69bcd8", null ],
    [ "nInputs", "d5/d93/structFpga__ManStruct__t__.html#a901a52533928ab142b918c46067ee125", null ],
    [ "nLatches", "d5/d93/structFpga__ManStruct__t__.html#adc17f619d1a7871c102d90765fa20b19", null ],
    [ "nMatches", "d5/d93/structFpga__ManStruct__t__.html#ac860ea39b86c1dccc9062b8f90babd45", null ],
    [ "nNodes", "d5/d93/structFpga__ManStruct__t__.html#aea080b8c4035ce620285c3a0ed0b71ee", null ],
    [ "nOutputs", "d5/d93/structFpga__ManStruct__t__.html#a33f945e4160bd38832e9655c7702dedb", null ],
    [ "nTravIds", "d5/d93/structFpga__ManStruct__t__.html#ac1a412c277ca91541f872063b1a9ac19", null ],
    [ "nVarsMax", "d5/d93/structFpga__ManStruct__t__.html#a7c2a3e5464323fb1579f3070890f8228", null ],
    [ "pBins", "d5/d93/structFpga__ManStruct__t__.html#ab0ae53bb156a1a90469000274ea0c55c", null ],
    [ "pConst1", "d5/d93/structFpga__ManStruct__t__.html#a3c6f5b1ef65d84f2c80290b5790c24d5", null ],
    [ "pFileName", "d5/d93/structFpga__ManStruct__t__.html#a4e05619202412c34a3bad7bb3a545b2c", null ],
    [ "pInputArrivals", "d5/d93/structFpga__ManStruct__t__.html#a3919247580cee85f439e685ea2c1540e", null ],
    [ "pInputs", "d5/d93/structFpga__ManStruct__t__.html#a0b90dcc4d3bc7083c84ff49f64cebcc1", null ],
    [ "pLutLib", "d5/d93/structFpga__ManStruct__t__.html#a261832c4f21324a9efc428d20ab725df", null ],
    [ "pOutputs", "d5/d93/structFpga__ManStruct__t__.html#a7a732e9753fd1dcde62b7c17e1601267", null ],
    [ "ppOutputNames", "d5/d93/structFpga__ManStruct__t__.html#a3c9cfe314e0db879173a6695eb5759c5", null ],
    [ "time1", "d5/d93/structFpga__ManStruct__t__.html#aec3f41f5bc659fa2be2984eec9fdcd68", null ],
    [ "time2", "d5/d93/structFpga__ManStruct__t__.html#a3b14953e7a1a34974736bcd1f6b8ccc7", null ],
    [ "timeCuts", "d5/d93/structFpga__ManStruct__t__.html#a0676797c4b289364b1dd178df49066dc", null ],
    [ "TimeLimit", "d5/d93/structFpga__ManStruct__t__.html#a3fe8f7fc487b58d643c4c8b2ed014a51", null ],
    [ "timeMatch", "d5/d93/structFpga__ManStruct__t__.html#a1bd7b20423e6ac9e6b29ddc60879f051", null ],
    [ "timeRecover", "d5/d93/structFpga__ManStruct__t__.html#a46e75153b50fd0caa362884ba24cb582", null ],
    [ "timeToMap", "d5/d93/structFpga__ManStruct__t__.html#a7b2da9069ec542c77c324dc2990041de", null ],
    [ "timeToNet", "d5/d93/structFpga__ManStruct__t__.html#a30f7ea0041d724a10086a1cb7745eb33", null ],
    [ "timeTotal", "d5/d93/structFpga__ManStruct__t__.html#a5046b169e6beb0b8616c431b363ee0db", null ],
    [ "timeTruth", "d5/d93/structFpga__ManStruct__t__.html#a8de374ec3e32c2e9878615c991a7bddb", null ],
    [ "vAnds", "d5/d93/structFpga__ManStruct__t__.html#a5b17492cd938bbbadd0b19f8d83459a8", null ],
    [ "vMapping", "d5/d93/structFpga__ManStruct__t__.html#a31c09700fece6591dceb3c8a0d42e13d", null ],
    [ "vNodesAll", "d5/d93/structFpga__ManStruct__t__.html#a20e0b143b64151858850497e8a3e297a", null ]
];