// Seed: 3848653286
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output tri0 id_2,
    input wire id_3,
    input tri id_4,
    output tri0 id_5
);
  assign id_5 = -1 ? 1 : id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri id_4
);
  always @(1'd0, negedge id_2 < id_2, posedge id_0 or 1) begin : LABEL_0
    id_1 <= id_2;
    $signed(17);
    ;
  end
  notif1 primCall (id_1, id_2, id_0);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0,
      id_0,
      id_3
  );
endmodule
