{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472771229927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472771229927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  1 20:07:09 2016 " "Processing started: Thu Sep  1 20:07:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472771229927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771229927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB4 -c LAB4 " "Command: quartus_sta LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771229927 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1472771229982 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771230256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771230286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771230286 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_23n1 " "Entity dcfifo_23n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1472771231008 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1472771231008 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1472771231008 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231008 ""}
{ "Info" "ISTA_SDC_FOUND" "LAB4.out.sdc " "Reading SDC File: 'LAB4.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231012 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231019 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231019 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1472771231020 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472771231032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.157 " "Worst-case setup slack is 1.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.157               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.157               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.985               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.985               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.367               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.367               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.367 " "Worst-case hold slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.367               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.395               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.403               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.370 " "Worst-case minimum pulse width slack is 6.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.370               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.370               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.371               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.371               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.706               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.706               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771231105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231105 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771231212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771231212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771231212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771231212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.867 ns " "Worst Case Available Settling Time: 21.867 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771231212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771231212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771231212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771231212 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231212 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472771231218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231620 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771231955 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771231955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.643 " "Worst-case setup slack is 1.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.643               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.643               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.406               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.406               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.730               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.354               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.355               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.355               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.374 " "Worst-case minimum pulse width slack is 6.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.374               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.374               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.374               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.374               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.709               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232067 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.286 ns " "Worst Case Available Settling Time: 22.286 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232163 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232163 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1472771232171 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1472771232254 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.888 " "Worst-case setup slack is 3.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.888               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.888               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.309               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.309               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.572               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.572               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.160               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.167               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.183               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.421 " "Worst-case minimum pulse width slack is 6.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.421               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.421               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.446               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.446               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.756               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.756               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1472771232359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232359 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.338 ns " "Worst Case Available Settling Time: 24.338 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1472771232516 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771232516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771233429 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771233431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472771234347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  1 20:07:14 2016 " "Processing ended: Thu Sep  1 20:07:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472771234347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472771234347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472771234347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1472771234347 ""}
