// Seed: 2990792651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input wire id_6,
    output wire id_7,
    output tri0 id_8,
    output wire id_9,
    input wire id_10,
    input tri0 id_11,
    output wor id_12,
    input tri0 id_13,
    input supply1 id_14,
    output supply1 id_15,
    output wire id_16,
    input wor id_17,
    input supply0 id_18,
    output supply0 id_19,
    input supply1 id_20,
    input supply1 id_21,
    input wire id_22,
    input uwire id_23
);
  always @(negedge 1'd0) id_3 = 1;
  assign id_7 = 1 - 1;
  xor (
      id_8,
      id_1,
      id_5,
      id_20,
      id_6,
      id_18,
      id_11,
      id_17,
      id_4,
      id_22,
      id_13,
      id_14,
      id_21,
      id_26,
      id_23,
      id_25,
      id_10,
      id_2
  );
  assign id_3 = 1 ? id_21 : 1;
  id_25(
      .id_0(1), .id_1(1'b0), .id_2((id_4))
  );
  uwire id_26 = 1;
  module_0(
      id_26, id_26, id_26, id_26, id_26
  );
endmodule
