INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_LAB/Documents/GitHub/ParaKey/Default/Default.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_LAB/Documents/GitHub/ParaKey/Default/Default.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_LAB/Documents/GitHub/ParaKey/Default/Default.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
