part=xcvu9p-flga2104-2-i

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=SneakySnake_bit
syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp
tb.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/tb_wrapper.cpp
tb.file=/home/deniz/Projects/SneakySnake/SneakySnake/kthread.c
csim.argv=0 100 100 100 /home/deniz/Projects/SneakySnake/Datasets/ERR240727_1_E2_30000Pairs.txt 30000 1 10
csim.code_analyzer=0
syn.cflags=-I/home/deniz/oc-accel/actions/include
syn.csimflags=-I/home/deniz/oc-accel/actions/include
clock=8ns
clock_uncertainty=12%