# Week 2 â€” VSDBabySoC:Step into Real Chip Design

---

This isnâ€™t just another academic exercise. VSDBabySoC is a **hands-on playground** to learn how real chips are builtâ€”from CPU to analog outputâ€”using open-source tools and actual silicon-ready flows.


Main Project: https://github.com/RupamBora-ASIC/rupambora_RISC-V-SoC-Reference-Tapout-Program_VSD

---

## ğŸ¤” What *Exactly* Is an SoC?

An **SoC (System-on-Chip)** is a full computer squeezed onto a single piece of silicon.  
No separate CPU board. No external memory controller. No extra sound card.  
**Everything lives together on one die.**

Think of your phone:  
ğŸ“± It runs apps, plays music, connects to Wi-Fi, and lasts all day on a tiny battery.  
Thatâ€™s only possible because it uses an SoCâ€”not a bunch of loose chips.

### Why SoCs Rule:
- ğŸ”‹ **Low power**: Shorter wires = less energy wasted  
- ğŸ“ **Tiny footprint**: Fits in wearables, sensors, even medical implants  
- âš¡ **Fast**: No waiting for signals to cross board traces  
- ğŸ’° **Cheaper**: One chip > ten chips + PCB + assembly

![Apple-M1-Architecture-1024x475](https://github.com/user-attachments/assets/a3428bc5-1ddd-4bdc-b3a6-10a74205c8d8)

---

## ğŸ”§ Whatâ€™s Inside a Typical SoC?

Every SoC has four key pieces:

### 1. **CPU** â†’ The brain  
In BabySoC: **RVMYTH**, a minimal RISC-V core. No fancy pipelinesâ€”just enough to run real code.

### 2. **Memory** â†’ Short-term and long-term storage  
BabySoC keeps it simple: external RAM/ROM. Weâ€™re focused on **integration**, not memory controllers.

### 3. **Peripherals (I/O)** â†’ The chipâ€™s senses  
BabySoC includes:
- ğŸ•’ **PLL**: Cleans up the clock so the CPU doesnâ€™t glitch
- ğŸ“¡ **10-bit DAC**: Turns digital numbers into analog voltage (for audio, video, sensors)
- ğŸ”Œ **SPI**: Lets you load code or debug

### 4. **Interconnect** â†’ The nervous system  
A bus (like Wishbone or AXI) that lets CPU talk to DAC, PLL, etc.  
In BabySoC: a simple point-to-point wiringâ€”no fancy NoC needed.

---

## ğŸ“ Why BabySoC? (And Why Itâ€™s Perfect for Learning)

Letâ€™s be real: commercial SoCs are **huge**, **complex**, and **closed-source**.  
You canâ€™t see how the GPU talks to the memory controller in a Snapdragon.

**BabySoC is different:**  
âœ… Only **3 blocks**: CPU + PLL + DAC  
âœ… **Fully open-source**â€”read, modify, break, fix  
âœ… Built to **teach fundamentals**, not ship to customers

### How it actually works:
1. You power it on â†’ crystal oscillator starts ticking  
2. **PLL** locks onto that signal and outputs a clean, stable clock  
3. **RVMYTH** boots up and runs your code  
4. Your program writes values to register `r17`  
5. **DAC** reads `r17` and outputs a matching analog voltage â†’ `OUT`  
6. Plug `OUT` into a speaker or TV â†’ hear/see your code in action! ğŸ¶ğŸ“º

![333622249-04238eab-4d48-4d57-9061-f8b660a83d6e](https://github.com/user-attachments/assets/38253bb7-b658-496d-a043-15402219e089)
Signal flow: crystal â†’ PLL â†’ CPU â†’ DAC â†’ analog output*

### What youâ€™ll actually learn:
- How clock domains affect timing  
- Why you canâ€™t just feed CPU output directly to analog pins  
- How to verify a full systemâ€”not just a single module  
- The pain (and joy) of integrating IP blocks that werenâ€™t made to work together

---

## ğŸ§ª Why Functional Modeling Comes *Before* RTL

Hereâ€™s a hard truth: **writing RTL too early is a waste of time.**

Before you touch Verilog:
1. **Model the system in C/Python**  
   â†’ Simulate the DAC output when `r17 = 512`  
   â†’ Check if the PLL locks in 10 Âµs or 100 Âµs  
2. **Run your firmware on the model**  
   â†’ Does your sine-wave generator actually produce a sine wave?  
3. **Tweak the architecture**  
   â†’ Need 12-bit DAC instead of 10-bit? Change it nowâ€”not after 2 weeks of RTL

This is how real teams work.  
You donâ€™t start coding until youâ€™ve **proven the idea works** at a high level.

### Where it fits:
```
Spec â†’ ğŸ§  Functional Model â†’ âœï¸ RTL â†’ âš™ï¸ Synthesis â†’ ğŸ—ºï¸ P&R â†’ ğŸ–¨ï¸ GDSII â†’ ğŸ–¥ï¸ Silicon
```

![img_61d89021d8d47 copy](https://github.com/user-attachments/assets/54b5e8f9-f03d-4b53-a535-859360589119)

In BabySoC, your functional model answers:  
â“ *â€œIf the CPU writes 0x200 to r17, what voltage comes out of the DAC?â€*  
Get that right *before* you write a single line of Verilog.

---

## ğŸ’¡ Bottom Line

VSDBabySoC isnâ€™t about building the next iPhone chip.  
Itâ€™s about **learning the right way** to design silicon:  
- Start simple  
- Verify early  
- Integrate step by step  
- Trust **simulation**, but prove it with **GLS**  

And yesâ€”youâ€™ll end up with a real chip that outputs real analog signals.  
Thatâ€™s the magic. ğŸ”®

> â€œDonâ€™t just simulateâ€”**fabricate**.â€  
> â€” Indiaâ€™s Semiconductor Mission ğŸ‡®ğŸ‡³
