set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_TOOL_VERSION "21.1"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_TOOL_VENDOR_NAME "Altera Corporation"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_TOP_LEVEL_COMPONENT_NAME "slavereg_comp_internal"
set_global_assignment -library "local_qsys_slavereg_comp_internal_0" -name SOPCINFO_FILE [file join $::quartus(qip_path) "local_qsys_slavereg_comp_internal_0.sopcinfo"]
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name SLD_INFO "QSYS_NAME local_qsys_slavereg_comp_internal_0 HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "local_qsys_slavereg_comp_internal_0" -name MISC_FILE [file join $::quartus(qip_path) "local_qsys_slavereg_comp_internal_0.cmp"]
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_TARGETED_DEVICE_FAMILY "Arria 10"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_GENERATED_DEVICE_FAMILY "{Arria 10}"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "local_qsys_slavereg_comp_internal_0" -name MISC_FILE [file join $::quartus(qip_path) "../local_qsys_slavereg_comp_internal_0.ip"]

set_global_assignment -entity "slavereg_comp_internal" -library "slavereg_comp_internal_10" -name IP_COMPONENT_NAME "c2xhdmVyZWdfY29tcF9pbnRlcm5hbA=="
set_global_assignment -entity "slavereg_comp_internal" -library "slavereg_comp_internal_10" -name IP_COMPONENT_DISPLAY_NAME "c2xhdmVyZWdfY29tcF9pbnRlcm5hbA=="
set_global_assignment -entity "slavereg_comp_internal" -library "slavereg_comp_internal_10" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "slavereg_comp_internal" -library "slavereg_comp_internal_10" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "slavereg_comp_internal" -library "slavereg_comp_internal_10" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "slavereg_comp_internal" -library "slavereg_comp_internal_10" -name IP_COMPONENT_GROUP "SExT"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_NAME "bG9jYWxfcXN5c19zbGF2ZXJlZ19jb21wX2ludGVybmFsXzA="
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MA==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::QXJyaWEgMTA=::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::MTBBWDExNVMyRjQ1STFTRw==::QXV0byBERVZJQ0U="
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::MQ==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_global_assignment -entity "local_qsys_slavereg_comp_internal_0" -library "local_qsys_slavereg_comp_internal_0" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1NXzFfUldfQUREUkVTU19XSURUSA==::LTE=::QXV0byBBRERSRVNTX1dJRFRI"

set_instance_assignment -entity "slavereg_comp_internal" -library "slavereg_comp_internal_10" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*

set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/dspba_library_ver.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ecc_pkg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_data_fifo.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_fifo.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_altera_syncram_wrapped.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_scfifo_wrapped.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ecc_decoder.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ecc_encoder.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ll_fifo.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ll_ram_fifo.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_valid_fifo_counter.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_dspba_valid_fifo_counter.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_staging_reg.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_mid_speed_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_latency_one_ram_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_latency_zero_ram_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_fifo_zero_width.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_high_speed_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_low_latency_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_zero_latency_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_fanout_pipeline.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_std_synchronizer_nocut.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_tessellated_incr_lookahead.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_reset_handler.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_lfsr.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_mlab_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_parameter_assert.svh"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_pop.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_push.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_token_fifo_counter.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_pipeline.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_dspba_buffer.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_enable_sink.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_memory_depth_quantization_pkg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_iord.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_iord_stall_latency.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_iord_stall_valid.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_shift_register_no_reset.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ffwdsrc.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_top.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_permute_address.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_pipelined.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_enabled.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_basic_coalescer.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_simple.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_streaming.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_burst_master.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_bursting_load_stores.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_non_aligned_write.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_read_cache.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_atomic.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_prefetch_block.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_wide_wrapper.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_streaming_prefetch.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_toggle_detect.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_debug_mem.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_fifo_stall_valid_lookahead.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_global_load_store.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_burst_coalescer.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_coalescer_dynamic_timeout.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_data_aligner.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_read_cache.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_read_data_alignment.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_unaligned_controller.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_word_coalescer.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_write_data_alignment.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_lsu_write_kernel_downstream.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ffwddst.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_iowr.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_iowr_stall_latency.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_iowr_stall_valid.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_full_detector.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_tessellated_incr_decr_decr.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_loop_profiler.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/hld_sim_latency_tracker.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_loop_limiter.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_reset_wire.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_function_wrapper.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_function.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B0_runOnce.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B0_runOnce_stall_region.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B0_runOnce_merge_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B0_runOnce_branch.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B0_runOnce_merge.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B1_start.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B1_start_stall_region.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_source_i30000med_3_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_source_i30000med_4_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_source_i30000med_9_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_source_i30000ed_10_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_source_p10000med_7_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_source_p10000med_5_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_source_p10000med_6_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_mem_unnamed_8_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_readdata_reg_unnamed_8_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B1_start_merge_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_iord_bl_call_unnamed_sla0000comp2_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_sfc_s_c0_in_wt_entry_s_c0_enter1_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_sfc_exit_s_c0_0000_exit_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_sfc_logic_s_c0_in_wt_ent0000nter1_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pipeline_keep_going20_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_notexitcond21_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B1_start_branch.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B1_start_merge.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B2.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B2_stall_region.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_i32_index679_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_i32_0000ed_11_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_i32_value6812_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_token_i1_throttle_push_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_token_i1_throttle_push_5_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_iowr_nb_return_unnamed_s0000omp12_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B2_branch.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B2_merge.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B3.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B3_stall_region.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_i32_index6710_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_i32_value6811_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_i33_0000ed_13_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_p1020000mptr_bitcast576315_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_p1020000mptr_bitcast535913_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_ffwd_dest_p1020000mptr_bitcast556214_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_mem_lm1_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_readdata_reg_lm1_1.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_mem_lm22_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_readdata_reg_lm22_2.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_mem_memdep_5_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_mem_memdep_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pipeline_keep_going_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pipeline_keep_going_7_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i1_memdep_phi3_pop9_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i1_memdep_phi3_pop9_11_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i1_memdep_phi4_pop10_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i1_memdep_phi4_pop10_13_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i1_memdep_phi6_pop11_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i1_memdep_phi6_pop11_12_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i1_memdep_phi_pop8_14_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i32_i_050_pop7_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i32_i_050_pop7_10_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_9_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i4_cleanups_pop13_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i4_cleanups_pop13_6_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i4_initerations_pop12_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pop_i4_initerations_pop12_8_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_lastiniteration_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_lastiniteration_37_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_memdep_phi3_push9_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_memdep_phi3_push9_50_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_memdep_phi4_push10_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_memdep_phi4_push10_56_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_memdep_phi6_push11_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_memdep_phi6_push11_58_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_memdep_phi_push8_47_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_notexitcond_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i1_notexitcond_39_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i32_i_050_push7_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i32_i_050_push7_35_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_40_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i4_cleanups_push13_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i4_cleanups_push13_49_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i4_initerations_push12_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_push_i4_initerations_push12_27_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_sfc_s_c0_in_for_body_s_c0000r232_slavereg_comp54.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_sfc_exit_s_c0_0000xit25_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_sfc_exit_s_c0_0000_comp1_full_detector.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_sfc_exit_s_c0_0000ereg_comp1_data_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_sfc_logic_s_c0_in_for_bo0000er232_slavereg_comp0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_flt_i_sfc_logic_s_c0_in_fo00002cdo6u2ocpq6c0ouq3cz.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_flt_i_sfc_logic_s_c0_in_fo000024ad20454ge26154gk5u.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B3_merge_reg.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B3_branch.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_B3_merge.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pipeline_keep_going20_1_sr.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pipeline_keep_going20_1_valid_fifo.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_i_llvm_fpga_pipeline_keep_going_7_sr.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_loop_limiter_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B2_sr_0.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_bb_B3_sr_1.sv"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_avm_to_ic.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ic_master_endpoint.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_arb_intf.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ic_intf.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ic_slave_endpoint.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ic_slave_rrp.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ic_slave_wrp.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_arb2.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/acl_ic_to_avm.v"]
set_global_assignment -library "slavereg_comp_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "slavereg_comp_internal_10/synth/slavereg_comp_internal.v"]
set_global_assignment -library "local_qsys_slavereg_comp_internal_0" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/local_qsys_slavereg_comp_internal_0.v"]

