// Seed: 2858245547
module module_0 ();
  assign id_1 = 1'b0;
  assign id_1 = 1;
  wire id_2;
  initial id_1 = #id_3 1;
  assign id_2 = id_2;
endmodule
module module_1;
  logic [7:0] id_1;
  assign id_1 = id_1[1];
  reg id_2;
  assign id_1[1] = 1;
  logic [7:0] id_3;
  initial begin
    if ((id_2) & 1) begin
      if (id_2) id_2 <= id_3[1'd0];
    end
  end
  wire id_4;
  wire id_5;
  module_0();
endmodule
