module countdown_nbits (

	input clk,        
	input rst,        
	output reg[N-1:0] out_count 
	
);
 

	parameter N = 6;    

	reg[N-1:0] countdown;   


	always @(posedge clk) 
		begin
			if (reset) 
				begin     
					countdown <= 0;
				end
				
			else
				begin
					if (countdown == 0) 
						begin   
							countdown <= (N-1)'d0;
						end
					else 
						begin       
							countdown <= countdown - 1;
						end
				end
		end


	always @(count) 
		begin
			countdownOut <= countdown;
		end
		
		
endmodule