<block name="testbench/diffeq1.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		top^Xinport~0 top^Xinport~1 top^Xinport~2 top^Xinport~3 top^Xinport~4 top^Xinport~5 top^Xinport~6 top^Xinport~7 top^Xinport~8 top^Xinport~9 top^Xinport~10 top^Xinport~11 top^Xinport~12 top^Xinport~13 top^Xinport~14 top^Xinport~15 top^Xinport~16 top^Xinport~17 top^Xinport~18 top^Xinport~19 top^Xinport~20 top^Xinport~21 top^Xinport~22 top^Xinport~23 top^Xinport~24 top^Xinport~25 top^Xinport~26 top^Xinport~27 top^Xinport~28 top^Xinport~29 top^Xinport~30 top^Xinport~31 top^Yinport~0 top^Yinport~1 top^Yinport~2 top^Yinport~3 top^Yinport~4 top^Yinport~5 top^Yinport~6 top^Yinport~7 top^Yinport~8 top^Yinport~9 top^Yinport~10 top^Yinport~11 top^Yinport~12 top^Yinport~13 top^Yinport~14 top^Yinport~15 top^Yinport~16 top^Yinport~17 top^Yinport~18 top^Yinport~19 top^Yinport~20 top^Yinport~21 top^Yinport~22 top^Yinport~23 top^Yinport~24 top^Yinport~25 top^Yinport~26 top^Yinport~27 top^Yinport~28 top^Yinport~29 top^Yinport~30 top^Yinport~31 top^Uinport~0 top^Uinport~1 top^Uinport~2 top^Uinport~3 top^Uinport~4 
		top^Uinport~5 top^Uinport~6 top^Uinport~7 top^Uinport~8 top^Uinport~9 top^Uinport~10 top^Uinport~11 top^Uinport~12 top^Uinport~13 top^Uinport~14 top^Uinport~15 top^Uinport~16 top^Uinport~17 top^Uinport~18 top^Uinport~19 top^Uinport~20 top^Uinport~21 top^Uinport~22 top^Uinport~23 top^Uinport~24 top^Uinport~25 top^Uinport~26 top^Uinport~27 top^Uinport~28 top^Uinport~29 top^Uinport~30 top^Uinport~31 top^Aport~0 top^Aport~1 top^Aport~2 top^Aport~3 top^Aport~4 top^Aport~5 top^Aport~6 top^Aport~7 top^Aport~8 top^Aport~9 top^Aport~10 top^Aport~11 top^Aport~12 top^Aport~13 top^Aport~14 top^Aport~15 top^Aport~16 top^Aport~17 top^Aport~18 top^Aport~19 top^Aport~20 top^Aport~21 top^Aport~22 top^Aport~23 top^Aport~24 top^Aport~25 top^Aport~26 top^Aport~27 top^Aport~28 top^Aport~29 top^Aport~30 top^Aport~31 top^DXport~0 top^DXport~1 top^DXport~2 top^DXport~3 top^DXport~4 top^DXport~5 top^DXport~6 top^DXport~7 top^DXport~8 top^DXport~9 top^DXport~10 top^DXport~11 top^DXport~12 top^DXport~13 top^DXport~14 
		top^DXport~15 top^DXport~16 top^DXport~17 top^DXport~18 top^DXport~19 top^DXport~20 top^DXport~21 top^DXport~22 top^DXport~23 top^DXport~24 top^DXport~25 top^DXport~26 top^DXport~27 top^DXport~28 top^DXport~29 top^DXport~30 top^DXport~31 top^clk top^reset 
	</inputs>

	<outputs>
		out:top^Xoutport~0 out:top^Xoutport~1 out:top^Xoutport~2 out:top^Xoutport~3 out:top^Xoutport~4 out:top^Xoutport~5 out:top^Xoutport~6 out:top^Xoutport~7 out:top^Xoutport~8 out:top^Xoutport~9 out:top^Xoutport~10 out:top^Xoutport~11 out:top^Xoutport~12 out:top^Xoutport~13 out:top^Xoutport~14 out:top^Xoutport~15 out:top^Xoutport~16 out:top^Xoutport~17 out:top^Xoutport~18 out:top^Xoutport~19 out:top^Xoutport~20 out:top^Xoutport~21 out:top^Xoutport~22 out:top^Xoutport~23 out:top^Xoutport~24 out:top^Xoutport~25 out:top^Xoutport~26 out:top^Xoutport~27 out:top^Xoutport~28 out:top^Xoutport~29 out:top^Xoutport~30 out:top^Xoutport~31 out:top^Youtport~0 out:top^Youtport~1 out:top^Youtport~2 out:top^Youtport~3 out:top^Youtport~4 out:top^Youtport~5 out:top^Youtport~6 out:top^Youtport~7 out:top^Youtport~8 out:top^Youtport~9 out:top^Youtport~10 out:top^Youtport~11 out:top^Youtport~12 out:top^Youtport~13 out:top^Youtport~14 out:top^Youtport~15 out:top^Youtport~16 out:top^Youtport~17 out:top^Youtport~18 
		out:top^Youtport~19 out:top^Youtport~20 out:top^Youtport~21 out:top^Youtport~22 out:top^Youtport~23 out:top^Youtport~24 out:top^Youtport~25 out:top^Youtport~26 out:top^Youtport~27 out:top^Youtport~28 out:top^Youtport~29 out:top^Youtport~30 out:top^Youtport~31 out:top^Uoutport~0 out:top^Uoutport~1 out:top^Uoutport~2 out:top^Uoutport~3 out:top^Uoutport~4 out:top^Uoutport~5 out:top^Uoutport~6 out:top^Uoutport~7 out:top^Uoutport~8 out:top^Uoutport~9 out:top^Uoutport~10 out:top^Uoutport~11 out:top^Uoutport~12 out:top^Uoutport~13 out:top^Uoutport~14 out:top^Uoutport~15 out:top^Uoutport~16 out:top^Uoutport~17 out:top^Uoutport~18 out:top^Uoutport~19 out:top^Uoutport~20 out:top^Uoutport~21 out:top^Uoutport~22 out:top^Uoutport~23 out:top^Uoutport~24 out:top^Uoutport~25 out:top^Uoutport~26 out:top^Uoutport~27 out:top^Uoutport~28 out:top^Uoutport~29 out:top^Uoutport~30 out:top^Uoutport~31 
	</outputs>

	<clocks>
		top^clk 
	</clocks>

	<block name="n1421" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">open top^MULTIPLY~43[29] open top^MULTIPLY~46[30] n1717_1 open open open open n1706 open open open open n1429 top^Uinport~30 open top^Uinport~29 top^MULTIPLY~43[28] n1702_1 open top^MULTIPLY~46[28] open open open open open top^reset top^looping_FF_NODE open top^MULTIPLY~43[30] n1701 n1689 open open top^u_var~28_FF_NODE n1700 top^Uinport~31 n1705 n1713 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  open open fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  open open open open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1712_1" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[9]->crossbar  fle[2].out[0]->crossbar  clb.I[32]->crossbar  clb.I[39]->crossbar  clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1712_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1712_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1712_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1712_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1704" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[31]->crossbar  clb.I[19]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1704" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1704" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1704" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1704 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1710" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1710" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1699" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1699" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1699" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1699 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1710" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1710" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1710" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1710 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1411" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[17]->crossbar  fle[1].out[0]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1411" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1411" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1411" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1411 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~29_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~29_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1711" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[30]->crossbar  fle[3].out[0]->crossbar  fle[2].out[1]->crossbar  clb.I[3]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1711" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1711" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1711" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1711 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1709" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[30]->crossbar  fle[3].out[0]->crossbar  fle[2].out[1]->crossbar  clb.I[3]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1709" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1709" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1709" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1709 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1416" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[15]->crossbar  fle[8].out[0]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1416" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1416" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1416" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1416 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~30_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~30_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1716" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[30]->crossbar  fle[3].out[0]->crossbar  fle[2].out[1]->crossbar  clb.I[4]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1716" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1716" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1716" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1716 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1715" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  fle[5].out[0]->crossbar  fle[4].out[0]->crossbar  fle[0].out[0]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1715" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1708" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1708" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1708" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1708 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1715" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1715" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1715" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1715 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1421" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  fle[8].out[1]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1421" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1421" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1421" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1421 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~31_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~31_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1406" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">n1682_1 top^MULTIPLY~43[25] top^MULTIPLY~43[26] open n1699 top^u_var~23_FF_NODE top^u_var~24_FF_NODE n1700 top^MULTIPLY~46[25] open top^MULTIPLY~43[28] n1671 n1679 top^reset open open open top^MULTIPLY~46[26] open n1689 n1685 top^MULTIPLY~46[28] top^MULTIPLY~43[23] open open open open open top^looping_FF_NODE open open open open n1694 open top^Uinport~25 top^Uinport~26 top^Uinport~28 n1429 top^MULTIPLY~43[24] </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open fle[7].out[0]->clbouts1  open open open open open open fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1681" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[39]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1681" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1681" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1681" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1681" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1681 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1713" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  clb.I[8]->crossbar  fle[4].out[1]->crossbar  clb.I[0]->crossbar  fle[4].out[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1713" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1713" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1713" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1713 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1396" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  clb.I[36]->crossbar  clb.I[20]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1396" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1396" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1396" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1396 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~26_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~26_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1391" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[28]->crossbar  clb.I[38]->crossbar  clb.I[35]->crossbar  clb.I[12]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1391" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1391" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1391" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1391 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~25_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~25_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1680" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[3].out[0]->crossbar  fle[0].out[1]->crossbar  clb.I[2]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1680" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1686" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1686" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1686" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1686 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1680" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1680" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1680" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1680 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1695" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[17]->crossbar  fle[4].out[1]->crossbar  clb.I[0]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1695" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1695" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1695" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1695" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1695 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1701" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1701" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1701" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1701" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1701" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1701 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1702_1" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[33]->crossbar  fle[5].out[1]->crossbar  clb.I[1]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1702_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1692_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1692_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1692_1" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1692_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1702_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1702_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1702_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1702_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1697_1" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[28]->crossbar  fle[9].out[0]->crossbar  fle[7].out[1]->crossbar  clb.I[38]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1697_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1697_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1697_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1697_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1406" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  fle[8].out[0]->crossbar  clb.I[4]->crossbar  fle[6].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1406" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1698" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1698" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1698" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1698 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1406" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1406" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1406" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1406 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^u_var~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^u_var~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1682_1" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~46[24] top^MULTIPLY~43[23] open top^MULTIPLY~43[24] n1651 top^Uinport~23 open open top^looping_FF_NODE n1662_1 n1666 n1667_1 open open open open open n1429 open n1653 n1654 n1663 top^MULTIPLY~46[23] open n1669 open open top^MULTIPLY~43[22] top^u_var~21_FF_NODE open open n1659 open open top^reset top^Uinport~24 top^MULTIPLY~43[21] n1661 top^MULTIPLY~46[21] n1657_1 </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  open open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open open open open open open fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1376" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[10]->crossbar  clb.I[34]->crossbar  clb.I[31]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1376" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1677_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1677_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1677_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1677_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1376" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1376" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1376" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1376 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^u_var~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^u_var~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1671" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[21]->crossbar  fle[0].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1671" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1671" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1671" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1671 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1674" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  fle[4].out[0]->crossbar  clb.I[17]->crossbar  fle[0].out[0]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1674" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1674" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1674" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1674 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1386" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  fle[3].out[0]->crossbar  clb.I[35]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1386" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1386" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1386" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1386 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~24_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~24_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1675" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[6].out[0]->crossbar  fle[1].out[0]->crossbar  clb.I[0]->crossbar  fle[3].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1675" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1675" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1675" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1675 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1676" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[6].out[0]->crossbar  fle[1].out[0]->crossbar  clb.I[0]->crossbar  fle[3].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1676" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1676" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1676" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1676 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1381" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[5]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[24]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1381" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1381" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1381" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1381 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~23_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~23_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1672_1" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[22]->crossbar  fle[6].out[0]->crossbar  fle[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1672_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1670" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1670" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1670" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1670 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1672_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1672_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1672_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1672_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1683" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1683" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1683" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1683" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1683 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1682_1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[7].out[0]->crossbar  fle[7].out[1]->crossbar  fle[4].out[0]->crossbar  fle[5].out[0]->crossbar  fle[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1682_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1682_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1682_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1682_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1654" instance="clb[3]" mode="clb">
		<inputs>
			<port name="I">n1646 top^MULTIPLY~43[19] open top^MULTIPLY~46[19] top^MULTIPLY~46[18] open open top^Uinport~19 open n1634 top^Uinport~17 open open open open open open open top^MULTIPLY~43[17] top^Uinport~18 n1639 n1631 top^Uinport~16 open open open open open top^MULTIPLY~43[18] open top^reset open n1644 open open n1429 top^MULTIPLY~43[16] n1632_1 n1633 n1627_1 </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open open open open open open fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1652_1" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  fle[7].out[1]->crossbar  fle[3].out[0]->crossbar  clb.I[1]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1652_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1652_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1652_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1652_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1652_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1346" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[7].out[0]->crossbar  fle[1].out[0]->crossbar  clb.I[22]->crossbar  clb.I[39]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1346" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1346" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1346" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1346 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~16_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~16_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1351" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[7].out[0]->crossbar  clb.I[35]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1351" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1351" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1351" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1351 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~17_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~17_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1641" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]->crossbar  clb.I[18]->crossbar  fle[1].out[0]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1641" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1641" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1641" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1641 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1361" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[7].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[35]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1361" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1361" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1361" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1361 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~19_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~19_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1647_1" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  fle[7].out[1]->crossbar  fle[3].out[0]->crossbar  clb.I[3]->crossbar  fle[4].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1647_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1647_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1647_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1647_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1648" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  fle[7].out[1]->crossbar  fle[3].out[0]->crossbar  clb.I[3]->crossbar  fle[4].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1648" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1648" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1648" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1648 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1356" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[30]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1356" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n781" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n781" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n781" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n781 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^looping_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^looping_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1356" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1356" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1356" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1356 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^u_var~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^u_var~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1642_1" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[4]->crossbar  fle[7].out[1]->crossbar  fle[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1642_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1640" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1640" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1640" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1640 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1642_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1642_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1642_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1642_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1654" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[8].out[0]->crossbar  fle[8].out[1]->crossbar  fle[5].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1654" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1654" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1654" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1654 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1644" instance="clb[4]" mode="clb">
		<inputs>
			<port name="I">top^reset top^looping_FF_NODE top^Uinport~14 n1429 top^MULTIPLY~46[15] open n1613 open open top^Uinport~13 n1621 n1615 n1617_1 n1618 n1619 open open top^u_var~16_FF_NODE top^MULTIPLY~43[13] top^Uinport~15 top^MULTIPLY~46[17] n1633 n1603 open open open n1610 open n1636 open open open open open top^MULTIPLY~43[16] top^MULTIPLY~43[14] n1612_1 top^MULTIPLY~46[16] top^MULTIPLY~43[15] n1611 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  open open fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1625" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[39]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1625" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1625" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1625" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1625 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1634" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  fle[3].out[1]->crossbar  clb.I[36]->crossbar  fle[6].out[0]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1634" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1634" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1634" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1634 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1637_1" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[17]->crossbar  clb.I[20]->crossbar  fle[1].out[0]->crossbar  clb.I[28]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1637_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1637_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1637_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1637_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1331" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[9]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1331" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1460" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1460" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1460" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1460 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1331" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1331" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1331" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1331 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^u_var~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^u_var~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1336" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  fle[4].out[0]->crossbar  clb.I[2]->crossbar  clb.I[12]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1336" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1336" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1336" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1336 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~14_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~14_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1623" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  fle[3].out[1]->crossbar  fle[4].out[0]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1623" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1623" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1623" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1623" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1623 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1628" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  fle[7].out[0]->crossbar  fle[5].out[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1628" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1635" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1635" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1635" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1635 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1628" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1628" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1628" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1628 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1341" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[19]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[10]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1341" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1341" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1341" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1341 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~15_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~15_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1624" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  fle[7].out[0]->crossbar  fle[5].out[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1624" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1622_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1622_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1622_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1622_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1624" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1624" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1624" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1624 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1644" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[8].out[0]->crossbar  fle[8].out[1]->crossbar  fle[6].out[1]->crossbar  fle[2].out[0]->crossbar  fle[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1644" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1644" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1644" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1644 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1615" instance="clb[5]" mode="clb">
		<inputs>
			<port name="I">top^Uinport~8 n1582_1 n1598 open open top^u_var~12_FF_NODE open top^Uinport~11 open top^Uinport~10 top^looping_FF_NODE open open open top^MULTIPLY~46[11] n1429 open open n1584 top^MULTIPLY~46[12] top^reset n1607_1 top^MULTIPLY~43[12] open n1588 open open open top^MULTIPLY~43[10] open n1849 open n1596 top^MULTIPLY~43[11] open top^MULTIPLY~43[8] top^MULTIPLY~43[9] top^MULTIPLY~46[10] open n1593 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open open fle[4].out[1]->clbouts2  open open fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1612_1" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  fle[6].out[0]->crossbar  fle[1].out[0]->crossbar  clb.I[22]->crossbar  clb.I[5]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1612_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1612_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1612_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1612_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1606" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  fle[7].out[1]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1606" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1604" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1604" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1604" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1604 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1606" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1606" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1606" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1606 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1605" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  fle[4].out[1]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1605" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1605" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1605" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1605 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1608" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  fle[6].out[0]->crossbar  fle[1].out[0]->crossbar  fle[2].out[0]->crossbar  clb.I[21]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1608" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1608" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1608" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1608 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1306" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1306" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1656_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1656_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1656_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1656_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1306" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1306" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1306" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1306 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^u_var~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^u_var~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1595" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  fle[4].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1595" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1590" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1590" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1590" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1590 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1595" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1595" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1595" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1595 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1321" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1321" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1321" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1321" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1321 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~11_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~11_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1316" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[39]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1316" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1311" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1311" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1311" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1311 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^u_var~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^u_var~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1316" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1316" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1316" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1316 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^u_var~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^u_var~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1594" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  fle[7].out[1]->crossbar  fle[5].out[1]->crossbar  clb.I[33]->crossbar  fle[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1594" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1599" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1599" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1599" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1599 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1594" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1594" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1594" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1594 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1615" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  fle[8].out[1]->crossbar  fle[8].out[0]->crossbar  fle[3].out[0]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1615" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1615" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1615" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1615 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1596" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">top^Uinport~5 top^Uinport~6 open n1429 top^u_var~8_FF_NODE n1590 top^MULTIPLY~43[4] n1571 open top^MULTIPLY~43[7] top^Uinport~7 top^u_var~3_FF_NODE top^u_var~4_FF_NODE n1561 top^MULTIPLY~46[9] open open top^reset open top^MULTIPLY~46[6] top^MULTIPLY~46[7] n1577_1 top^MULTIPLY~43[3] open open n1567_1 open open open open open open open top^MULTIPLY~43[6] top^MULTIPLY~43[5] top^looping_FF_NODE open top^MULTIPLY~46[8] top^MULTIPLY~43[8] n1575 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open open open open fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1574" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  fle[4].out[0]->crossbar  clb.I[9]->crossbar  fle[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1574" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1578" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1578" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1578" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1578 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1574" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1574" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1574" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1574 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1573" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[13]->crossbar  fle[0].out[1]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1573" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1573" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1573" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1573 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1301" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[3]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1301" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1301" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1301" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1301 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~7_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~7_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1584" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]->crossbar  fle[5].out[0]->crossbar  fle[1].out[0]->crossbar  fle[2].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1584" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1584" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1584" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1584 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1291" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[0]->crossbar  clb.I[25]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1291" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1291" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1291" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1291 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~5_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~5_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1296" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1296" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1296" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1296" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1296 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~6_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~6_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1579" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]->crossbar  fle[5].out[0]->crossbar  fle[1].out[0]->crossbar  clb.I[34]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1579" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1572_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1572_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1572_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1572_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1579" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1579" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1579" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1579 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1586" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  fle[6].out[0]->crossbar  fle[0].out[0]->crossbar  fle[6].out[1]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1586" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1586" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1586" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1586 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1583" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  fle[3].out[0]->crossbar  clb.I[34]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1583" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1585" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1585" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1585" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1585 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1583" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1583" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1583" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1583 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1596" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  fle[8].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1596" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1591" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1591" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1591" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1591 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1596" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1596" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1596" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1596 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~0[0]" instance="mult_36[7]" mode="mult_36x36">
		<inputs>
			<port name="a">top^u_var~0_FF_NODE top^u_var~1_FF_NODE top^u_var~2_FF_NODE top^u_var~3_FF_NODE top^u_var~4_FF_NODE top^u_var~5_FF_NODE top^u_var~6_FF_NODE top^u_var~7_FF_NODE top^u_var~8_FF_NODE top^u_var~9_FF_NODE top^u_var~10_FF_NODE top^u_var~11_FF_NODE top^u_var~12_FF_NODE top^u_var~13_FF_NODE top^u_var~14_FF_NODE top^u_var~15_FF_NODE top^u_var~16_FF_NODE top^u_var~17_FF_NODE top^u_var~18_FF_NODE top^u_var~19_FF_NODE top^u_var~20_FF_NODE top^u_var~21_FF_NODE top^u_var~22_FF_NODE top^u_var~23_FF_NODE top^u_var~24_FF_NODE top^u_var~25_FF_NODE top^u_var~26_FF_NODE top^u_var~27_FF_NODE top^u_var~28_FF_NODE top^u_var~29_FF_NODE top^u_var~30_FF_NODE top^u_var~31_FF_NODE open open open open </port>
			<port name="b">top^DXport~0 top^DXport~1 top^DXport~2 top^DXport~3 top^DXport~4 top^DXport~5 top^DXport~6 top^DXport~7 top^DXport~8 top^DXport~9 top^DXport~10 top^DXport~11 top^DXport~12 top^DXport~13 top^DXport~14 top^DXport~15 top^DXport~16 top^DXport~17 top^DXport~18 top^DXport~19 top^DXport~20 top^DXport~21 top^DXport~22 top^DXport~23 
	top^DXport~24 top^DXport~25 top^DXport~26 top^DXport~27 top^DXport~28 top^DXport~29 top^DXport~30 top^DXport~31 open open open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~0[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  mult_36.a[3]->a2a  mult_36.a[4]->a2a  mult_36.a[5]->a2a  mult_36.a[6]->a2a  mult_36.a[7]->a2a  mult_36.a[8]->a2a  mult_36.a[9]->a2a  mult_36.a[10]->a2a  mult_36.a[11]->a2a  mult_36.a[12]->a2a  mult_36.a[13]->a2a  mult_36.a[14]->a2a  mult_36.a[15]->a2a  mult_36.a[16]->a2a  mult_36.a[17]->a2a  mult_36.a[18]->a2a  mult_36.a[19]->a2a  mult_36.a[20]->a2a  mult_36.a[21]->a2a  mult_36.a[22]->a2a  mult_36.a[23]->a2a  mult_36.a[24]->a2a  mult_36.a[25]->a2a  mult_36.a[26]->a2a  mult_36.a[27]->a2a  mult_36.a[28]->a2a  mult_36.a[29]->a2a  mult_36.a[30]->a2a  mult_36.a[31]->a2a  open open open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  mult_36.b[2]->b2b  mult_36.b[3]->b2b  mult_36.b[4]->b2b  mult_36.b[5]->b2b  mult_36.b[6]->b2b  mult_36.b[7]->b2b  mult_36.b[8]->b2b  mult_36.b[9]->b2b  mult_36.b[10]->b2b  mult_36.b[11]->b2b  mult_36.b[12]->b2b  mult_36.b[13]->b2b  mult_36.b[14]->b2b  mult_36.b[15]->b2b  mult_36.b[16]->b2b  mult_36.b[17]->b2b  
				mult_36.b[18]->b2b  mult_36.b[19]->b2b  mult_36.b[20]->b2b  mult_36.b[21]->b2b  mult_36.b[22]->b2b  mult_36.b[23]->b2b  mult_36.b[24]->b2b  mult_36.b[25]->b2b  mult_36.b[26]->b2b  mult_36.b[27]->b2b  mult_36.b[28]->b2b  mult_36.b[29]->b2b  mult_36.b[30]->b2b  mult_36.b[31]->b2b  open open open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~0[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  mult_36x36_slice.A_cfg[3]->a2a  mult_36x36_slice.A_cfg[4]->a2a  mult_36x36_slice.A_cfg[5]->a2a  mult_36x36_slice.A_cfg[6]->a2a  mult_36x36_slice.A_cfg[7]->a2a  mult_36x36_slice.A_cfg[8]->a2a  mult_36x36_slice.A_cfg[9]->a2a  mult_36x36_slice.A_cfg[10]->a2a  mult_36x36_slice.A_cfg[11]->a2a  mult_36x36_slice.A_cfg[12]->a2a  mult_36x36_slice.A_cfg[13]->a2a  mult_36x36_slice.A_cfg[14]->a2a  mult_36x36_slice.A_cfg[15]->a2a  mult_36x36_slice.A_cfg[16]->a2a  mult_36x36_slice.A_cfg[17]->a2a  mult_36x36_slice.A_cfg[18]->a2a  mult_36x36_slice.A_cfg[19]->a2a  mult_36x36_slice.A_cfg[20]->a2a  mult_36x36_slice.A_cfg[21]->a2a  mult_36x36_slice.A_cfg[22]->a2a  mult_36x36_slice.A_cfg[23]->a2a  mult_36x36_slice.A_cfg[24]->a2a  mult_36x36_slice.A_cfg[25]->a2a  mult_36x36_slice.A_cfg[26]->a2a  mult_36x36_slice.A_cfg[27]->a2a  mult_36x36_slice.A_cfg[28]->a2a  mult_36x36_slice.A_cfg[29]->a2a  
					mult_36x36_slice.A_cfg[30]->a2a  mult_36x36_slice.A_cfg[31]->a2a  open open open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  mult_36x36_slice.B_cfg[2]->b2b  mult_36x36_slice.B_cfg[3]->b2b  mult_36x36_slice.B_cfg[4]->b2b  mult_36x36_slice.B_cfg[5]->b2b  mult_36x36_slice.B_cfg[6]->b2b  mult_36x36_slice.B_cfg[7]->b2b  mult_36x36_slice.B_cfg[8]->b2b  mult_36x36_slice.B_cfg[9]->b2b  mult_36x36_slice.B_cfg[10]->b2b  mult_36x36_slice.B_cfg[11]->b2b  mult_36x36_slice.B_cfg[12]->b2b  mult_36x36_slice.B_cfg[13]->b2b  mult_36x36_slice.B_cfg[14]->b2b  mult_36x36_slice.B_cfg[15]->b2b  mult_36x36_slice.B_cfg[16]->b2b  mult_36x36_slice.B_cfg[17]->b2b  mult_36x36_slice.B_cfg[18]->b2b  mult_36x36_slice.B_cfg[19]->b2b  mult_36x36_slice.B_cfg[20]->b2b  mult_36x36_slice.B_cfg[21]->b2b  mult_36x36_slice.B_cfg[22]->b2b  mult_36x36_slice.B_cfg[23]->b2b  mult_36x36_slice.B_cfg[24]->b2b  mult_36x36_slice.B_cfg[25]->b2b  mult_36x36_slice.B_cfg[26]->b2b  mult_36x36_slice.B_cfg[27]->b2b  
					mult_36x36_slice.B_cfg[28]->b2b  mult_36x36_slice.B_cfg[29]->b2b  mult_36x36_slice.B_cfg[30]->b2b  mult_36x36_slice.B_cfg[31]->b2b  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~0[0] top^MULTIPLY~0[1] top^MULTIPLY~0[2] top^MULTIPLY~0[3] top^MULTIPLY~0[4] top^MULTIPLY~0[5] top^MULTIPLY~0[6] top^MULTIPLY~0[7] top^MULTIPLY~0[8] top^MULTIPLY~0[9] top^MULTIPLY~0[10] top^MULTIPLY~0[11] top^MULTIPLY~0[12] top^MULTIPLY~0[13] top^MULTIPLY~0[14] top^MULTIPLY~0[15] top^MULTIPLY~0[16] top^MULTIPLY~0[17] top^MULTIPLY~0[18] top^MULTIPLY~0[19] top^MULTIPLY~0[20] top^MULTIPLY~0[21] top^MULTIPLY~0[22] top^MULTIPLY~0[23] top^MULTIPLY~0[24] top^MULTIPLY~0[25] top^MULTIPLY~0[26] top^MULTIPLY~0[27] top^MULTIPLY~0[28] top^MULTIPLY~0[29] top^MULTIPLY~0[30] top^MULTIPLY~0[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1366" instance="clb[8]" mode="clb">
		<inputs>
			<port name="I">top^Uinport~21 n1652_1 open open top^MULTIPLY~46[20] open open open top^MULTIPLY~43[21] n1663 top^MULTIPLY~43[22] open open open n1429 open open top^Uinport~22 top^u_var~22_FF_NODE open open open open open open open open top^reset top^looping_FF_NODE n1654 open open open open top^MULTIPLY~46[21] n1661 top^MULTIPLY~46[22] top^Uinport~20 top^MULTIPLY~43[20] open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open open open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1666" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  fle[4].out[0]->crossbar  fle[5].out[0]->crossbar  clb.I[9]->crossbar  fle[1].out[0]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1666" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1666" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1666" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1666 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1660" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  fle[0].out[0]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1660" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1665" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1665" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1665" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1665 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1660" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1660" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1660" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1660 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1659" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  fle[6].out[1]->crossbar  clb.I[18]->crossbar  fle[1].out[1]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1659" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1659" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1659" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1659 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1656" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]->crossbar  fle[7].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[34]->crossbar  fle[5].out[1]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1656" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1656" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1656" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1656 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1371" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  fle[3].out[0]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1371" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1371" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1371" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1371 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~21_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~21_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1657_1" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[38]->crossbar  clb.I[1]->crossbar  clb.I[8]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1657_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1662_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1662_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1662_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1662_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1657_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1657_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1657_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1657_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1667_1" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[29]->crossbar  clb.I[34]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1667_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1667_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1667_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1667_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1667_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1651" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1651" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1653" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1653" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1653" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1653 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1651" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1651" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1651" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1651 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1650" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  fle[7].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1650" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1650" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1650" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1650" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1650 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1366" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  fle[8].out[1]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1366" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1366" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1366" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1366 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~20_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~20_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1281" instance="clb[9]" mode="clb">
		<inputs>
			<port name="I">open top^MULTIPLY~43[4] top^MULTIPLY~46[4] open top^u_var~0_FF_NODE top^MULTIPLY~46[5] top^MULTIPLY~43[5] open open top^Uinport~2 n1556 top^u_var~5_FF_NODE open open n1429 open top^reset top^Uinport~4 top^MULTIPLY~43[2] top^MULTIPLY~46[2] top^MULTIPLY~46[3] n1557_1 n1555 open open open open open open top^Uinport~1 top^MULTIPLY~43[3] open open top^looping_FF_NODE open top^MULTIPLY~43[0] top^MULTIPLY~43[1] top^Uinport~3 n1559 n1553 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  open fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open open fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1271" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[39]->crossbar  fle[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1271" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1271" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1271" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1271 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~1_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~1_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1276" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  clb.I[22]->crossbar  fle[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1276" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1276" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1276" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1276 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~2_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~2_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1561" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[4]->crossbar  fle[0].out[0]->crossbar  fle[1].out[0]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1561" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1561" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1561" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1561 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1286" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[14]->crossbar  clb.I[17]->crossbar  fle[6].out[0]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1286" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1286" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1286" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1286 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~4_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~4_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1564" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[30]->crossbar  fle[2].out[0]->crossbar  clb.I[1]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1564" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1564" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1564" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1564" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1564 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1568" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[30]->crossbar  fle[2].out[0]->crossbar  fle[3].out[0]->crossbar  fle[8].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1568" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1568" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1568" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1568 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1575" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  fle[4].out[1]->crossbar  fle[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1575" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1563" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1563" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1563" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1563 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1575" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1575" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1575" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1575 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1565" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[19]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[2].out[0]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1565" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1565" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1565" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1565 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1560" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[30]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1560" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1569" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1569" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1569" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1569 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1560" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1560" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1560" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1560 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1281" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[16]->crossbar  clb.I[33]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1281" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1281" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1281" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1281 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~3_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~3_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1401" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~43[28] top^MULTIPLY~43[23] top^MULTIPLY~46[29] top^MULTIPLY~43[27] top^looping_FF_NODE top^u_var~24_FF_NODE open open open top^Aport~31 top^x_var~30_FF_NODE n1692_1 n1905 top^u_var~29_FF_NODE n1695 top^u_var~23_FF_NODE top^reset open top^MULTIPLY~43[29] top^u_var~26_FF_NODE n1430 top^Xinport~31 top^MULTIPLY~43[24] open open open top^u_var~28_FF_NODE open open top^MULTIPLY~43[26] top^MULTIPLY~46[27] n1671 n1898 open n1690 open open top^Uinport~27 top^Aport~30 n1693 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open open open open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1741" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[4]->crossbar  fle[0].out[1]->crossbar  clb.I[21]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1741" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1741" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1741" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1741" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1741 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1429" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  fle[0].out[1]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1429" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1429" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1429" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1429" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1429 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1689" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[19]->crossbar  fle[6].out[0]->crossbar  clb.I[39]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1689" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1689" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1689" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1689 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1706" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[26]->crossbar  clb.I[13]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1706" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1706" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1706" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1706 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1705" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  clb.I[26]->crossbar  clb.I[13]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1705" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1705" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1705" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1705 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1700" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[29]->crossbar  clb.I[19]->crossbar  fle[6].out[0]->crossbar  clb.I[3]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1700" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1700" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1700" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1700 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1691" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[31]->crossbar  clb.I[11]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1691" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1691" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1691" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1691 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1694" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[19]->crossbar  fle[6].out[0]->crossbar  clb.I[39]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1694" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1694" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1694" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1694 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1688" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  fle[9].out[1]->crossbar  fle[1].out[1]->crossbar  fle[7].out[0]->crossbar  clb.I[14]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1688" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1688" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1688" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1688 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1401" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[16]->crossbar  clb.I[4]->crossbar  fle[8].out[0]->crossbar  clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1401" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1731" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1731" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1731" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1731 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1401" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1401" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1401" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1401 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^u_var~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^u_var~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1266" instance="clb[11]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~46[3] top^MULTIPLY~46[2] n1560 open top^MULTIPLY~43[0] open open n1891 open open top^u_var~2_FF_NODE open open open open n1791 n1429 open top^MULTIPLY~0[26] top^MULTIPLY~43[1] top^MULTIPLY~43[2] top^MULTIPLY~46[1] top^MULTIPLY~46[0] open n1561 open open top^reset top^looping_FF_NODE open open open open open top^u_var~1_FF_NODE top^Yinport~26 top^MULTIPLY~0[25] top^Uinport~0 n1792 open </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open open open fle[6].out[1]->clbouts2  open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1795" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[1].out[0]->crossbar  clb.I[36]->crossbar  fle[6].out[0]->crossbar  clb.I[38]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1795" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1795" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1795" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1795 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1556_2" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[16]->crossbar  fle[1].out[0]->crossbar  fle[0].out[0]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1556_2" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1556_2" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1556_2" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1556_2 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~26_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~26_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n786" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  fle[9].out[0]->crossbar  clb.I[16]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n786" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n786" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n786" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n786" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n786 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1553" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[22]->crossbar  clb.I[21]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1553" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1553" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1553" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1553 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1559" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  fle[7].out[0]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[24]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1559" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1559" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1559" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1559 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1551" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[9].out[0]->crossbar  clb.I[4]->crossbar  clb.I[22]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1551" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1721" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1721" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1721" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1721 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1551" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1551" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1551" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1551 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1555" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[8].out[0]->crossbar  fle[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1555" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1551_2" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1551_2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1551_2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1551_2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1555" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1555" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1555" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1555 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1557_1" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[22]->crossbar  clb.I[21]->crossbar  clb.I[34]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1557_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1557_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1557_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1557_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1556" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[34]->crossbar  clb.I[10]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1556" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1556" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1556" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1556 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1266" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[16]->crossbar  fle[5].out[1]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1266" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1266" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1266" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1266 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~0_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~0_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1326" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">n1615 open n1605 open top^MULTIPLY~46[11] top^MULTIPLY~46[14] top^u_var~14_FF_NODE n1604 open n1612_1 top^MULTIPLY~46[12] top^MULTIPLY~43[12] top^MULTIPLY~46[10] n1460 top^reset n1594 n1596 open top^MULTIPLY~46[13] n1599 n1608 top^u_var~11_FF_NODE n1619 open open open open top^looping_FF_NODE open open top^MULTIPLY~43[14] open open open open top^u_var~13_FF_NODE top^MULTIPLY~43[13] top^Uinport~12 n1429 top^MULTIPLY~43[11] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1618" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[30]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1618" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1618" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1618" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1618 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1617_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  fle[4].out[1]->crossbar  fle[2].out[1]->crossbar  fle[0].out[0]->crossbar  clb.I[22]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1617_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1617_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1617_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1617_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1611" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1611" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1613" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1613" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1613" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1613 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1611" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1611" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1611" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1611 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1610" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[38]->crossbar  fle[4].out[1]->crossbar  fle[2].out[1]->crossbar  fle[2].out[0]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1610" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1610" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1610" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1610 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1614" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  fle[7].out[0]->crossbar  clb.I[0]->crossbar  fle[4].out[0]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1614" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n806" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n806" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n806" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n806 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1614" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1614" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1614" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1614 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1598" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1598" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1598" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1598" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1598" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1598 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1607_1" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1607_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1600" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1600" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1600" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1600 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1607_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1607_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1607_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1607_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1603" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  fle[6].out[1]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1603" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1603" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1603" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1603 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1602_1" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  fle[6].out[0]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1602_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1602_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1602_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1602_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1326" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[27]->crossbar  clb.I[38]->crossbar  fle[8].out[0]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1326" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1326" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1326" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1326 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^u_var~12_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^u_var~12_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1663" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~43[16] top^u_var~18_FF_NODE n1670 top^looping_FF_NODE top^MULTIPLY~46[17] n1672_1 n1666 n1634 n1429 n1641 top^u_var~21_FF_NODE n1667_1 open n1640 top^MULTIPLY~43[19] n1644 top^u_var~19_FF_NODE n1642_1 top^u_var~16_FF_NODE open top^MULTIPLY~46[22] n1662_1 n1648 top^MULTIPLY~43[20] top^u_var~20_FF_NODE n1665 top^MULTIPLY~43[17] top^u_var~17_FF_NODE top^MULTIPLY~43[15] top^u_var~15_FF_NODE n1624 n1622_1 n1625 top^MULTIPLY~46[16] n1628 n1637_1 open top^MULTIPLY~43[18] n1647_1 top^MULTIPLY~43[21] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1629" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[31]->crossbar  clb.I[30]->crossbar  clb.I[32]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1629" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1621" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1621" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1621" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1621 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1629" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1629" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1629" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1629 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1631" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  fle[4].out[0]->crossbar  clb.I[34]->crossbar  fle[0].out[1]->crossbar  clb.I[35]->crossbar  clb.I[33]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1631" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1631" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1631" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1631 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1636" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1636" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1633" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1633" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1633" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1633 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1636" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1636" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1636" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1636 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1646" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  fle[6].out[0]->crossbar  clb.I[38]->crossbar  clb.I[22]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1646" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1646" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1646" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1646 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1632_1" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[4]->crossbar  fle[2].out[0]->crossbar  clb.I[7]->crossbar  fle[2].out[1]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1632_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1632_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1632_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1632_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1639" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[17]->crossbar  fle[6].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1639" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1639" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1639" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1639 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1664" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[24]->crossbar  fle[4].out[0]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1664" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1643" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1643" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1643" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1643 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1664" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1664" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1664" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1664 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1669" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[8]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1669" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1669" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1669" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1669 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1661" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[25]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1661" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1661" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1661" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1661 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1663" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  fle[6].out[1]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1663" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1663" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1663" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1663 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1619" instance="clb[14]" mode="clb">
		<inputs>
			<port name="I">top^reset top^looping_FF_NODE n1429 top^Xinport~0 top^DXport~0 open n1821 top^DXport~1 top^DXport~2 top^u_var~14_FF_NODE top^Xinport~1 open open open top^MULTIPLY~43[14] open open open n1816 top^DXport~3 top^DXport~4 top^Xinport~4 n1814 open open n1612_1 open open open open open open top^u_var~13_FF_NODE top^Xinport~3 open open top^Xinport~2 top^MULTIPLY~43[13] top^MULTIPLY~46[14] n1460 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open open open open fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1601" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[33]->crossbar  fle[2].out[0]->crossbar  fle[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1601" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1601" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1601" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1601 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~3_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~3_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1606_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[6]->crossbar  fle[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1606_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1606_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1606_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1606_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~4_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~4_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1824" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  fle[0].out[0]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1824" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1818" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1818" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1818" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1818 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1824" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1824" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1824" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1824 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1596_1" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  fle[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1596_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1596_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1596_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1596_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~2_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~2_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1586_1" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[4].out[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1586_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1586_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1586_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1586_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~0_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~0_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1819" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  fle[4].out[0]->crossbar  fle[3].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1819" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1819" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1819" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1819 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1591_1" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[22]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1591_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1591_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1591_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1591_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~1_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~1_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n951" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  fle[7].out[1]->crossbar  fle[6].out[0]->crossbar  fle[3].out[0]->crossbar  fle[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n951" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1006" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1006" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1006" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1006 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n951" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n951" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n951" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n951 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n816" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]->crossbar  clb.I[9]->crossbar  fle[8].out[1]->crossbar  clb.I[39]->crossbar  fle[8].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n816" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n811" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n811" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n811" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n811 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n816" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n816" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n816" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n816 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1619" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1619" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1619" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1619" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1619 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~43[0]" instance="mult_36[15]" mode="mult_36x36">
		<inputs>
			<port name="a">top^MULTIPLY~42[0] top^MULTIPLY~42[1] top^MULTIPLY~42[2] top^MULTIPLY~42[3] top^MULTIPLY~42[4] top^MULTIPLY~42[5] top^MULTIPLY~42[6] top^MULTIPLY~42[7] top^MULTIPLY~42[8] top^MULTIPLY~42[9] top^MULTIPLY~42[10] top^MULTIPLY~42[11] top^MULTIPLY~42[12] top^MULTIPLY~42[13] top^MULTIPLY~42[14] top^MULTIPLY~42[15] top^MULTIPLY~42[16] top^MULTIPLY~42[17] top^MULTIPLY~42[18] top^MULTIPLY~42[19] top^MULTIPLY~42[20] top^MULTIPLY~42[21] top^MULTIPLY~42[22] top^MULTIPLY~42[23] top^MULTIPLY~42[24] top^MULTIPLY~42[25] top^MULTIPLY~42[26] top^MULTIPLY~42[27] top^MULTIPLY~42[28] top^MULTIPLY~42[29] top^MULTIPLY~42[30] top^MULTIPLY~42[31] top^MULTIPLY~42[32] top^MULTIPLY~42[33] open open </port>
			<port name="b">top^x_var~0_FF_NODE top^x_var~1_FF_NODE top^x_var~2_FF_NODE top^x_var~3_FF_NODE top^x_var~4_FF_NODE top^x_var~5_FF_NODE top^x_var~6_FF_NODE top^x_var~7_FF_NODE top^x_var~8_FF_NODE top^x_var~9_FF_NODE top^x_var~10_FF_NODE top^x_var~11_FF_NODE top^x_var~12_FF_NODE top^x_var~13_FF_NODE top^x_var~14_FF_NODE top^x_var~15_FF_NODE 
	top^x_var~16_FF_NODE top^x_var~17_FF_NODE top^x_var~18_FF_NODE top^x_var~19_FF_NODE top^x_var~20_FF_NODE top^x_var~21_FF_NODE top^x_var~22_FF_NODE top^x_var~23_FF_NODE top^x_var~24_FF_NODE top^x_var~25_FF_NODE top^x_var~26_FF_NODE top^x_var~27_FF_NODE top^x_var~28_FF_NODE top^x_var~29_FF_NODE top^x_var~30_FF_NODE top^x_var~31_FF_NODE open open open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~43[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  mult_36.a[3]->a2a  mult_36.a[4]->a2a  mult_36.a[5]->a2a  mult_36.a[6]->a2a  mult_36.a[7]->a2a  mult_36.a[8]->a2a  mult_36.a[9]->a2a  mult_36.a[10]->a2a  mult_36.a[11]->a2a  mult_36.a[12]->a2a  mult_36.a[13]->a2a  mult_36.a[14]->a2a  mult_36.a[15]->a2a  mult_36.a[16]->a2a  mult_36.a[17]->a2a  mult_36.a[18]->a2a  mult_36.a[19]->a2a  mult_36.a[20]->a2a  mult_36.a[21]->a2a  mult_36.a[22]->a2a  mult_36.a[23]->a2a  mult_36.a[24]->a2a  mult_36.a[25]->a2a  mult_36.a[26]->a2a  mult_36.a[27]->a2a  mult_36.a[28]->a2a  mult_36.a[29]->a2a  mult_36.a[30]->a2a  mult_36.a[31]->a2a  mult_36.a[32]->a2a  mult_36.a[33]->a2a  open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  mult_36.b[2]->b2b  mult_36.b[3]->b2b  mult_36.b[4]->b2b  mult_36.b[5]->b2b  mult_36.b[6]->b2b  mult_36.b[7]->b2b  mult_36.b[8]->b2b  mult_36.b[9]->b2b  mult_36.b[10]->b2b  mult_36.b[11]->b2b  mult_36.b[12]->b2b  mult_36.b[13]->b2b  mult_36.b[14]->b2b  mult_36.b[15]->b2b  
				mult_36.b[16]->b2b  mult_36.b[17]->b2b  mult_36.b[18]->b2b  mult_36.b[19]->b2b  mult_36.b[20]->b2b  mult_36.b[21]->b2b  mult_36.b[22]->b2b  mult_36.b[23]->b2b  mult_36.b[24]->b2b  mult_36.b[25]->b2b  mult_36.b[26]->b2b  mult_36.b[27]->b2b  mult_36.b[28]->b2b  mult_36.b[29]->b2b  mult_36.b[30]->b2b  mult_36.b[31]->b2b  open open open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~43[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  mult_36x36_slice.A_cfg[3]->a2a  mult_36x36_slice.A_cfg[4]->a2a  mult_36x36_slice.A_cfg[5]->a2a  mult_36x36_slice.A_cfg[6]->a2a  mult_36x36_slice.A_cfg[7]->a2a  mult_36x36_slice.A_cfg[8]->a2a  mult_36x36_slice.A_cfg[9]->a2a  mult_36x36_slice.A_cfg[10]->a2a  mult_36x36_slice.A_cfg[11]->a2a  mult_36x36_slice.A_cfg[12]->a2a  mult_36x36_slice.A_cfg[13]->a2a  mult_36x36_slice.A_cfg[14]->a2a  mult_36x36_slice.A_cfg[15]->a2a  mult_36x36_slice.A_cfg[16]->a2a  mult_36x36_slice.A_cfg[17]->a2a  mult_36x36_slice.A_cfg[18]->a2a  mult_36x36_slice.A_cfg[19]->a2a  mult_36x36_slice.A_cfg[20]->a2a  mult_36x36_slice.A_cfg[21]->a2a  mult_36x36_slice.A_cfg[22]->a2a  mult_36x36_slice.A_cfg[23]->a2a  mult_36x36_slice.A_cfg[24]->a2a  mult_36x36_slice.A_cfg[25]->a2a  mult_36x36_slice.A_cfg[26]->a2a  mult_36x36_slice.A_cfg[27]->a2a  mult_36x36_slice.A_cfg[28]->a2a  mult_36x36_slice.A_cfg[29]->a2a  
					mult_36x36_slice.A_cfg[30]->a2a  mult_36x36_slice.A_cfg[31]->a2a  mult_36x36_slice.A_cfg[32]->a2a  mult_36x36_slice.A_cfg[33]->a2a  open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  mult_36x36_slice.B_cfg[2]->b2b  mult_36x36_slice.B_cfg[3]->b2b  mult_36x36_slice.B_cfg[4]->b2b  mult_36x36_slice.B_cfg[5]->b2b  mult_36x36_slice.B_cfg[6]->b2b  mult_36x36_slice.B_cfg[7]->b2b  mult_36x36_slice.B_cfg[8]->b2b  mult_36x36_slice.B_cfg[9]->b2b  mult_36x36_slice.B_cfg[10]->b2b  mult_36x36_slice.B_cfg[11]->b2b  mult_36x36_slice.B_cfg[12]->b2b  mult_36x36_slice.B_cfg[13]->b2b  mult_36x36_slice.B_cfg[14]->b2b  mult_36x36_slice.B_cfg[15]->b2b  mult_36x36_slice.B_cfg[16]->b2b  mult_36x36_slice.B_cfg[17]->b2b  mult_36x36_slice.B_cfg[18]->b2b  mult_36x36_slice.B_cfg[19]->b2b  mult_36x36_slice.B_cfg[20]->b2b  mult_36x36_slice.B_cfg[21]->b2b  mult_36x36_slice.B_cfg[22]->b2b  mult_36x36_slice.B_cfg[23]->b2b  mult_36x36_slice.B_cfg[24]->b2b  mult_36x36_slice.B_cfg[25]->b2b  
					mult_36x36_slice.B_cfg[26]->b2b  mult_36x36_slice.B_cfg[27]->b2b  mult_36x36_slice.B_cfg[28]->b2b  mult_36x36_slice.B_cfg[29]->b2b  mult_36x36_slice.B_cfg[30]->b2b  mult_36x36_slice.B_cfg[31]->b2b  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~43[0] top^MULTIPLY~43[1] top^MULTIPLY~43[2] top^MULTIPLY~43[3] top^MULTIPLY~43[4] top^MULTIPLY~43[5] top^MULTIPLY~43[6] top^MULTIPLY~43[7] top^MULTIPLY~43[8] top^MULTIPLY~43[9] top^MULTIPLY~43[10] top^MULTIPLY~43[11] top^MULTIPLY~43[12] top^MULTIPLY~43[13] top^MULTIPLY~43[14] top^MULTIPLY~43[15] top^MULTIPLY~43[16] top^MULTIPLY~43[17] top^MULTIPLY~43[18] top^MULTIPLY~43[19] top^MULTIPLY~43[20] top^MULTIPLY~43[21] top^MULTIPLY~43[22] top^MULTIPLY~43[23] top^MULTIPLY~43[24] top^MULTIPLY~43[25] top^MULTIPLY~43[26] top^MULTIPLY~43[27] top^MULTIPLY~43[28] top^MULTIPLY~43[29] top^MULTIPLY~43[30] top^MULTIPLY~43[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~42[0]" instance="mult_36[16]" mode="mult_36x36">
		<inputs>
			<port name="a">top^MULTIPLY~0[0] top^MULTIPLY~0[1] top^MULTIPLY~0[2] top^MULTIPLY~0[3] top^MULTIPLY~0[4] top^MULTIPLY~0[5] top^MULTIPLY~0[6] top^MULTIPLY~0[7] top^MULTIPLY~0[8] top^MULTIPLY~0[9] top^MULTIPLY~0[10] top^MULTIPLY~0[11] top^MULTIPLY~0[12] top^MULTIPLY~0[13] top^MULTIPLY~0[14] top^MULTIPLY~0[15] top^MULTIPLY~0[16] top^MULTIPLY~0[17] top^MULTIPLY~0[18] top^MULTIPLY~0[19] top^MULTIPLY~0[20] top^MULTIPLY~0[21] top^MULTIPLY~0[22] top^MULTIPLY~0[23] top^MULTIPLY~0[24] top^MULTIPLY~0[25] top^MULTIPLY~0[26] top^MULTIPLY~0[27] top^MULTIPLY~0[28] top^MULTIPLY~0[29] top^MULTIPLY~0[30] top^MULTIPLY~0[31] open open open open </port>
			<port name="b">vcc vcc open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  mult_36x36_slice[0].OUT_cfg[32]->out2out  mult_36x36_slice[0].OUT_cfg[33]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~42[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  mult_36.a[3]->a2a  mult_36.a[4]->a2a  mult_36.a[5]->a2a  mult_36.a[6]->a2a  mult_36.a[7]->a2a  mult_36.a[8]->a2a  mult_36.a[9]->a2a  mult_36.a[10]->a2a  mult_36.a[11]->a2a  mult_36.a[12]->a2a  mult_36.a[13]->a2a  mult_36.a[14]->a2a  mult_36.a[15]->a2a  mult_36.a[16]->a2a  mult_36.a[17]->a2a  mult_36.a[18]->a2a  mult_36.a[19]->a2a  mult_36.a[20]->a2a  mult_36.a[21]->a2a  mult_36.a[22]->a2a  mult_36.a[23]->a2a  mult_36.a[24]->a2a  mult_36.a[25]->a2a  mult_36.a[26]->a2a  mult_36.a[27]->a2a  mult_36.a[28]->a2a  mult_36.a[29]->a2a  mult_36.a[30]->a2a  mult_36.a[31]->a2a  open open open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  mult_36x36[0].out[32]->out2out  mult_36x36[0].out[33]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~42[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  mult_36x36_slice.A_cfg[3]->a2a  mult_36x36_slice.A_cfg[4]->a2a  mult_36x36_slice.A_cfg[5]->a2a  mult_36x36_slice.A_cfg[6]->a2a  mult_36x36_slice.A_cfg[7]->a2a  mult_36x36_slice.A_cfg[8]->a2a  mult_36x36_slice.A_cfg[9]->a2a  mult_36x36_slice.A_cfg[10]->a2a  mult_36x36_slice.A_cfg[11]->a2a  mult_36x36_slice.A_cfg[12]->a2a  mult_36x36_slice.A_cfg[13]->a2a  mult_36x36_slice.A_cfg[14]->a2a  mult_36x36_slice.A_cfg[15]->a2a  mult_36x36_slice.A_cfg[16]->a2a  mult_36x36_slice.A_cfg[17]->a2a  mult_36x36_slice.A_cfg[18]->a2a  mult_36x36_slice.A_cfg[19]->a2a  mult_36x36_slice.A_cfg[20]->a2a  mult_36x36_slice.A_cfg[21]->a2a  mult_36x36_slice.A_cfg[22]->a2a  mult_36x36_slice.A_cfg[23]->a2a  mult_36x36_slice.A_cfg[24]->a2a  mult_36x36_slice.A_cfg[25]->a2a  mult_36x36_slice.A_cfg[26]->a2a  mult_36x36_slice.A_cfg[27]->a2a  mult_36x36_slice.A_cfg[28]->a2a  mult_36x36_slice.A_cfg[29]->a2a  
					mult_36x36_slice.A_cfg[30]->a2a  mult_36x36_slice.A_cfg[31]->a2a  open open open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~42[0] top^MULTIPLY~42[1] top^MULTIPLY~42[2] top^MULTIPLY~42[3] top^MULTIPLY~42[4] top^MULTIPLY~42[5] top^MULTIPLY~42[6] top^MULTIPLY~42[7] top^MULTIPLY~42[8] top^MULTIPLY~42[9] top^MULTIPLY~42[10] top^MULTIPLY~42[11] top^MULTIPLY~42[12] top^MULTIPLY~42[13] top^MULTIPLY~42[14] top^MULTIPLY~42[15] top^MULTIPLY~42[16] top^MULTIPLY~42[17] top^MULTIPLY~42[18] top^MULTIPLY~42[19] top^MULTIPLY~42[20] top^MULTIPLY~42[21] top^MULTIPLY~42[22] top^MULTIPLY~42[23] top^MULTIPLY~42[24] top^MULTIPLY~42[25] top^MULTIPLY~42[26] top^MULTIPLY~42[27] top^MULTIPLY~42[28] top^MULTIPLY~42[29] top^MULTIPLY~42[30] top^MULTIPLY~42[31] top^MULTIPLY~42[32] top^MULTIPLY~42[33] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^DXport~7" instance="io[17]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~26" instance="io[18]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~14" instance="io[19]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~8" instance="io[20]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~18" instance="io[21]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~16" instance="io[22]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~29" instance="io[23]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~13" instance="io[24]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~28" instance="io[25]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~19" instance="io[26]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~11" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~30" instance="io[28]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~27" instance="io[29]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~24" instance="io[30]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~22" instance="io[31]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~17" instance="io[32]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~20" instance="io[33]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~23" instance="io[34]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~15" instance="io[35]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~21" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~3" instance="io[37]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~31" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~9" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~10" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~2" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~5" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~4" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~1" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~6" instance="io[45]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~0" instance="io[46]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~12" instance="io[47]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^DXport~25" instance="io[48]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^DXport~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^DXport~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n1685" instance="clb[49]" mode="clb">
		<inputs>
			<port name="I">top^reset top^Yinport~19 n1772 top^MULTIPLY~0[18] top^MULTIPLY~0[19] open top^MULTIPLY~0[23] n1686 top^MULTIPLY~0[20] n1682_1 n1768 top^MULTIPLY~0[24] open open open top^Yinport~20 n1769 open open open top^Yinport~18 top^MULTIPLY~0[21] n1778 n1793 top^Yinport~24 n1788 open n1786 n1429 open open open n1680 top^y_var~23_FF_NODE open open top^looping_FF_NODE top^MULTIPLY~46[25] top^MULTIPLY~46[26] n1767 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open fle[3].out[1]->clbouts2  open open open open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1546" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  fle[0].out[0]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1546" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1546" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1546" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1546 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~24_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~24_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1792" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  fle[0].out[0]->crossbar  clb.I[23]->crossbar  clb.I[33]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1792" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1792" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1792" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1792 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1785" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  fle[6].out[0]->crossbar  fle[5].out[0]->crossbar  fle[3].out[0]->crossbar  clb.I[27]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1785" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1785" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1785" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1785 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1516" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[36]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1516" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1531" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1531" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1531" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1531 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1516" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1516" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1516" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1516 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1521" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[36]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1521" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1521" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1521" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1521 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~19_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~19_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1776" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  fle[3].out[1]->crossbar  clb.I[10]->crossbar  clb.I[16]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1776" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1776" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1776" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1776 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1526" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  fle[6].out[0]->crossbar  fle[7].out[1]->crossbar  clb.I[0]->crossbar  clb.I[36]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1526" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1526" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1526" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1526 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~20_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~20_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1775" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[8]->crossbar  fle[6].out[0]->crossbar  fle[5].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1775" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1779" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1779" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1779" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1779 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1775" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1775" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1775" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1775 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1679" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[28]->crossbar  clb.I[32]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1679" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1679" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1679" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1679" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1679 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1685" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1685" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1685" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1685" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1685 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1571_1" instance="clb[50]" mode="clb">
		<inputs>
			<port name="I">open n1429 top^y_var~26_FF_NODE top^MULTIPLY~0[27] open n1792 n1809 open top^y_var~25_FF_NODE open top^MULTIPLY~0[25] open open top^reset top^looping_FF_NODE top^Yinport~28 open top^MULTIPLY~0[30] top^MULTIPLY~0[31] open open top^MULTIPLY~0[26] open open open open open top^MULTIPLY~0[29] open open top^MULTIPLY~0[28] open open open open top^y_var~30_FF_NODE top^Yinport~31 top^Yinport~29 open n1797 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open open open fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open open open fle[4].out[1]->clbouts2  open open open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1581" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  fle[1].out[1]->crossbar  clb.I[36]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1581" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1581" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1581" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1581" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1581 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1811" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1811" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1811" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1811" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1811" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1811 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1808" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[27]->crossbar  clb.I[30]->crossbar  fle[3].out[0]->crossbar  clb.I[6]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1808" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1808" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1808" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1808 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1801" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  fle[7].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1801" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1801" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1801" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1801 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1798" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[8]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1798" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1798" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1798" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1798" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1798 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1800" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[30]->crossbar  fle[6].out[0]->crossbar  fle[9].out[0]->crossbar  fle[3].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1800" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1800" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1800" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1800 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1566" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  fle[5].out[0]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1566" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1566" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1566" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1566 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~28_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~28_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1805" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  fle[6].out[0]->crossbar  clb.I[3]->crossbar  fle[9].out[0]->crossbar  fle[4].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1805" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1802" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1802" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1802" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1802 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1805" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1805" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1805" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1805 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1804" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[27]->crossbar  clb.I[37]->crossbar  clb.I[1]->crossbar  fle[7].out[1]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1804" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1804" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1804" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1804 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1571_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]->crossbar  fle[8].out[0]->crossbar  clb.I[39]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1571_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1561_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1561_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1561_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1561_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1571_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1571_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1571_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1571_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1576" instance="clb[51]" mode="clb">
		<inputs>
			<port name="I">top^DXport~9 top^reset top^DXport~10 top^Xinport~7 top^Yinport~30 open top^x_var~14_FF_NODE open open n1808 top^x_var~13_FF_NODE open open open top^looping_FF_NODE open open top^DXport~12 n1839 top^Xinport~8 n1831 top^DXport~7 top^DXport~8 n1836 n1833 open open open n1460 n1429 open open open open top^DXport~11 n1842 top^DXport~13 top^DXport~14 top^MULTIPLY~0[30] n1829 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1853" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]->crossbar  clb.I[36]->crossbar  clb.I[37]->crossbar  clb.I[6]->crossbar  fle[2].out[0]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1853" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1853" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1853" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1853 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1641_1" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1641_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1646_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1646_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1646_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1646_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1641_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1641_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1641_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1641_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1847" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[34]->crossbar  clb.I[17]->crossbar  fle[1].out[1]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1847" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1846" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1846" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1846" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1846 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1847" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1847" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1847" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1847 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1636_2" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1636_2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1631_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1631_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1631_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1631_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1636_2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1636_2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1636_2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1636_2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1840" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  fle[3].out[0]->crossbar  fle[3].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1840" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1837" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1837" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1837" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1837 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1840" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1840" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1840" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1840 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1621_1" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[3]->crossbar  fle[6].out[0]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1621_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1621_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1621_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1621_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~7_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~7_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1834" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  fle[5].out[0]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1834" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1828" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1828" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1828" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1828 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1834" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1834" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1834" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1834 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1626" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1626" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1626" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1626" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1626 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~8_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~8_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1807" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[29]->crossbar  clb.I[9]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1807" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1807" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1807" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1807 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1576" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[8].out[0]->crossbar  fle[9].out[1]->crossbar  fle[9].out[0]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1576" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1226" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1226" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1226" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1226 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1576" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1576" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1576" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1576 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1769" instance="clb[52]" mode="clb">
		<inputs>
			<port name="I">top^MULTIPLY~0[11] top^Yinport~13 top^MULTIPLY~0[13] n1751 top^Yinport~15 top^MULTIPLY~0[14] top^MULTIPLY~0[12] open open top^MULTIPLY~0[8] n1758 top^y_var~7_FF_NODE top^y_var~8_FF_NODE n1735 n1742_1 open open n1748 top^MULTIPLY~0[9] top^reset top^looping_FF_NODE n1761 n1755 open open n1745 open open n1770 open top^MULTIPLY~0[7] open open open open top^MULTIPLY~0[10] n1739 top^MULTIPLY~0[15] top^MULTIPLY~0[16] n1429 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  open fle[7].out[1]->clbouts2  open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1740" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[9]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1740" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1737_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1737_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1737_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1737_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1740" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1740" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1740" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1740 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1471" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[8].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[19]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1471" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1762" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1762" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1762" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1762 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1471" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1471" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1471" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1471 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1746" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[35]->crossbar  fle[1].out[1]->crossbar  fle[3].out[0]->crossbar  fle[0].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1746" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1743" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1743" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1743" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1743 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1746" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1746" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1746" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1746 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1486" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[17]->crossbar  clb.I[14]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1486" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1476" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1476" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1476" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1476 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1486" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1486" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1486" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1486 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1753" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[6]->crossbar  fle[5].out[0]->crossbar  fle[3].out[1]->crossbar  fle[2].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1753" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1752" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1752" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1752" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1752 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1753" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1753" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1753" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1753 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1491" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1491" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1481" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1481" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1481" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1481 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1491" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1491" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1491" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1491 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1759" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  fle[5].out[1]->crossbar  fle[4].out[0]->crossbar  fle[4].out[1]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1759" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1759" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1759" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1759 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1506" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1506" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1496" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1496" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1496" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1496 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1506" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1506" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1506" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1506 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1501" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[4]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1501" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1501" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1501" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1501 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~15_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~15_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1769" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  fle[8].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[28]->crossbar  fle[7].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1769" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1769" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1769" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1769 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1735" instance="clb[53]" mode="clb">
		<inputs>
			<port name="I">top^Yinport~3 top^reset open top^Yinport~4 n1727_1 open open open open n1732_1 top^MULTIPLY~0[3] top^MULTIPLY~0[0] open open top^MULTIPLY~0[6] open open top^MULTIPLY~0[2] top^Yinport~2 n1720 open top^MULTIPLY~0[4] open open open n1722_1 open open open top^looping_FF_NODE n1429 open open open top^MULTIPLY~0[1] top^Yinport~0 top^Yinport~1 top^MULTIPLY~0[5] top^Yinport~6 top^Yinport~5 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  open open open open open open open fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1431_1" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[36]->crossbar  clb.I[19]->crossbar  fle[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1431_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1431_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1431_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1431_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~1_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~1_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1426" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  fle[1].out[0]->crossbar  clb.I[35]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1426" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1426" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1426" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1426 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~0_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~0_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1436_1" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[18]->crossbar  clb.I[25]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1436_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1436_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1436_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1436_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~2_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~2_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1725" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[34]->crossbar  fle[1].out[0]->crossbar  fle[0].out[0]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1725" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1725" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1725" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1725 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1441_1" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1441_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1441_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1441_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1441_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~3_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~3_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1446_1" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  fle[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1446_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1446_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1446_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1446_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~4_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~4_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1730" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[21]->crossbar  fle[4].out[0]->crossbar  fle[5].out[0]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1730" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1724" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1724" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1724" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1724 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1730" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1730" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1730" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1730 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1451_1" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[39]->crossbar  fle[9].out[0]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1451_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1451_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1451_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1451_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~5_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~5_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1456_1" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]->crossbar  clb.I[38]->crossbar  clb.I[1]->crossbar  clb.I[30]->crossbar  clb.I[9]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1456_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1456_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1456_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1456_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~6_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~6_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1735" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  fle[7].out[0]->crossbar  fle[8].out[0]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1735" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1729" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1729" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1729" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1729 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1735" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1735" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1735" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1735 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~46[0]" instance="mult_36[54]" mode="mult_36x36">
		<inputs>
			<port name="a">top^MULTIPLY~45[0] top^MULTIPLY~45[1] top^MULTIPLY~45[2] top^MULTIPLY~45[3] top^MULTIPLY~45[4] top^MULTIPLY~45[5] top^MULTIPLY~45[6] top^MULTIPLY~45[7] top^MULTIPLY~45[8] top^MULTIPLY~45[9] top^MULTIPLY~45[10] top^MULTIPLY~45[11] top^MULTIPLY~45[12] top^MULTIPLY~45[13] top^MULTIPLY~45[14] top^MULTIPLY~45[15] top^MULTIPLY~45[16] top^MULTIPLY~45[17] top^MULTIPLY~45[18] top^MULTIPLY~45[19] top^MULTIPLY~45[20] top^MULTIPLY~45[21] top^MULTIPLY~45[22] top^MULTIPLY~45[23] top^MULTIPLY~45[24] top^MULTIPLY~45[25] top^MULTIPLY~45[26] top^MULTIPLY~45[27] top^MULTIPLY~45[28] top^MULTIPLY~45[29] top^MULTIPLY~45[30] top^MULTIPLY~45[31] top^MULTIPLY~45[32] top^MULTIPLY~45[33] open open </port>
			<port name="b">top^y_var~0_FF_NODE top^y_var~1_FF_NODE top^y_var~2_FF_NODE top^y_var~3_FF_NODE top^y_var~4_FF_NODE top^y_var~5_FF_NODE top^y_var~6_FF_NODE top^y_var~7_FF_NODE top^y_var~8_FF_NODE top^y_var~9_FF_NODE top^y_var~10_FF_NODE top^y_var~11_FF_NODE top^y_var~12_FF_NODE top^y_var~13_FF_NODE top^y_var~14_FF_NODE top^y_var~15_FF_NODE 
	top^y_var~16_FF_NODE top^y_var~17_FF_NODE top^y_var~18_FF_NODE top^y_var~19_FF_NODE top^y_var~20_FF_NODE top^y_var~21_FF_NODE top^y_var~22_FF_NODE top^y_var~23_FF_NODE top^y_var~24_FF_NODE top^y_var~25_FF_NODE top^y_var~26_FF_NODE top^y_var~27_FF_NODE top^y_var~28_FF_NODE top^y_var~29_FF_NODE top^y_var~30_FF_NODE top^y_var~31_FF_NODE open open open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~46[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  mult_36.a[3]->a2a  mult_36.a[4]->a2a  mult_36.a[5]->a2a  mult_36.a[6]->a2a  mult_36.a[7]->a2a  mult_36.a[8]->a2a  mult_36.a[9]->a2a  mult_36.a[10]->a2a  mult_36.a[11]->a2a  mult_36.a[12]->a2a  mult_36.a[13]->a2a  mult_36.a[14]->a2a  mult_36.a[15]->a2a  mult_36.a[16]->a2a  mult_36.a[17]->a2a  mult_36.a[18]->a2a  mult_36.a[19]->a2a  mult_36.a[20]->a2a  mult_36.a[21]->a2a  mult_36.a[22]->a2a  mult_36.a[23]->a2a  mult_36.a[24]->a2a  mult_36.a[25]->a2a  mult_36.a[26]->a2a  mult_36.a[27]->a2a  mult_36.a[28]->a2a  mult_36.a[29]->a2a  mult_36.a[30]->a2a  mult_36.a[31]->a2a  mult_36.a[32]->a2a  mult_36.a[33]->a2a  open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  mult_36.b[2]->b2b  mult_36.b[3]->b2b  mult_36.b[4]->b2b  mult_36.b[5]->b2b  mult_36.b[6]->b2b  mult_36.b[7]->b2b  mult_36.b[8]->b2b  mult_36.b[9]->b2b  mult_36.b[10]->b2b  mult_36.b[11]->b2b  mult_36.b[12]->b2b  mult_36.b[13]->b2b  mult_36.b[14]->b2b  mult_36.b[15]->b2b  
				mult_36.b[16]->b2b  mult_36.b[17]->b2b  mult_36.b[18]->b2b  mult_36.b[19]->b2b  mult_36.b[20]->b2b  mult_36.b[21]->b2b  mult_36.b[22]->b2b  mult_36.b[23]->b2b  mult_36.b[24]->b2b  mult_36.b[25]->b2b  mult_36.b[26]->b2b  mult_36.b[27]->b2b  mult_36.b[28]->b2b  mult_36.b[29]->b2b  mult_36.b[30]->b2b  mult_36.b[31]->b2b  open open open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~46[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  mult_36x36_slice.A_cfg[3]->a2a  mult_36x36_slice.A_cfg[4]->a2a  mult_36x36_slice.A_cfg[5]->a2a  mult_36x36_slice.A_cfg[6]->a2a  mult_36x36_slice.A_cfg[7]->a2a  mult_36x36_slice.A_cfg[8]->a2a  mult_36x36_slice.A_cfg[9]->a2a  mult_36x36_slice.A_cfg[10]->a2a  mult_36x36_slice.A_cfg[11]->a2a  mult_36x36_slice.A_cfg[12]->a2a  mult_36x36_slice.A_cfg[13]->a2a  mult_36x36_slice.A_cfg[14]->a2a  mult_36x36_slice.A_cfg[15]->a2a  mult_36x36_slice.A_cfg[16]->a2a  mult_36x36_slice.A_cfg[17]->a2a  mult_36x36_slice.A_cfg[18]->a2a  mult_36x36_slice.A_cfg[19]->a2a  mult_36x36_slice.A_cfg[20]->a2a  mult_36x36_slice.A_cfg[21]->a2a  mult_36x36_slice.A_cfg[22]->a2a  mult_36x36_slice.A_cfg[23]->a2a  mult_36x36_slice.A_cfg[24]->a2a  mult_36x36_slice.A_cfg[25]->a2a  mult_36x36_slice.A_cfg[26]->a2a  mult_36x36_slice.A_cfg[27]->a2a  mult_36x36_slice.A_cfg[28]->a2a  mult_36x36_slice.A_cfg[29]->a2a  
					mult_36x36_slice.A_cfg[30]->a2a  mult_36x36_slice.A_cfg[31]->a2a  mult_36x36_slice.A_cfg[32]->a2a  mult_36x36_slice.A_cfg[33]->a2a  open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  mult_36x36_slice.B_cfg[2]->b2b  mult_36x36_slice.B_cfg[3]->b2b  mult_36x36_slice.B_cfg[4]->b2b  mult_36x36_slice.B_cfg[5]->b2b  mult_36x36_slice.B_cfg[6]->b2b  mult_36x36_slice.B_cfg[7]->b2b  mult_36x36_slice.B_cfg[8]->b2b  mult_36x36_slice.B_cfg[9]->b2b  mult_36x36_slice.B_cfg[10]->b2b  mult_36x36_slice.B_cfg[11]->b2b  mult_36x36_slice.B_cfg[12]->b2b  mult_36x36_slice.B_cfg[13]->b2b  mult_36x36_slice.B_cfg[14]->b2b  mult_36x36_slice.B_cfg[15]->b2b  mult_36x36_slice.B_cfg[16]->b2b  mult_36x36_slice.B_cfg[17]->b2b  mult_36x36_slice.B_cfg[18]->b2b  mult_36x36_slice.B_cfg[19]->b2b  mult_36x36_slice.B_cfg[20]->b2b  mult_36x36_slice.B_cfg[21]->b2b  mult_36x36_slice.B_cfg[22]->b2b  mult_36x36_slice.B_cfg[23]->b2b  mult_36x36_slice.B_cfg[24]->b2b  mult_36x36_slice.B_cfg[25]->b2b  
					mult_36x36_slice.B_cfg[26]->b2b  mult_36x36_slice.B_cfg[27]->b2b  mult_36x36_slice.B_cfg[28]->b2b  mult_36x36_slice.B_cfg[29]->b2b  mult_36x36_slice.B_cfg[30]->b2b  mult_36x36_slice.B_cfg[31]->b2b  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~46[0] top^MULTIPLY~46[1] top^MULTIPLY~46[2] top^MULTIPLY~46[3] top^MULTIPLY~46[4] top^MULTIPLY~46[5] top^MULTIPLY~46[6] top^MULTIPLY~46[7] top^MULTIPLY~46[8] top^MULTIPLY~46[9] top^MULTIPLY~46[10] top^MULTIPLY~46[11] top^MULTIPLY~46[12] top^MULTIPLY~46[13] top^MULTIPLY~46[14] top^MULTIPLY~46[15] top^MULTIPLY~46[16] top^MULTIPLY~46[17] top^MULTIPLY~46[18] top^MULTIPLY~46[19] top^MULTIPLY~46[20] top^MULTIPLY~46[21] top^MULTIPLY~46[22] top^MULTIPLY~46[23] top^MULTIPLY~46[24] top^MULTIPLY~46[25] top^MULTIPLY~46[26] top^MULTIPLY~46[27] top^MULTIPLY~46[28] top^MULTIPLY~46[29] top^MULTIPLY~46[30] top^MULTIPLY~46[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1661_2" instance="clb[55]" mode="clb">
		<inputs>
			<port name="I">top^Xinport~19 top^DXport~18 open top^DXport~19 n1853 top^x_var~24_FF_NODE n1887 n1862 open n1872 n1855 n1866 n1861 open n1429 open top^Xinport~18 open n1869 top^DXport~16 n1864 top^DXport~23 top^DXport~24 open top^DXport~20 top^DXport~21 open top^reset top^looping_FF_NODE open open open open open open n1880 top^Xinport~20 top^Xinport~15 top^DXport~15 top^x_var~23_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open fle[1].out[1]->clbouts2  open open open open fle[6].out[1]->clbouts2  open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1886" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1886" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1886" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1886" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1886 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1691_1" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[5].out[0]->crossbar  clb.I[24]->crossbar  fle[2].out[0]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1691_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1873" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1873" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1873" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1873 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1691_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open open lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1691_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1691_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1691_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1686_1" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1686_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1686_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1686_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1686_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~20_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~20_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1879" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  fle[1].out[1]->crossbar  clb.I[35]->crossbar  fle[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1879" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1879" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1879" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1879 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1681_1" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  clb.I[11]->crossbar  fle[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1681_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1681_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1681_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1681_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~19_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~19_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1870" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]->crossbar  clb.I[1]->crossbar  fle[6].out[0]->crossbar  fle[4].out[0]->crossbar  clb.I[7]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1870" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1870" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1870" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1870 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1666_1" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[10]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1666_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1676_1" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1676_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1676_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1676_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1666_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1666_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1666_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1666_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1863" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[38]->crossbar  clb.I[19]->crossbar  fle[6].out[1]->crossbar  clb.I[20]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1863" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1863" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1863" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1863 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1852" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1852" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1856" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1856" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1856" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1856 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1852" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1852" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1852" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1852 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1661_2" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  fle[8].out[1]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1661_2" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1661_2" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1661_2" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1661_2 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~15_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~15_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1706_1" instance="clb[56]" mode="clb">
		<inputs>
			<port name="I">open top^DXport~21 top^Xinport~22 n1873 top^DXport~24 n1436 open open open n1437_1 n1456 open open top^Aport~20 n1429 open open n1879 top^Aport~22 top^Xinport~23 n1458 top^Aport~21 top^x_var~20_FF_NODE open top^Aport~24 open open open top^looping_FF_NODE top^DXport~23 open open open open top^x_var~21_FF_NODE top^Aport~23 n1438 top^Xinport~24 top^reset top^DXport~22 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  open open open open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1453" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  fle[1].out[1]->crossbar  clb.I[13]->crossbar  clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1453" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1453" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1453" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1453 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1454" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1454" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1454" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1454" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1454" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1454 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1455" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[35]->crossbar  clb.I[24]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1455" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1455" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1455" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1455 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1878" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  fle[7].out[0]->crossbar  fle[6].out[0]->crossbar  clb.I[17]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1878" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1878" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1878" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1878 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1875" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[39]->crossbar  fle[5].out[1]->crossbar  clb.I[2]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1875" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1875" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1875" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1875 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1876" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  fle[6].out[0]->crossbar  clb.I[1]->crossbar  clb.I[34]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1876" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1880" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1880" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1880" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1880 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1876" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1876" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1876" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1876 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1883" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[39]->crossbar  fle[6].out[0]->crossbar  fle[5].out[1]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1883" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1696" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1696" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1696" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1696 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1883" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1883" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1883" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1883 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1701_1" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[19]->crossbar  fle[3].out[0]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1701_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1701_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1701_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1701_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~23_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~23_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1882" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  fle[7].out[0]->crossbar  fle[6].out[1]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1882" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1882" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1882" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1882 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1706_1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  fle[8].out[0]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1706_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1706_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1706_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1706_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~24_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~24_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1671_1" instance="clb[57]" mode="clb">
		<inputs>
			<port name="I">top^x_var~16_FF_NODE top^Aport~16 top^Aport~17 open top^DXport~17 top^DXport~19 top^Aport~13 n1460 open n1451 top^Aport~12 top^x_var~12_FF_NODE top^x_var~13_FF_NODE n1431 n1442_1 top^x_var~19_FF_NODE open top^Aport~14 top^Aport~15 top^looping_FF_NODE n1429 top^DXport~18 top^x_var~18_FF_NODE n1443 n1434 n1444 n1448 open open open n1856 open open open open top^x_var~14_FF_NODE top^x_var~15_FF_NODE top^reset top^Xinport~17 top^DXport~16 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open open fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open open open open open fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1430" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]->crossbar  clb.I[13]->crossbar  clb.I[23]->crossbar  clb.I[25]->crossbar  clb.I[26]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1430" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1430" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1430" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1430 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1449" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]->crossbar  fle[2].out[0]->crossbar  clb.I[10]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1449" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1449" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1449" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1449 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1450" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1450" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1450" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1450" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1450 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1432_1" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1432_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1432_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1432_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1432_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1432_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1433" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1433" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1433" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1433" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1433" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1433 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1862" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[4]->crossbar  fle[5].out[0]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1862" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n991" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n991" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n991" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n991 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1862" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1862" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1862" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1862 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1866" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]->crossbar  fle[7].out[1]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1866" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1866" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1866" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1866" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1866 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1867" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[4]->crossbar  fle[9].out[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1867" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1864" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1864" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1864" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1864 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1867" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1867" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1867" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1867 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1858" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[38]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  fle[9].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1858" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1858" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1858" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1858 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1671_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  fle[8].out[0]->crossbar  clb.I[39]->crossbar  clb.I[0]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1671_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1859" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1859" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1859" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1859 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1671_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1671_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1671_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1671_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1726" instance="clb[58]" mode="clb">
		<inputs>
			<port name="I">top^x_var~29_FF_NODE top^DXport~29 open open top^DXport~27 open open top^Xinport~26 open open n1886 n1903 top^DXport~30 open n1429 open top^looping_FF_NODE top^DXport~31 open top^x_var~27_FF_NODE top^DXport~25 open open top^Xinport~30 n1430 open top^Xinport~25 top^reset open top^DXport~28 open open open open open open open top^Xinport~28 open top^DXport~26 </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  open open fle[6].out[0]->clbouts1  open open fle[9].out[0]->clbouts1  open open open open open fle[5].out[1]->clbouts2  open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1885" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[14]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[26]->crossbar  fle[5].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1885" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1885" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1885" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1885 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1889" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  fle[6].out[0]->crossbar  clb.I[10]->crossbar  fle[5].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1889" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1889" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1889" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1889 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1736" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  fle[2].out[0]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  fle[3].out[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1736" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1736" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1736" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1736 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~30_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~30_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1901" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]->crossbar  fle[4].out[0]->crossbar  clb.I[12]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1901" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1905" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1905" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1905" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1905 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1901" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1901" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1901" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1901 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1902" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[29]->crossbar  fle[7].out[0]->crossbar  clb.I[0]->crossbar  clb.I[11]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1902" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1902" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1902" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1902 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1711_1" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1711_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1896" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1896" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1896" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1896 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1711_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open open lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1711_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1711_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1711_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1716_1" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[14]->crossbar  clb.I[7]->crossbar  fle[1].out[0]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1716_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1716_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1716_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1716_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~26_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~26_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1895" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[39]->crossbar  fle[5].out[1]->crossbar  clb.I[10]->crossbar  fle[5].out[0]->crossbar  fle[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1895" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1895" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1895" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1895 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1894" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1894" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1894" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1894" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1894 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1726" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[14]->crossbar  fle[8].out[0]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1726" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1726" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1726" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1726 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~28_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~28_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1611_1" instance="clb[59]" mode="clb">
		<inputs>
			<port name="I">top^Aport~3 top^Aport~7 top^Aport~5 top^Aport~8 top^looping_FF_NODE top^Aport~4 top^x_var~3_FF_NODE top^Aport~6 top^x_var~7_FF_NODE top^x_var~8_FF_NODE n1824 top^x_var~4_FF_NODE open top^x_var~9_FF_NODE top^Aport~0 open open open top^x_var~2_FF_NODE n1429 top^DXport~5 top^Xinport~6 top^Aport~9 top^DXport~7 top^DXport~8 open open top^Aport~1 top^Aport~2 open open open open open open top^x_var~0_FF_NODE top^x_var~1_FF_NODE top^Xinport~5 top^reset top^DXport~6 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open fle[2].out[1]->clbouts2  open open open open open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1831" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1831" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1831" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1831" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1831" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1831 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1826" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  fle[7].out[0]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1826" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1826" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1826" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1826" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1826 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1443" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[9]->crossbar  clb.I[22]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1443" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1443" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1443" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1443" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1443 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1447_1" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1447_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1447_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1447_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1447_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1446" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  fle[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1446" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1446" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1446" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1446" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1446 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1444" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]->crossbar  clb.I[1]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  fle[2].out[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1444" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1444" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1444" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1444 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1445" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  fle[7].out[0]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  fle[4].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1445" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1445" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1445" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1445" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1445 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1616" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]->crossbar  clb.I[4]->crossbar  fle[7].out[0]->crossbar  clb.I[21]->crossbar  fle[1].out[1]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1616" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1616" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1616" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1616 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~6_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~6_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1829" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  fle[7].out[0]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1829" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1823" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1823" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1823" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1823 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1829" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1829" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1829" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1829 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1611_1" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  fle[8].out[0]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1611_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1611_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1611_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1611_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^x_var~5_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^x_var~5_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1651_2" instance="clb[60]" mode="clb">
		<inputs>
			<port name="I">n1840 top^Xinport~14 open top^DXport~14 n1846 open open top^x_var~14_FF_NODE open top^x_var~11_FF_NODE n1432_1 open n1847 n1781 top^reset open open open top^DXport~11 top^Aport~12 top^Aport~13 top^Xinport~11 top^DXport~12 open open open open top^looping_FF_NODE open n1429 open open open top^x_var~12_FF_NODE open n1460 top^Xinport~12 top^Xinport~13 top^DXport~13 top^MULTIPLY~0[22] </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open open open fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  open open open fle[4].out[1]->clbouts2  open open fle[7].out[1]->clbouts2  open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n976" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[35]->crossbar  clb.I[9]->crossbar  fle[0].out[1]->crossbar  fle[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n976" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n961" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n961" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n961" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n961 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n976" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n976" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n976" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n976 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1839" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[18]->crossbar  clb.I[0]->crossbar  clb.I[21]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1839" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1839" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1839" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1839 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1843" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[0]->crossbar  fle[9].out[0]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1843" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1786" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1786" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1786" instance="lut[0]">
							<inputs>
								<port name="in">open open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1786 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1843" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1843" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1843" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1843 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1842" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[22]->crossbar  clb.I[36]->crossbar  fle[2].out[1]->crossbar  clb.I[33]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1842" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1842" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1842" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1842 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n971" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[33]->crossbar  fle[4].out[1]->crossbar  clb.I[35]->crossbar  fle[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n971" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n966" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n966" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n966" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n966 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n971" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  open lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n971" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n971" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n971 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1849" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  fle[6].out[1]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1849" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1849" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1849" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1849 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1850" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[38]->crossbar  clb.I[12]->crossbar  clb.I[33]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1850" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1850" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1850" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1850" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1850 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1431" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[33]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1431" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1431" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1431" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1431" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1431 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1845" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[9].out[1]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[12]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1845" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1845" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1845" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1845 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1651_2" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[27]->crossbar  fle[8].out[0]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1651_2" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1536" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1536" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1536" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1536 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1651_2" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1651_2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1651_2" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1651_2 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^x_var~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^x_var~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~45[0]" instance="mult_36[61]" mode="mult_36x36">
		<inputs>
			<port name="a">top^DXport~0 top^DXport~1 top^DXport~2 top^DXport~3 top^DXport~4 top^DXport~5 top^DXport~6 top^DXport~7 top^DXport~8 top^DXport~9 top^DXport~10 top^DXport~11 top^DXport~12 top^DXport~13 top^DXport~14 top^DXport~15 top^DXport~16 top^DXport~17 top^DXport~18 top^DXport~19 top^DXport~20 top^DXport~21 top^DXport~22 top^DXport~23 top^DXport~24 top^DXport~25 top^DXport~26 top^DXport~27 top^DXport~28 top^DXport~29 top^DXport~30 top^DXport~31 open open open open </port>
			<port name="b">vcc vcc open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]->out2out  mult_36x36_slice[0].OUT_cfg[1]->out2out  mult_36x36_slice[0].OUT_cfg[2]->out2out  mult_36x36_slice[0].OUT_cfg[3]->out2out  mult_36x36_slice[0].OUT_cfg[4]->out2out  mult_36x36_slice[0].OUT_cfg[5]->out2out  mult_36x36_slice[0].OUT_cfg[6]->out2out  mult_36x36_slice[0].OUT_cfg[7]->out2out  mult_36x36_slice[0].OUT_cfg[8]->out2out  mult_36x36_slice[0].OUT_cfg[9]->out2out  mult_36x36_slice[0].OUT_cfg[10]->out2out  mult_36x36_slice[0].OUT_cfg[11]->out2out  mult_36x36_slice[0].OUT_cfg[12]->out2out  mult_36x36_slice[0].OUT_cfg[13]->out2out  mult_36x36_slice[0].OUT_cfg[14]->out2out  mult_36x36_slice[0].OUT_cfg[15]->out2out  mult_36x36_slice[0].OUT_cfg[16]->out2out  mult_36x36_slice[0].OUT_cfg[17]->out2out  mult_36x36_slice[0].OUT_cfg[18]->out2out  mult_36x36_slice[0].OUT_cfg[19]->out2out  mult_36x36_slice[0].OUT_cfg[20]->out2out  mult_36x36_slice[0].OUT_cfg[21]->out2out  mult_36x36_slice[0].OUT_cfg[22]->out2out  mult_36x36_slice[0].OUT_cfg[23]->out2out  
			mult_36x36_slice[0].OUT_cfg[24]->out2out  mult_36x36_slice[0].OUT_cfg[25]->out2out  mult_36x36_slice[0].OUT_cfg[26]->out2out  mult_36x36_slice[0].OUT_cfg[27]->out2out  mult_36x36_slice[0].OUT_cfg[28]->out2out  mult_36x36_slice[0].OUT_cfg[29]->out2out  mult_36x36_slice[0].OUT_cfg[30]->out2out  mult_36x36_slice[0].OUT_cfg[31]->out2out  mult_36x36_slice[0].OUT_cfg[32]->out2out  mult_36x36_slice[0].OUT_cfg[33]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
		</outputs>
		<clocks>
		</clocks>
		<block name="top^MULTIPLY~45[0]" instance="mult_36x36_slice[0]" mode="mult_36x36_slice">
			<inputs>
				<port name="A_cfg">mult_36.a[0]->a2a  mult_36.a[1]->a2a  mult_36.a[2]->a2a  mult_36.a[3]->a2a  mult_36.a[4]->a2a  mult_36.a[5]->a2a  mult_36.a[6]->a2a  mult_36.a[7]->a2a  mult_36.a[8]->a2a  mult_36.a[9]->a2a  mult_36.a[10]->a2a  mult_36.a[11]->a2a  mult_36.a[12]->a2a  mult_36.a[13]->a2a  mult_36.a[14]->a2a  mult_36.a[15]->a2a  mult_36.a[16]->a2a  mult_36.a[17]->a2a  mult_36.a[18]->a2a  mult_36.a[19]->a2a  mult_36.a[20]->a2a  mult_36.a[21]->a2a  mult_36.a[22]->a2a  mult_36.a[23]->a2a  mult_36.a[24]->a2a  mult_36.a[25]->a2a  mult_36.a[26]->a2a  mult_36.a[27]->a2a  mult_36.a[28]->a2a  mult_36.a[29]->a2a  mult_36.a[30]->a2a  mult_36.a[31]->a2a  open open open open </port>
				<port name="B_cfg">mult_36.b[0]->b2b  mult_36.b[1]->b2b  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]->out2out  mult_36x36[0].out[1]->out2out  mult_36x36[0].out[2]->out2out  mult_36x36[0].out[3]->out2out  mult_36x36[0].out[4]->out2out  mult_36x36[0].out[5]->out2out  mult_36x36[0].out[6]->out2out  mult_36x36[0].out[7]->out2out  mult_36x36[0].out[8]->out2out  mult_36x36[0].out[9]->out2out  mult_36x36[0].out[10]->out2out  mult_36x36[0].out[11]->out2out  mult_36x36[0].out[12]->out2out  mult_36x36[0].out[13]->out2out  mult_36x36[0].out[14]->out2out  mult_36x36[0].out[15]->out2out  mult_36x36[0].out[16]->out2out  mult_36x36[0].out[17]->out2out  mult_36x36[0].out[18]->out2out  mult_36x36[0].out[19]->out2out  mult_36x36[0].out[20]->out2out  mult_36x36[0].out[21]->out2out  mult_36x36[0].out[22]->out2out  mult_36x36[0].out[23]->out2out  mult_36x36[0].out[24]->out2out  mult_36x36[0].out[25]->out2out  mult_36x36[0].out[26]->out2out  mult_36x36[0].out[27]->out2out  mult_36x36[0].out[28]->out2out  mult_36x36[0].out[29]->out2out  mult_36x36[0].out[30]->out2out  
				mult_36x36[0].out[31]->out2out  mult_36x36[0].out[32]->out2out  mult_36x36[0].out[33]->out2out  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
			</outputs>
			<clocks>
			</clocks>
			<block name="top^MULTIPLY~45[0]" instance="mult_36x36[0]">
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]->a2a  mult_36x36_slice.A_cfg[1]->a2a  mult_36x36_slice.A_cfg[2]->a2a  mult_36x36_slice.A_cfg[3]->a2a  mult_36x36_slice.A_cfg[4]->a2a  mult_36x36_slice.A_cfg[5]->a2a  mult_36x36_slice.A_cfg[6]->a2a  mult_36x36_slice.A_cfg[7]->a2a  mult_36x36_slice.A_cfg[8]->a2a  mult_36x36_slice.A_cfg[9]->a2a  mult_36x36_slice.A_cfg[10]->a2a  mult_36x36_slice.A_cfg[11]->a2a  mult_36x36_slice.A_cfg[12]->a2a  mult_36x36_slice.A_cfg[13]->a2a  mult_36x36_slice.A_cfg[14]->a2a  mult_36x36_slice.A_cfg[15]->a2a  mult_36x36_slice.A_cfg[16]->a2a  mult_36x36_slice.A_cfg[17]->a2a  mult_36x36_slice.A_cfg[18]->a2a  mult_36x36_slice.A_cfg[19]->a2a  mult_36x36_slice.A_cfg[20]->a2a  mult_36x36_slice.A_cfg[21]->a2a  mult_36x36_slice.A_cfg[22]->a2a  mult_36x36_slice.A_cfg[23]->a2a  mult_36x36_slice.A_cfg[24]->a2a  mult_36x36_slice.A_cfg[25]->a2a  mult_36x36_slice.A_cfg[26]->a2a  mult_36x36_slice.A_cfg[27]->a2a  mult_36x36_slice.A_cfg[28]->a2a  mult_36x36_slice.A_cfg[29]->a2a  
					mult_36x36_slice.A_cfg[30]->a2a  mult_36x36_slice.A_cfg[31]->a2a  open open open open </port>
					<port name="b">mult_36x36_slice.B_cfg[0]->b2b  mult_36x36_slice.B_cfg[1]->b2b  open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~45[0] top^MULTIPLY~45[1] top^MULTIPLY~45[2] top^MULTIPLY~45[3] top^MULTIPLY~45[4] top^MULTIPLY~45[5] top^MULTIPLY~45[6] top^MULTIPLY~45[7] top^MULTIPLY~45[8] top^MULTIPLY~45[9] top^MULTIPLY~45[10] top^MULTIPLY~45[11] top^MULTIPLY~45[12] top^MULTIPLY~45[13] top^MULTIPLY~45[14] top^MULTIPLY~45[15] top^MULTIPLY~45[16] top^MULTIPLY~45[17] top^MULTIPLY~45[18] top^MULTIPLY~45[19] top^MULTIPLY~45[20] top^MULTIPLY~45[21] top^MULTIPLY~45[22] top^MULTIPLY~45[23] top^MULTIPLY~45[24] top^MULTIPLY~45[25] top^MULTIPLY~45[26] top^MULTIPLY~45[27] top^MULTIPLY~45[28] top^MULTIPLY~45[29] top^MULTIPLY~45[30] top^MULTIPLY~45[31] top^MULTIPLY~45[32] top^MULTIPLY~45[33] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1466" instance="clb[62]" mode="clb">
		<inputs>
			<port name="I">n1429 top^MULTIPLY~0[23] top^y_var~24_FF_NODE n1785 top^MULTIPLY~0[24] open open open open n1737_1 open open top^y_var~21_FF_NODE top^Yinport~21 open top^Yinport~23 top^looping_FF_NODE top^MULTIPLY~0[22] open open n1430 open open open open n1779 open top^reset open open n1460 open top^MULTIPLY~0[21] open open top^y_var~22_FF_NODE open top^Yinport~8 top^Yinport~22 top^x_var~30_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open open open open open open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1778" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[0]->crossbar  clb.I[12]->crossbar  clb.I[25]->crossbar  clb.I[13]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1778" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1778" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1778" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1778 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1781" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[0]->crossbar  clb.I[35]->crossbar  fle[2].out[1]->crossbar  clb.I[38]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1781" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1781" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1781" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1781 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1782" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[32]->crossbar  clb.I[12]->crossbar  clb.I[25]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1782" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1176" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1176" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1176" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1176 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1782" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1782" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1782" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1782 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1789" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[35]->crossbar  fle[2].out[1]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1789" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1793" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1793" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1793" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1793 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1789" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1789" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1789" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1789 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1788" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[3].out[1]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1788" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1788" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1788" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1788 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1784" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[0]->crossbar  clb.I[1]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1784" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1784" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1784" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1784 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1541" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[0]->crossbar  fle[6].out[0]->crossbar  fle[5].out[0]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1541" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1541" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1541" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1541 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~23_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~23_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1066" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[0]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  fle[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1066" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1066" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1066" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1066 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^Xoutport~30_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^Xoutport~30_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1256" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]->crossbar  fle[8].out[1]->crossbar  clb.I[30]->crossbar  fle[6].out[0]->crossbar  fle[8].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1256" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1186" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1186" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1186" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1186 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1256" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1256" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1256" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1256 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1466" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[16]->crossbar  clb.I[0]->crossbar  clb.I[9]->crossbar  fle[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1466" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1466" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1466" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1466 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~8_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~8_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n1511" instance="clb[63]" mode="clb">
		<inputs>
			<port name="I">top^looping_FF_NODE n1429 top^MULTIPLY~0[18] open top^Yinport~17 top^MULTIPLY~0[19] open top^y_var~18_FF_NODE open n1734 n1762 n1769 open open open open top^reset open top^Yinport~16 open top^y_var~16_FF_NODE open open open open open open open open open top^MULTIPLY~0[16] open open open open top^y_var~19_FF_NODE n1460 top^Yinport~7 top^MULTIPLY~0[17] open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open fle[7].out[0]->clbouts1  open open open fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  open open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  open open fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1461" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  fle[0].out[0]->crossbar  clb.I[9]->crossbar  clb.I[37]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1461" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1461" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1461" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1461 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="top^y_var~7_FF_NODE" instance="ff[0]">
					<inputs>
						<port name="D">lut6[0].out[0]->direct2  </port>
					</inputs>
					<outputs>
						<port name="Q">top^y_var~7_FF_NODE </port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]->direct3  </port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n1146" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[36]->crossbar  fle[1].out[1]->crossbar  fle[0].out[0]->crossbar  fle[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1146" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1251" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1251" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1251" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1251 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1146" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1146" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1146" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1146 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1161" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  fle[2].out[1]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1161" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1156" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1156" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1156" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1156 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1161" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1161" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1161" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1161 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1761" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[18]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1761" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1761" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1761" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1761 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1767" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  fle[5].out[1]->crossbar  clb.I[11]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1767" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1767" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1767" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1767 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1768" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[38]->crossbar  fle[5].out[0]->crossbar  clb.I[36]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1768" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1151" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1151" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1151" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1151 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1768" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1768" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1768" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1768 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1772" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  fle[7].out[1]->crossbar  clb.I[5]->crossbar  clb.I[35]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1772" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1772" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1772" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1772" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1772 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1773" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[38]->crossbar  fle[9].out[0]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1773" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1770" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1770" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1770" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1770 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1773" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1773" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1773" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1773 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1764" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[38]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  fle[9].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1764" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1764" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1764" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1764 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1511" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[8].out[0]->crossbar  clb.I[30]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1511" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1765" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1765" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1765" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1765 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1511" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1511" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1511" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1511 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^y_var~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^y_var~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1797" instance="clb[64]" mode="clb">
		<inputs>
			<port name="I">open top^DXport~25 top^DXport~28 top^DXport~26 top^looping_FF_NODE top^Aport~28 n1438 n1886 top^x_var~27_FF_NODE open top^DXport~29 top^DXport~27 n1798 open open open top^y_var~27_FF_NODE open top^Aport~25 top^Aport~26 top^Xinport~29 top^x_var~29_FF_NODE top^Aport~27 open open open top^x_var~25_FF_NODE top^Xinport~27 open open open open open open top^x_var~28_FF_NODE open top^x_var~26_FF_NODE top^MULTIPLY~0[27] top^Yinport~27 n1429 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open open open fle[4].out[0]->clbouts1  open open fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open open open open open fle[8].out[1]->clbouts2  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1437_1" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[5]->crossbar  fle[1].out[1]->crossbar  clb.I[6]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1437_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1437_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1437_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1437_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1440" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]->crossbar  clb.I[36]->crossbar  clb.I[18]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1440" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1440" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1440" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1440" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1440 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1456" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[22]->crossbar  fle[3].out[0]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1456" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1456" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1456" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1456" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1456 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1457_1" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[26]->crossbar  clb.I[18]->crossbar  clb.I[19]->crossbar  clb.I[22]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1457_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1457_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1457_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1457_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1891" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[39]->crossbar  clb.I[11]->crossbar  fle[5].out[1]->crossbar  clb.I[27]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1891" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1891" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1891" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1891 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1892" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[26]->crossbar  clb.I[36]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1892" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1892" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1892" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1892" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1892 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1899" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[34]->crossbar  clb.I[11]->crossbar  clb.I[8]->crossbar  fle[5].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1899" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1899" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1899" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1899" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1899 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1898" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  fle[6].out[1]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1898" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1898" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1898" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1898 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1809" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[16]->crossbar  clb.I[11]->crossbar  clb.I[8]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1809" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1903" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1903" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1903" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1903 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1809" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1809" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1809" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1809 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1797" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[38]->crossbar  clb.I[4]->crossbar  clb.I[39]->crossbar  clb.I[12]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1797" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1797" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1797" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1797 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1791" instance="clb[65]" mode="clb">
		<inputs>
			<port name="I">top^y_var~12_FF_NODE top^Xinport~10 n1863 top^DXport~10 top^Xinport~21 top^x_var~9_FF_NODE top^x_var~10_FF_NODE top^DXport~16 n1837 top^Xinport~9 top^DXport~18 top^Xinport~16 n1834 top^Aport~9 top^Yinport~25 top^x_var~16_FF_NODE n1856 open top^MULTIPLY~0[13] top^DXport~21 top^x_var~21_FF_NODE top^x_var~18_FF_NODE n1862 top^Aport~10 top^Aport~11 top^x_var~11_FF_NODE top^MULTIPLY~0[14] top^looping_FF_NODE n1753 n1429 n1792 top^y_var~13_FF_NODE top^y_var~25_FF_NODE top^Yinport~14 top^y_var~14_FF_NODE top^MULTIPLY~0[12] open top^MULTIPLY~0[25] top^DXport~9 n1873 </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  open open open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1756" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[31]->crossbar  clb.I[28]->crossbar  clb.I[35]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1756" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1756" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1756" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1756" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1756 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1755" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[26]->crossbar  clb.I[34]->crossbar  fle[0].out[1]->crossbar  clb.I[33]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1755" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1755" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1755" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1755 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1448" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1448" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1448" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1448" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1448" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1448 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1442_1" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[5]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1442_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1442_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1442_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1442_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1833" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[38]->crossbar  clb.I[5]->crossbar  clb.I[12]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1833" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1833" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1833" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1833 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1836" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[1]->crossbar  clb.I[6]->crossbar  clb.I[8]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1836" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1836" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1836" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1836 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1855" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[11]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1855" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1855" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1855" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1855 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1861" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1861" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1861" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1861" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1861 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1872" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[39]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1872" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1872" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1872" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1872 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1791" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[27]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1791" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1791" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1791" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1791 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
	</block>
	<block name="n1627_1" instance="clb[66]" mode="clb">
		<inputs>
			<port name="I">n1460 top^u_var~4_FF_NODE top^u_var~29_FF_NODE top^u_var~30_FF_NODE top^u_var~31_FF_NODE open top^y_var~13_FF_NODE open open top^DXport~20 n1586 n1752 top^u_var~6_FF_NODE n1753 open open n1429 top^u_var~8_FF_NODE top^MULTIPLY~46[8] top^MULTIPLY~0[13] n1870 top^u_var~28_FF_NODE top^u_var~3_FF_NODE open top^u_var~5_FF_NODE top^u_var~7_FF_NODE open open open open n1628 open open open open n1629 top^looping_FF_NODE top^MULTIPLY~46[16] n1583 top^x_var~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open open open open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1751" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[36]->crossbar  clb.I[19]->crossbar  clb.I[11]->crossbar  clb.I[13]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1751" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1751" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1751" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1751 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1582_1" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[17]->crossbar  clb.I[36]->crossbar  clb.I[38]->crossbar  clb.I[10]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1582_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1582_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1582_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1582_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n936" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[2].out[1]->crossbar  clb.I[17]->crossbar  clb.I[6]->crossbar  fle[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n936" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1131" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1131" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1131" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1131 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~13_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~13_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n936" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n936" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n936" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n936 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n926" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[3].out[1]->crossbar  clb.I[12]->crossbar  fle[3].out[0]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n926" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n931" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n931" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n931" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n931 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n926" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n926" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n926" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n926 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n916" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[4].out[1]->crossbar  clb.I[1]->crossbar  fle[4].out[0]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n916" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n921" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n921" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n921" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n921 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n916" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n916" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n916" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n916 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n906" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[5].out[1]->crossbar  clb.I[3]->crossbar  fle[5].out[0]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n906" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n911" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n911" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n911" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n911 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n906" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n906" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n906" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n906 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~30_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~30_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n896" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  fle[6].out[1]->crossbar  clb.I[2]->crossbar  fle[6].out[0]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n896" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n901" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n901" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n901" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n901 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n896" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n896" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n896" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n896 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1011" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  fle[7].out[1]->crossbar  clb.I[0]->crossbar  fle[7].out[0]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1011" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n891" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n891" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n891" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n891 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1011" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1011" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1011" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1011 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1869" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[9]->crossbar  clb.I[39]->crossbar  clb.I[20]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1869" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1869" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1869" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1869" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1869 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1627_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[16]->crossbar  clb.I[30]->crossbar  clb.I[35]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1627_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1627_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1627_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1627_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1627_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="n881" instance="clb[67]" mode="clb">
		<inputs>
			<port name="I">open top^x_var~29_FF_NODE top^x_var~9_FF_NODE top^Aport~29 top^x_var~28_FF_NODE open open top^Aport~31 top^x_var~31_FF_NODE top^Aport~30 top^x_var~30_FF_NODE open open open open open n1460 open open top^DXport~4 top^x_var~6_FF_NODE top^x_var~7_FF_NODE top^x_var~8_FF_NODE open open n1819 top^x_var~5_FF_NODE open open top^x_var~27_FF_NODE open open open open open top^x_var~3_FF_NODE top^x_var~4_FF_NODE top^u_var~26_FF_NODE top^DXport~3 top^Aport~28 </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  open fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  open fle[6].out[1]->clbouts2  open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1096" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[0].out[1]->crossbar  clb.I[22]->crossbar  fle[0].out[0]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1096" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1101" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1101" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1101" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1101 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1096" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1096" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1096" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1096 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~8_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~8_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1086" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[1].out[1]->crossbar  clb.I[20]->crossbar  fle[1].out[0]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1086" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1091" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1091" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1091" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1091 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~7_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~7_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1086" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1086" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1086" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1086 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1821" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[38]->crossbar  clb.I[19]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1821" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1821" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1821" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1821" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1821 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1076" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[3].out[1]->crossbar  clb.I[36]->crossbar  fle[3].out[0]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1076" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1081" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1081" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1081" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1081 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1076" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1076" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1076" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1076 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1071" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[8]->crossbar  fle[4].out[1]->crossbar  fle[4].out[0]->crossbar  clb.I[35]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1071" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1061" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1061" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1061" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1061 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1071" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1071" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1071" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1071 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1458" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1458" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1458" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1458" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1458 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1438" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[8]->crossbar  fle[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1438" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1438" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1438" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1438" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1438 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1439" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[8]->crossbar  clb.I[39]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1439" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1439" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1439" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1439 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1051" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[8].out[1]->crossbar  clb.I[4]->crossbar  fle[8].out[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1051" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1056" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1056" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1056" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1056 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1051" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1051" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1051" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1051 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n881" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[16]->crossbar  fle[9].out[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n881" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1046" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1046" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1046" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1046 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n881" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n881" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n881" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n881 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1041" instance="clb[68]" mode="clb">
		<inputs>
			<port name="I">top^y_var~25_FF_NODE top^y_var~22_FF_NODE open top^y_var~24_FF_NODE top^y_var~11_FF_NODE open open open open n1725 top^y_var~2_FF_NODE top^y_var~26_FF_NODE top^y_var~27_FF_NODE open open open open top^y_var~3_FF_NODE top^y_var~4_FF_NODE top^y_var~14_FF_NODE top^y_var~15_FF_NODE top^y_var~5_FF_NODE open top^y_var~28_FF_NODE open open open n1460 open top^y_var~12_FF_NODE open open open open top^y_var~29_FF_NODE top^MULTIPLY~0[3] top^MULTIPLY~0[4] top^x_var~26_FF_NODE top^y_var~10_FF_NODE top^y_var~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1727_1" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1727_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1727_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1727_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1727_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1727_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1236" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[1].out[1]->crossbar  clb.I[18]->crossbar  fle[1].out[0]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1236" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1241" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1241" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1241" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1241 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~5_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~5_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1236" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1236" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1236" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1236 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~4_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~4_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1216" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[2].out[1]->crossbar  clb.I[34]->crossbar  fle[2].out[0]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1216" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1221" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1221" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1221" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1221 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~3_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~3_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1216" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1216" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1216" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1216 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~29_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~29_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1206" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[3].out[1]->crossbar  clb.I[12]->crossbar  fle[3].out[0]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1206" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1211" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1211" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1211" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1211 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~28_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~28_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1206" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1206" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1206" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1206 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1196" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[4].out[1]->crossbar  clb.I[0]->crossbar  fle[4].out[0]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1196" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1201" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1201" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1201" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1201 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1196" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1196" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1196" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1196 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1181" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[5].out[1]->crossbar  clb.I[1]->crossbar  fle[5].out[0]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1181" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1191" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1191" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1191" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1191 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1181" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1181" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1181" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1181 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1166" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[6].out[1]->crossbar  clb.I[10]->crossbar  fle[6].out[0]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1166" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1171" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1171" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1171" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1171 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1166" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1166" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1166" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1166 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1136" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[7].out[1]->crossbar  clb.I[19]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1136" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1141" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1141" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1141" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1141 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1136" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1136" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1136" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1136 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~14_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~14_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1121" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[8].out[1]->crossbar  clb.I[4]->crossbar  fle[8].out[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1121" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1126" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1126" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1126" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1126 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~12_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~12_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1121" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1121" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1121" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1121 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1041" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[27]->crossbar  fle[9].out[0]->crossbar  clb.I[38]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1041" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1116" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1116" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1116" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1116 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1041" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1041" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1041" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1041 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~26_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~26_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n876" instance="clb[69]" mode="clb">
		<inputs>
			<port name="I">top^y_var~0_FF_NODE top^y_var~1_FF_NODE top^MULTIPLY~0[1] top^MULTIPLY~0[0] top^y_var~9_FF_NODE top^MULTIPLY~0[2] open open open top^Aport~21 top^y_var~6_FF_NODE top^x_var~25_FF_NODE top^DXport~22 open open open open top^x_var~23_FF_NODE top^x_var~22_FF_NODE top^Aport~24 top^x_var~21_FF_NODE n1437_1 top^y_var~2_FF_NODE open open open open n1460 open top^x_var~0_FF_NODE open open open open top^x_var~24_FF_NODE top^Aport~22 top^Aport~23 top^u_var~25_FF_NODE top^MULTIPLY~43[25] top^y_var~31_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1436" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  fle[1].out[1]->crossbar  clb.I[9]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1436" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1436" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1436" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1436 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1441" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[35]->crossbar  clb.I[36]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1441" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1887" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open open lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1887" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open open ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1887" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open open lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1887 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1441" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1441" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1441" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1441 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1026" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[2].out[1]->crossbar  clb.I[17]->crossbar  fle[2].out[0]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1026" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1021" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1021" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1021" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1021 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1026" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1026" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1026" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1026 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1036" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[3].out[1]->crossbar  clb.I[11]->crossbar  fle[3].out[0]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1036" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1031" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1031" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1031" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1031 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1036" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1036" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1036" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1036 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1722_1" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[22]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1722_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1722_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1722_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1722_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1720" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[2]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1720" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1720" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1720" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1720" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1720 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1246" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[6].out[1]->crossbar  clb.I[10]->crossbar  fle[6].out[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1246" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1111" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1111" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1111" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1111 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1246" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1246" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1246" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1246 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~6_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~6_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1106" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[7].out[1]->crossbar  clb.I[0]->crossbar  fle[7].out[0]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1106" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1231" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1231" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1231" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1231 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~31_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~31_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1106" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1106" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1106" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1106 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1261" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[8].out[1]->crossbar  clb.I[4]->crossbar  fle[8].out[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1261" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n946" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n946" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n946" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n946 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~0_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~0_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1261" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1261" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1261" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1261 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Youtport~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Youtport~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n876" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[27]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n876" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1690" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open lut5inter.in[1]->direct1  open lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1690" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]->direct1  open ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1690" instance="lut[0]">
							<inputs>
								<port name="in">open lut5.in[1]->direct:lut5  open lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1690 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n876" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n876" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n876" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n876 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~25_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~25_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n871" instance="clb[70]" mode="clb">
		<inputs>
			<port name="I">top^Aport~17 top^x_var~19_FF_NODE top^x_var~16_FF_NODE top^Aport~19 n1453 open open top^Aport~16 open top^u_var~23_FF_NODE top^Aport~21 open open open open top^x_var~20_FF_NODE n1460 open open top^u_var~22_FF_NODE top^Aport~20 n1436 open top^x_var~17_FF_NODE top^x_var~15_FF_NODE top^u_var~9_FF_NODE open open top^x_var~21_FF_NODE top^x_var~18_FF_NODE top^Aport~18 open open open open top^x_var~10_FF_NODE top^u_var~27_FF_NODE top^u_var~24_FF_NODE top^MULTIPLY~43[27] open </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  fle[1].out[0]->clbouts1  fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  fle[4].out[0]->clbouts1  open open open fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  fle[2].out[1]->clbouts2  fle[3].out[1]->clbouts2  open open open fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n866" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[0].out[1]->crossbar  clb.I[9]->crossbar  fle[0].out[0]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n866" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n861" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n861" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n861" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n861 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~22_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~22_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n866" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n866" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n866" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n866 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~23_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~23_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n886" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[1].out[1]->crossbar  clb.I[36]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n886" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1693" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1693" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1693" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1693 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n886" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n886" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n886" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n886 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~27_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~27_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n956" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[2].out[1]->crossbar  clb.I[35]->crossbar  fle[2].out[0]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n956" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n941" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n941" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n941" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n941 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~9_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~9_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n956" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n956" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n956" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n956 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n986" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[2]->crossbar  fle[3].out[1]->crossbar  fle[3].out[0]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n986" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n981" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n981" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n981" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n981 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n986" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n986" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n986" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n986 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n1451" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]->crossbar  fle[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[23]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1451" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1451" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1451" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1451 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1452_1" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[3]->crossbar  fle[6].out[1]->crossbar  clb.I[4]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1452_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1452_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1452_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1452_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1435" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1435" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1435" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1435" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1435" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1435 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1434" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[3]->crossbar  fle[6].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1434" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1434" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1434" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1434" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1434 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1001" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]->crossbar  fle[8].out[1]->crossbar  clb.I[1]->crossbar  fle[8].out[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n1001" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n996" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n996" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n996" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n996 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n1001" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1001" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1001" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1001 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n871" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[16]->crossbar  fle[9].out[0]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n871" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n1016" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n1016" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1016" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1016 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Xoutport~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Xoutport~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n871" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n871" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n871" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n871 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~24_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~24_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n851" instance="clb[71]" mode="clb">
		<inputs>
			<port name="I">top^u_var~1_FF_NODE top^u_var~11_FF_NODE open open top^u_var~2_FF_NODE top^y_var~11_FF_NODE n1746 open top^MULTIPLY~46[10] top^Yinport~12 top^u_var~16_FF_NODE top^Yinport~11 open open open open open top^looping_FF_NODE n1429 top^u_var~18_FF_NODE top^u_var~17_FF_NODE top^y_var~12_FF_NODE top^MULTIPLY~0[11] open open n1596 open n1460 open top^u_var~19_FF_NODE open open open open top^u_var~10_FF_NODE n1594 top^MULTIPLY~0[12] top^u_var~20_FF_NODE top^u_var~21_FF_NODE top^u_var~15_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]->clbouts1  open fle[2].out[0]->clbouts1  fle[3].out[0]->clbouts1  open fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  fle[8].out[0]->clbouts1  fle[9].out[0]->clbouts1  open open open open fle[4].out[1]->clbouts2  fle[5].out[1]->clbouts2  fle[6].out[1]->clbouts2  fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clk </port>
		</clocks>
		<block name="n1745" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1745" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1745" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1745" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1745 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1749" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1749" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1749" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1749" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1749" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1749 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1748" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[21]->crossbar  fle[1].out[1]->crossbar  clb.I[36]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1748" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1748" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1748" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1748 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1593" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[35]->crossbar  clb.I[25]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1593" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1593" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1593" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1593 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n791" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[4].out[1]->crossbar  clb.I[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n791" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n791" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n791" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n791" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n791 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~1_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~1_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n801" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[5].out[1]->crossbar  clb.I[1]->crossbar  fle[5].out[0]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n801" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n796" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n796" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n796" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n796 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~10_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~10_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n801" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n801" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n801" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n801 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~11_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~11_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n826" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[6].out[1]->crossbar  clb.I[10]->crossbar  fle[6].out[0]->crossbar  clb.I[39]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n826" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n821" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n821" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n821" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n821 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~15_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~15_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n826" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n826" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n826" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n826 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~16_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~16_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n836" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[7].out[1]->crossbar  clb.I[19]->crossbar  fle[7].out[0]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n836" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n831" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n831" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n831" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n831 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~17_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~17_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n836" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n836" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n836" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n836 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~18_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~18_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n846" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  fle[8].out[1]->crossbar  clb.I[4]->crossbar  fle[8].out[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n846" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n841" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  open open lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n841" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  open open ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n841" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  open open lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n841 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~19_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~19_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n846" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n846" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n846" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n846 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~2_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~2_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n851" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]->crossbar  clb.I[37]->crossbar  clb.I[27]->crossbar  fle[9].out[0]->crossbar  clb.I[38]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n851" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]->direct3  </port>
				</clocks>
				<block name="n856" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open lut5inter.in[2]->direct1  lut5inter.in[3]->direct1  lut5inter.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n856" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n856" instance="lut[0]">
							<inputs>
								<port name="in">open open lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n856 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~21_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~21_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
				<block name="n851" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]->complete1  </port>
					</clocks>
					<block name="n851" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n851" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n851 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="top^Uoutport~20_FF_NODE" instance="ff[0]">
						<inputs>
							<port name="D">lut5[0].out[0]->direct2  </port>
						</inputs>
						<outputs>
							<port name="Q">top^Uoutport~20_FF_NODE </port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]->direct3  </port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="n1758" instance="clb[72]" mode="clb">
		<inputs>
			<port name="I">top^Uinport~9 top^looping_FF_NODE top^MULTIPLY~0[10] top^MULTIPLY~0[9] top^MULTIPLY~46[7] open top^DXport~1 top^Yinport~10 top^Yinport~9 top^y_var~9_FF_NODE n1572_1 top^DXport~2 top^x_var~0_FF_NODE top^x_var~1_FF_NODE top^y_var~15_FF_NODE top^y_var~10_FF_NODE top^u_var~9_FF_NODE open open n1578 n1579 n1575 top^DXport~0 n1743 top^x_var~2_FF_NODE n1740 top^MULTIPLY~46[4] n1429 top^MULTIPLY~46[5] n1591 top^MULTIPLY~46[9] open n1564 n1565 n1568 open n1590 top^MULTIPLY~0[15] n1759 top^MULTIPLY~46[6] </port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]->clbouts1  open fle[4].out[0]->clbouts1  fle[5].out[0]->clbouts1  fle[6].out[0]->clbouts1  fle[7].out[0]->clbouts1  open open fle[0].out[1]->clbouts2  fle[1].out[1]->clbouts2  open open open open open open fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n1567_1" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]->crossbar  clb.I[28]->crossbar  clb.I[32]->crossbar  clb.I[33]->crossbar  clb.I[34]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1567_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1567_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1567_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1567_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1567_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1814" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[6]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1814" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1814" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1814" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1814" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1814 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1816" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  clb.I[13]->crossbar  clb.I[24]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1816" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1816" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1816" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1816 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1589" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[36]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1589" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1589" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1589" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1589" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  open open open </port>
							</inputs>
							<outputs>
								<port name="out">n1589 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1588" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  fle[3].out[1]->crossbar  clb.I[29]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1588" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1588" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1588" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1588 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1739" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[1]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  clb.I[25]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1739" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1739" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1739" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1739 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1742_1" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[2]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[23]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]->direct2  open </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1742_1" instance="ble6[0]" mode="ble6">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  fle.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->mux1  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1742_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]->direct1  ble6.in[1]->direct1  ble6.in[2]->direct1  ble6.in[3]->direct1  ble6.in[4]->direct1  ble6.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n1742_1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->direct:lut6  lut6.in[1]->direct:lut6  lut6.in[2]->direct:lut6  lut6.in[3]->direct:lut6  lut6.in[4]->direct:lut6  lut6.in[5]->direct:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n1742_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
				<block name="open" instance="ff[0]"/>
			</block>
		</block>
		<block name="n1580" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1580" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="n1571" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct1  lut5inter.in[1]->direct1  lut5inter.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1571" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1571" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1571 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1580" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1580" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1580" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1580 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1577_1" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  fle[7].out[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1577_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1577_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1577_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1577_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1577_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1758" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[27]->crossbar  clb.I[38]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1758" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1758" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1758" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1758" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  open </port>
							</inputs>
							<outputs>
								<port name="out">n1758 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^Aport~29" instance="io[73]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~28" instance="io[74]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~31" instance="io[75]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~26" instance="io[76]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~25" instance="io[77]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~30" instance="io[78]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~27" instance="io[79]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~23" instance="io[80]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~22" instance="io[81]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~24" instance="io[82]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~21" instance="io[83]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~20" instance="io[84]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n1717_1" instance="clb[85]" mode="clb">
		<inputs>
			<port name="I">open open n1730 open top^MULTIPLY~0[7] open open open open open top^MULTIPLY~0[6] open open open top^MULTIPLY~46[31] open open open open top^y_var~7_FF_NODE n1735 top^y_var~5_FF_NODE top^y_var~6_FF_NODE open open open open open open open open open open open open open open top^MULTIPLY~43[31] top^u_var~31_FF_NODE top^MULTIPLY~0[5] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]->clbouts1  open open open open open open open fle[7].out[1]->clbouts2  fle[8].out[1]->clbouts2  fle[9].out[1]->clbouts2  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="fle[0]"/>
		<block name="open" instance="fle[1]"/>
		<block name="open" instance="fle[2]"/>
		<block name="open" instance="fle[3]"/>
		<block name="open" instance="fle[4]"/>
		<block name="open" instance="fle[5]"/>
		<block name="open" instance="fle[6]"/>
		<block name="n1732_1" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1732_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  fle.in[3]->direct1  fle.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1732_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  lut5inter.in[3]->direct2  lut5inter.in[4]->direct2  </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1732_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  ble5.in[3]->direct1  ble5.in[4]->direct1  </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1732_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  lut5.in[3]->direct:lut5  lut5.in[4]->direct:lut5  </port>
							</inputs>
							<outputs>
								<port name="out">n1732_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1734" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1734" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="open" instance="ble5[0]"/>
				<block name="n1734" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1734" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1734" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1734 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
		<block name="n1717_1" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]->crossbar  clb.I[14]->crossbar  clb.I[38]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]->direct2  lut5inter[0].out[1]->direct2  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n1717_1" instance="lut5inter[0]" mode="lut5inter">
				<inputs>
					<port name="in">fle.in[0]->direct1  fle.in[1]->direct1  fle.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]->direct3  ble5[1].out[0]->direct3  </port>
				</outputs>
				<clocks>
					<port name="clk">open </port>
				</clocks>
				<block name="vcc" instance="ble5[0]" mode="ble5">
					<inputs>
						<port name="in">open open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="vcc" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="vcc" instance="lut[0]">
							<inputs>
								<port name="in">open open open open open </port>
							</inputs>
							<outputs>
								<port name="out">vcc </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
				<block name="n1717_1" instance="ble5[1]" mode="ble5">
					<inputs>
						<port name="in">lut5inter.in[0]->direct2  lut5inter.in[1]->direct2  lut5inter.in[2]->direct2  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]->mux1  </port>
					</outputs>
					<clocks>
						<port name="clk">open </port>
					</clocks>
					<block name="n1717_1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]->direct1  ble5.in[1]->direct1  ble5.in[2]->direct1  open open </port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]->direct:lut5  </port>
						</outputs>
						<clocks>
						</clocks>
						<block name="n1717_1" instance="lut[0]">
							<inputs>
								<port name="in">lut5.in[0]->direct:lut5  lut5.in[1]->direct:lut5  lut5.in[2]->direct:lut5  open open </port>
							</inputs>
							<outputs>
								<port name="out">n1717_1 </port>
							</outputs>
							<clocks>
							</clocks>
						</block>
					</block>
					<block name="open" instance="ff[0]"/>
				</block>
			</block>
		</block>
	</block>
	<block name="top^Aport~19" instance="io[86]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~18" instance="io[87]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~2" instance="io[88]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~1" instance="io[89]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~0" instance="io[90]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~17" instance="io[91]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~16" instance="io[92]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~4" instance="io[93]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~3" instance="io[94]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~15" instance="io[95]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~14" instance="io[96]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~9" instance="io[97]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~8" instance="io[98]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~6" instance="io[99]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~5" instance="io[100]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~13" instance="io[101]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~12" instance="io[102]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~11" instance="io[103]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~10" instance="io[104]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Aport~7" instance="io[105]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Aport~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Aport~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^reset" instance="io[106]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^reset" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^reset </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~30" instance="io[107]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~29" instance="io[108]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~14" instance="io[109]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~29" instance="io[110]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~27" instance="io[111]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~25" instance="io[112]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~27" instance="io[113]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~22" instance="io[114]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~21" instance="io[115]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~12" instance="io[116]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~25" instance="io[117]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~17" instance="io[118]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~16" instance="io[119]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~11" instance="io[120]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~14" instance="io[121]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~28" instance="io[122]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~10" instance="io[123]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~22" instance="io[124]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~12" instance="io[125]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~21" instance="io[126]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~11" instance="io[127]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~22" instance="io[128]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~10" instance="io[129]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~9" instance="io[130]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~9" instance="io[131]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~9" instance="io[132]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~17" instance="io[133]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~16" instance="io[134]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~28" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~28_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~27" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~27_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~26" instance="io[137]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~26_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~25" instance="io[138]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~25_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~24" instance="io[139]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~24_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~23" instance="io[140]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~23_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~22" instance="io[141]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~22_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~21" instance="io[142]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~21_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~20" instance="io[143]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~19" instance="io[144]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~19_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~18" instance="io[145]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~18_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~17" instance="io[146]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~17_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~16" instance="io[147]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~16_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~15" instance="io[148]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~15_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~14" instance="io[149]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~14_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~13" instance="io[150]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~13_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~12" instance="io[151]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~12_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~11" instance="io[152]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~11_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~10" instance="io[153]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~10_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~9" instance="io[154]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~9_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~8" instance="io[155]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~8_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~7" instance="io[156]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~7_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~6" instance="io[157]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~6_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~5" instance="io[158]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~5_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~4" instance="io[159]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~4_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~3" instance="io[160]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~2" instance="io[161]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~2_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~1" instance="io[162]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~1_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~0" instance="io[163]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~0_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~31" instance="io[164]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~31_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~30" instance="io[165]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~30_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~29" instance="io[166]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~29_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~28" instance="io[167]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~28_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~27" instance="io[168]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~27_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~26" instance="io[169]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~26_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~25" instance="io[170]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~25_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~24" instance="io[171]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~24_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~23" instance="io[172]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~23_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~22" instance="io[173]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~22_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~21" instance="io[174]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~21_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~20" instance="io[175]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~19" instance="io[176]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~19_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~18" instance="io[177]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~18_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~17" instance="io[178]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~17_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~16" instance="io[179]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~16_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~15" instance="io[180]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~15_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~14" instance="io[181]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~14_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~13" instance="io[182]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~13_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~12" instance="io[183]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~12_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~11" instance="io[184]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~11_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~10" instance="io[185]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~10_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~9" instance="io[186]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~9_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~8" instance="io[187]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~8_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~7" instance="io[188]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~7_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~6" instance="io[189]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~6_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~5" instance="io[190]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~5_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~4" instance="io[191]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~4_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~3" instance="io[192]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~2" instance="io[193]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~2_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~1" instance="io[194]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~1_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Youtport~0" instance="io[195]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~0_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Youtport~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~31" instance="io[196]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~31_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~30" instance="io[197]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~30_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~29" instance="io[198]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~29_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~28" instance="io[199]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~28_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~28" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~27" instance="io[200]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~27_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~27" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~26" instance="io[201]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~26_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~26" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~25" instance="io[202]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~25_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~25" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~24" instance="io[203]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~24_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~24" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~23" instance="io[204]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~23_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~23" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~22" instance="io[205]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~22_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~22" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~21" instance="io[206]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~21_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~21" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~20" instance="io[207]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~20_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~20" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~19" instance="io[208]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~19_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~19" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~18" instance="io[209]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~18_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~18" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~17" instance="io[210]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~17_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~17" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~16" instance="io[211]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~16_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~16" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~15" instance="io[212]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~15_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~14" instance="io[213]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~14_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~13" instance="io[214]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~13_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~12" instance="io[215]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~12_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~11" instance="io[216]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~11_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~10" instance="io[217]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~10_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~9" instance="io[218]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~9_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~8" instance="io[219]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~8_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~7" instance="io[220]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~7_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~6" instance="io[221]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~6_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~5" instance="io[222]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~5_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~4" instance="io[223]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~4_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~3" instance="io[224]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~3_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~2" instance="io[225]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~2_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~1" instance="io[226]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~1_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Xoutport~0" instance="io[227]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~0_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Xoutport~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~31" instance="io[228]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~31_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~31" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~30" instance="io[229]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~30_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~30" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^Uoutport~29" instance="io[230]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~29_FF_NODE </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^Uoutport~29" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~28" instance="io[231]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~30" instance="io[232]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~26" instance="io[233]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~28" instance="io[234]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~28" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~28 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~24" instance="io[235]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~23" instance="io[236]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~13" instance="io[237]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~6" instance="io[238]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~2" instance="io[239]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~20" instance="io[240]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~19" instance="io[241]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~26" instance="io[242]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~18" instance="io[243]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~24" instance="io[244]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~31" instance="io[245]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~15" instance="io[246]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~23" instance="io[247]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~5" instance="io[248]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~30" instance="io[249]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~30" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~30 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~29" instance="io[250]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~29" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~29 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~27" instance="io[251]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~27" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~27 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~26" instance="io[252]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~26" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~26 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~25" instance="io[253]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~24" instance="io[254]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~23" instance="io[255]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~13" instance="io[256]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~21" instance="io[257]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~20" instance="io[258]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~19" instance="io[259]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~20" instance="io[260]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~18" instance="io[261]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~17" instance="io[262]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~8" instance="io[263]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~16" instance="io[264]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~15" instance="io[265]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~7" instance="io[266]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~19" instance="io[267]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~4" instance="io[268]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~1" instance="io[269]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~14" instance="io[270]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~13" instance="io[271]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~6" instance="io[272]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~12" instance="io[273]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~11" instance="io[274]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~5" instance="io[275]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~18" instance="io[276]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~10" instance="io[277]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~4" instance="io[278]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~8" instance="io[279]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~7" instance="io[280]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~3" instance="io[281]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~8" instance="io[282]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~6" instance="io[283]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~5" instance="io[284]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~2" instance="io[285]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~4" instance="io[286]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~3" instance="io[287]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~1" instance="io[288]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~2" instance="io[289]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~1" instance="io[290]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~0" instance="io[291]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Uinport~0" instance="io[292]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Uinport~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Uinport~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Yinport~31" instance="io[293]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Yinport~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Yinport~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~31" instance="io[294]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~31" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~31 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~15" instance="io[295]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~7" instance="io[296]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~3" instance="io[297]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^Xinport~0" instance="io[298]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^Xinport~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^Xinport~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^clk" instance="io[299]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^clk" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^clk </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

