
*** Running vivado
    with args -log DAPHNE2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DAPHNE2.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source DAPHNE2.tcl -notrace
Command: link_design -top DAPHNE2 -part xc7a200tfbg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-3
INFO: [Project 1-454] Reading design checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/.Xil/Vivado-8101-Edgar-Rincon/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.dcp' for cell 'phy_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/.Xil/Vivado-8101-Edgar-Rincon/daphne2_daq_txonly/daphne2_daq_txonly.dcp' for cell 'core_inst/daq_quad_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1734.211 ; gain = 0.000 ; free physical = 20706 ; free virtual = 28000
INFO: [Netlist 29-17] Analyzing 2097 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc] for cell 'core_inst/daq_quad_inst/U0'
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:73]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:81]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:89]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:97]
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc] for cell 'core_inst/daq_quad_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'phy_inst/U0'
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'phy_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'phy_inst/U0'
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'phy_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc:18]
INFO: [Timing 38-2] Deriving generated clocks [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc:18]
create_generated_clock: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2629.730 ; gain = 731.992 ; free physical = 19920 ; free virtual = 27232
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 10 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.730 ; gain = 0.000 ; free physical = 20128 ; free virtual = 27439
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2629.730 ; gain = 1338.957 ; free physical = 20128 ; free virtual = 27439
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Parsing TCL File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl] from IP /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xci
Sourcing Tcl File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7a200t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl]
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2693.762 ; gain = 64.031 ; free physical = 20107 ; free virtual = 27419

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22b21755f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.762 ; gain = 0.000 ; free physical = 19846 ; free virtual = 27158

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout[47]_i_1 into driver instance eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout[23]_i_4, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter[0]_i_1 into driver instance phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlocked_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0 into driver instance phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 177cfb2c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2970.348 ; gain = 0.000 ; free physical = 19760 ; free virtual = 27072
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b9446119

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.348 ; gain = 0.000 ; free physical = 19760 ; free virtual = 27072
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 368 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22ec66f26

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2970.348 ; gain = 0.000 ; free physical = 19767 ; free virtual = 27079
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Sweep, 39 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22ec66f26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.348 ; gain = 0.000 ; free physical = 19835 ; free virtual = 27147
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22ec66f26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.348 ; gain = 0.000 ; free physical = 19835 ; free virtual = 27147
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22ec66f26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.348 ; gain = 0.000 ; free physical = 19835 ; free virtual = 27147
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              33  |                                              3  |
|  Constant propagation         |              46  |             368  |                                              0  |
|  Sweep                        |               0  |              33  |                                             39  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2970.348 ; gain = 0.000 ; free physical = 19835 ; free virtual = 27147
Ending Logic Optimization Task | Checksum: 1ba5090a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.348 ; gain = 0.000 ; free physical = 19835 ; free virtual = 27147

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 204 BRAM(s) out of a total of 205 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 204 Total Ports: 410
Ending PowerOpt Patch Enables Task | Checksum: 14d0f4b18

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3430.121 ; gain = 0.000 ; free physical = 19756 ; free virtual = 27072
Ending Power Optimization Task | Checksum: 14d0f4b18

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3430.121 ; gain = 459.773 ; free physical = 19803 ; free virtual = 27119

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14d0f4b18

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3430.121 ; gain = 0.000 ; free physical = 19803 ; free virtual = 27119

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3430.121 ; gain = 0.000 ; free physical = 19803 ; free virtual = 27119
Ending Netlist Obfuscation Task | Checksum: 1fbdecb59

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3430.121 ; gain = 0.000 ; free physical = 19803 ; free virtual = 27119
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 3430.121 ; gain = 800.391 ; free physical = 19804 ; free virtual = 27119
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3430.121 ; gain = 0.000 ; free physical = 19669 ; free virtual = 26988
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3430.121 ; gain = 0.000 ; free physical = 19667 ; free virtual = 26993
INFO: [runtcl-4] Executing : report_drc -file DAPHNE2_drc_opted.rpt -pb DAPHNE2_drc_opted.pb -rpx DAPHNE2_drc_opted.rpx
Command: report_drc -file DAPHNE2_drc_opted.rpt -pb DAPHNE2_drc_opted.pb -rpx DAPHNE2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19641 ; free virtual = 26969
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ffb0a8ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19641 ; free virtual = 26969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19641 ; free virtual = 26969

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_1 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_2 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_3 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19e060fb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19634 ; free virtual = 26965

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fb0920f7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19623 ; free virtual = 26955

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fb0920f7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19623 ; free virtual = 26955
Phase 1 Placer Initialization | Checksum: 1fb0920f7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19619 ; free virtual = 26952

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c7949eab

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19582 ; free virtual = 26915

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 202f59a8f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19582 ; free virtual = 26915

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 202f59a8f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19582 ; free virtual = 26915

Phase 2.4 Global Placement Core
ERROR: [Place 30-504] Global clock placer failed to legalize CLOCKREGION_X1Y0 for clock loads of type DSP48E1. This region contains 40 available DSP48E1 sites, however there are 60 such loads in the region and clock legalizer could not move enough loads out of the region to legalize it. The following clock nets have loads of type DSP48E1 in this region:
Clock net: endpoint_inst/mclk
Driver: endpoint_inst/mmcm1_clk1_inst
Number of DSP48E1 loads: 30
If the clock net(s) are regional, try using global clock buffers to drive the loads so they are not restricted to specific clock regions and have more freedom to move.
Phase 2.4 Global Placement Core | Checksum: 247f223f5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19535 ; free virtual = 26870
Phase 2 Global Placement | Checksum: 247f223f5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19543 ; free virtual = 26878
ERROR: [Place 30-99] Placer failed with error: 'Exit after global placer'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 1a18783be

Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 3449.168 ; gain = 0.000 ; free physical = 19543 ; free virtual = 26879
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 09:00:09 2023...
