<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='326' ll='336' type='TargetLoweringBase::LegalizeTypeAction llvm::TargetLoweringBase::getPreferredVectorAction(llvm::MVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='325'>/// Return the preferred vector type legalization action.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1232' u='c' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11746' c='_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11753' u='c' c='_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1280' c='_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1284' u='c' c='_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1847' c='_ZNK4llvm21HexagonTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1192' c='_ZNK4llvm19NVPTXTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1197' u='c' c='_ZNK4llvm19NVPTXTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='597' c='_ZNK4llvm17PPCTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='601' u='c' c='_ZNK4llvm17PPCTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='382' c='_ZNK4llvm21SystemZTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='397' u='c' c='_ZNK4llvm21SystemZTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1940' c='_ZNK4llvm17X86TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1949' u='c' c='_ZNK4llvm17X86TargetLowering24getPreferredVectorActionENS_3MVTE'/>
