// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1777\sampleModel1777_1_sub\Mysubsystem_20.v
// Created: 2024-07-01 23:35:02
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_20
// Source Path: sampleModel1777_1_sub/Subsystem/Mysubsystem_20
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_20
          (clk,
           reset,
           enb,
           In1,
           In2,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  input   In2;
  output  signed [7:0] Out1;  // sfix8_E1


  reg [7:0] cfblk171_reg [0:1];  // ufix8 [2]
  wire [7:0] cfblk171_reg_next [0:1];  // ufix8 [2]
  wire [7:0] cfblk171_out1;  // uint8
  wire [7:0] cfblk18_out1;  // ufix8_En7
  wire signed [7:0] cfblk8_out1;  // int8
  wire signed [31:0] cfblk12_sub_temp;  // sfix32
  wire signed [31:0] cfblk12_1;  // sfix32
  wire signed [31:0] cfblk12_2;  // sfix32
  wire signed [7:0] cfblk12_out1;  // sfix8_E1
  wire signed [31:0] dtc_out;  // sfix32_E1
  wire signed [7:0] cfblk23_out1;  // sfix8_E1


  always @(posedge clk or posedge reset)
    begin : cfblk171_process
      if (reset == 1'b1) begin
        cfblk171_reg[0] <= 8'b00000000;
        cfblk171_reg[1] <= 8'b00000000;
      end
      else begin
        if (enb) begin
          cfblk171_reg[0] <= cfblk171_reg_next[0];
          cfblk171_reg[1] <= cfblk171_reg_next[1];
        end
      end
    end

  assign cfblk171_out1 = cfblk171_reg[1];
  assign cfblk171_reg_next[0] = In1;
  assign cfblk171_reg_next[1] = cfblk171_reg[0];



  assign cfblk18_out1 = {In2, 7'b0000000};



  assign cfblk8_out1 = (cfblk18_out1 > 8'b00000000 ? 8'sb00000001 :
              8'sb00000000);



  assign cfblk12_1 = {24'b0, cfblk171_out1};
  assign cfblk12_2 = {{24{cfblk8_out1[7]}}, cfblk8_out1};
  assign cfblk12_sub_temp = cfblk12_1 - cfblk12_2;
  assign cfblk12_out1 = cfblk12_sub_temp[8:1];



  assign dtc_out = {{24{cfblk12_out1[7]}}, cfblk12_out1};



  assign cfblk23_out1 = dtc_out[7:0];



  assign Out1 = cfblk23_out1;

endmodule  // Mysubsystem_20

