#!/bin/bash

OUT_DIR=hw_out
if [ $# -lt 1 ]; then
  echo "Usage: $0 <Module>"
  exit -1
fi

MODULE=$1
#argsArray=( "$@" )

#sbtArgs=${argsArray[@]:0:$#}

# Create new output directory (and nuke the old one)
OUTDIR=${OUT_DIR}/${MODULE}
rm -rf ${OUTDIR}
mkdir -p ${OUTDIR}

# Generate binary
echo "Generating $MODULE.."
sbt "; run-main plasticine.${MODULE}Gen --testArgs --outdir $OUTDIR"

# Copy 'src/main/scala/apps/$MODULE/Driver.cpp' to OUTDIR
cp -r static/verilog/* $OUTDIR

# Rename outdir to whatever the verilog file's name is
VERILOG_FILE_NAME=$(basename $(find $OUTDIR -iname *.v) | cut -f1 -d'.')
NEW_OUTDIR=${OUT_DIR}/${VERILOG_FILE_NAME}
mv $OUTDIR $NEW_OUTDIR
echo "Changed output directory name from $OUTDIR -> $NEW_OUTDIR"

echo "TOP_MODULE=${VERILOG_FILE_NAME}" > ${NEW_OUTDIR}/Makefile.common

