// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
// Date        : Mon Mar  1 14:11:53 2021
// Host        : finn_dev_grgov running 64-bit unknown
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
//               StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_0_sim_netlist.v
// Design      : StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_0,StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1,Vivado 2020.1.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    in0_V_V_TVALID,
    in0_V_V_TREADY,
    in0_V_V_TDATA,
    out_V_V_TVALID,
    out_V_V_TREADY,
    out_V_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TVALID" *) input in0_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TREADY" *) output in0_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 64, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0" *) input [511:0]in0_V_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TVALID" *) output out_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TREADY" *) input out_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 64, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0" *) output [511:0]out_V_V_TDATA;

  wire ap_clk;
  wire ap_rst_n;
  wire [511:0]in0_V_V_TDATA;
  wire in0_V_V_TREADY;
  wire in0_V_V_TVALID;
  wire [511:0]out_V_V_TDATA;
  wire out_V_V_TREADY;
  wire out_V_V_TVALID;

  (* ap_ST_fsm_state1 = "4'b0001" *) 
  (* ap_ST_fsm_state2 = "4'b0010" *) 
  (* ap_ST_fsm_state3 = "4'b0100" *) 
  (* ap_ST_fsm_state4 = "4'b1000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_V_TDATA(in0_V_V_TDATA),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .in0_V_V_TVALID(in0_V_V_TVALID),
        .out_V_V_TDATA(out_V_V_TDATA),
        .out_V_V_TREADY(out_V_V_TREADY),
        .out_V_V_TVALID(out_V_V_TVALID));
endmodule

(* ap_ST_fsm_state1 = "4'b0001" *) (* ap_ST_fsm_state2 = "4'b0010" *) (* ap_ST_fsm_state3 = "4'b0100" *) 
(* ap_ST_fsm_state4 = "4'b1000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Batch_1
   (ap_clk,
    ap_rst_n,
    in0_V_V_TDATA,
    in0_V_V_TVALID,
    in0_V_V_TREADY,
    out_V_V_TDATA,
    out_V_V_TVALID,
    out_V_V_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [511:0]in0_V_V_TDATA;
  input in0_V_V_TVALID;
  output in0_V_V_TREADY;
  output [511:0]out_V_V_TDATA;
  output out_V_V_TVALID;
  input out_V_V_TREADY;

  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:3]d0;
  wire grp_StreamingMaxPool_Pre_fu_47_ap_start_reg;
  wire grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY;
  wire grp_StreamingMaxPool_Pre_fu_47_n_515;
  wire grp_StreamingMaxPool_Pre_fu_47_n_516;
  wire grp_StreamingMaxPool_Pre_fu_47_n_519;
  wire [511:0]grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA;
  wire grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID;
  wire [511:0]in0_V_V_TDATA;
  wire [511:0]in0_V_V_TDATA_int;
  wire in0_V_V_TREADY;
  wire in0_V_V_TVALID;
  wire in0_V_V_TVALID_int;
  wire [511:0]out_V_V_TDATA;
  wire out_V_V_TREADY;
  wire out_V_V_TVALID;
  wire regslice_both_in0_V_V_U_n_516;
  wire regslice_both_in0_V_V_U_n_517;
  wire regslice_both_in0_V_V_U_n_518;
  wire regslice_both_in0_V_V_U_n_519;
  wire regslice_both_in0_V_V_U_n_520;
  wire regslice_both_in0_V_V_U_n_521;
  wire regslice_both_in0_V_V_U_n_522;
  wire regslice_both_in0_V_V_U_n_523;
  wire regslice_both_in0_V_V_U_n_524;
  wire regslice_both_in0_V_V_U_n_525;
  wire regslice_both_in0_V_V_U_n_526;
  wire regslice_both_in0_V_V_U_n_527;
  wire regslice_both_in0_V_V_U_n_528;
  wire regslice_both_in0_V_V_U_n_529;
  wire regslice_both_in0_V_V_U_n_530;
  wire regslice_both_in0_V_V_U_n_531;
  wire regslice_both_in0_V_V_U_n_532;
  wire regslice_both_in0_V_V_U_n_533;
  wire regslice_both_in0_V_V_U_n_534;
  wire regslice_both_in0_V_V_U_n_535;
  wire regslice_both_in0_V_V_U_n_536;
  wire regslice_both_in0_V_V_U_n_537;
  wire regslice_both_in0_V_V_U_n_538;
  wire regslice_both_in0_V_V_U_n_539;
  wire regslice_both_in0_V_V_U_n_540;
  wire regslice_both_in0_V_V_U_n_541;
  wire regslice_both_in0_V_V_U_n_542;
  wire regslice_both_in0_V_V_U_n_543;
  wire regslice_both_in0_V_V_U_n_544;
  wire regslice_both_in0_V_V_U_n_545;
  wire regslice_both_in0_V_V_U_n_546;
  wire regslice_both_in0_V_V_U_n_547;
  wire regslice_both_in0_V_V_U_n_548;
  wire regslice_both_in0_V_V_U_n_549;
  wire regslice_both_in0_V_V_U_n_550;
  wire regslice_both_in0_V_V_U_n_551;
  wire regslice_both_in0_V_V_U_n_552;
  wire regslice_both_in0_V_V_U_n_553;
  wire regslice_both_in0_V_V_U_n_554;
  wire regslice_both_in0_V_V_U_n_555;
  wire regslice_both_in0_V_V_U_n_556;
  wire regslice_both_in0_V_V_U_n_557;
  wire regslice_both_in0_V_V_U_n_558;
  wire regslice_both_in0_V_V_U_n_559;
  wire regslice_both_in0_V_V_U_n_560;
  wire regslice_both_in0_V_V_U_n_561;
  wire regslice_both_in0_V_V_U_n_562;
  wire regslice_both_in0_V_V_U_n_563;
  wire regslice_both_in0_V_V_U_n_564;
  wire regslice_both_in0_V_V_U_n_565;
  wire regslice_both_in0_V_V_U_n_566;
  wire regslice_both_in0_V_V_U_n_567;
  wire regslice_both_in0_V_V_U_n_568;
  wire regslice_both_in0_V_V_U_n_569;
  wire regslice_both_in0_V_V_U_n_570;
  wire regslice_both_in0_V_V_U_n_571;
  wire regslice_both_in0_V_V_U_n_572;
  wire regslice_both_in0_V_V_U_n_573;
  wire regslice_both_in0_V_V_U_n_574;
  wire regslice_both_in0_V_V_U_n_575;
  wire regslice_both_in0_V_V_U_n_576;
  wire regslice_both_in0_V_V_U_n_577;
  wire regslice_both_in0_V_V_U_n_578;
  wire regslice_both_in0_V_V_U_n_579;
  wire regslice_both_in0_V_V_U_n_580;
  wire regslice_both_in0_V_V_U_n_581;
  wire regslice_both_in0_V_V_U_n_582;
  wire regslice_both_in0_V_V_U_n_583;
  wire regslice_both_in0_V_V_U_n_584;
  wire regslice_both_in0_V_V_U_n_585;
  wire regslice_both_in0_V_V_U_n_586;
  wire regslice_both_in0_V_V_U_n_587;
  wire regslice_both_in0_V_V_U_n_588;
  wire regslice_both_in0_V_V_U_n_589;
  wire regslice_both_in0_V_V_U_n_590;
  wire regslice_both_in0_V_V_U_n_591;
  wire regslice_both_in0_V_V_U_n_592;
  wire regslice_both_in0_V_V_U_n_593;
  wire regslice_both_in0_V_V_U_n_594;
  wire regslice_both_in0_V_V_U_n_595;
  wire regslice_both_in0_V_V_U_n_596;
  wire regslice_both_in0_V_V_U_n_597;
  wire regslice_both_in0_V_V_U_n_598;
  wire regslice_both_in0_V_V_U_n_599;
  wire regslice_both_in0_V_V_U_n_600;
  wire regslice_both_in0_V_V_U_n_601;
  wire regslice_both_in0_V_V_U_n_602;
  wire regslice_both_in0_V_V_U_n_603;
  wire regslice_both_in0_V_V_U_n_604;
  wire regslice_both_in0_V_V_U_n_605;
  wire regslice_both_in0_V_V_U_n_606;
  wire regslice_both_in0_V_V_U_n_607;
  wire regslice_both_in0_V_V_U_n_608;
  wire regslice_both_in0_V_V_U_n_609;
  wire regslice_both_in0_V_V_U_n_610;
  wire regslice_both_in0_V_V_U_n_611;
  wire regslice_both_in0_V_V_U_n_612;
  wire regslice_both_in0_V_V_U_n_613;
  wire regslice_both_in0_V_V_U_n_614;
  wire regslice_both_in0_V_V_U_n_615;
  wire regslice_both_in0_V_V_U_n_616;
  wire regslice_both_in0_V_V_U_n_617;
  wire regslice_both_in0_V_V_U_n_618;
  wire regslice_both_in0_V_V_U_n_619;
  wire regslice_both_in0_V_V_U_n_620;
  wire regslice_both_in0_V_V_U_n_621;
  wire regslice_both_in0_V_V_U_n_622;
  wire regslice_both_in0_V_V_U_n_623;
  wire regslice_both_in0_V_V_U_n_624;
  wire regslice_both_in0_V_V_U_n_625;
  wire regslice_both_in0_V_V_U_n_626;
  wire regslice_both_in0_V_V_U_n_627;
  wire regslice_both_in0_V_V_U_n_628;
  wire regslice_both_in0_V_V_U_n_629;
  wire regslice_both_in0_V_V_U_n_630;
  wire regslice_both_in0_V_V_U_n_631;
  wire regslice_both_in0_V_V_U_n_632;
  wire regslice_both_in0_V_V_U_n_633;
  wire regslice_both_in0_V_V_U_n_634;
  wire regslice_both_in0_V_V_U_n_635;
  wire regslice_both_in0_V_V_U_n_636;
  wire regslice_both_in0_V_V_U_n_637;
  wire regslice_both_in0_V_V_U_n_638;
  wire regslice_both_in0_V_V_U_n_639;
  wire regslice_both_in0_V_V_U_n_640;
  wire regslice_both_in0_V_V_U_n_641;
  wire regslice_both_in0_V_V_U_n_642;
  wire regslice_both_out_V_V_U_n_3;
  wire \rep_0_i_reg_36_reg_n_1_[0] ;
  wire \rep_0_i_reg_36_reg_n_1_[1] ;
  wire [1:0]rep_reg_70;
  wire \rep_reg_70[0]_i_1_n_1 ;
  wire \rep_reg_70[1]_i_1_n_1 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Pre grp_StreamingMaxPool_Pre_fu_47
       (.D(grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA),
        .E(grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY),
        .Q({in0_V_V_TVALID_int,in0_V_V_TDATA_int}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[7]_0 ({ap_CS_fsm_state8,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[7]_1 (grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID),
        .ap_clk(ap_clk),
        .d0(d0),
        .grp_StreamingMaxPool_Pre_fu_47_ap_start_reg(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .\outpix_0_reg_4623_reg[2]_0 (regslice_both_out_V_V_U_n_3),
        .\outpix_0_reg_4623_reg[2]_1 ({ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\q0_reg[3] (regslice_both_in0_V_V_U_n_516),
        .\q0_reg[3]_0 (regslice_both_in0_V_V_U_n_517),
        .\q0_reg[3]_1 (regslice_both_in0_V_V_U_n_518),
        .\q0_reg[3]_10 (regslice_both_in0_V_V_U_n_527),
        .\q0_reg[3]_100 (regslice_both_in0_V_V_U_n_617),
        .\q0_reg[3]_101 (regslice_both_in0_V_V_U_n_618),
        .\q0_reg[3]_102 (regslice_both_in0_V_V_U_n_619),
        .\q0_reg[3]_103 (regslice_both_in0_V_V_U_n_620),
        .\q0_reg[3]_104 (regslice_both_in0_V_V_U_n_621),
        .\q0_reg[3]_105 (regslice_both_in0_V_V_U_n_622),
        .\q0_reg[3]_106 (regslice_both_in0_V_V_U_n_623),
        .\q0_reg[3]_107 (regslice_both_in0_V_V_U_n_624),
        .\q0_reg[3]_108 (regslice_both_in0_V_V_U_n_625),
        .\q0_reg[3]_109 (regslice_both_in0_V_V_U_n_626),
        .\q0_reg[3]_11 (regslice_both_in0_V_V_U_n_528),
        .\q0_reg[3]_110 (regslice_both_in0_V_V_U_n_627),
        .\q0_reg[3]_111 (regslice_both_in0_V_V_U_n_628),
        .\q0_reg[3]_112 (regslice_both_in0_V_V_U_n_629),
        .\q0_reg[3]_113 (regslice_both_in0_V_V_U_n_630),
        .\q0_reg[3]_114 (regslice_both_in0_V_V_U_n_631),
        .\q0_reg[3]_115 (regslice_both_in0_V_V_U_n_632),
        .\q0_reg[3]_116 (regslice_both_in0_V_V_U_n_633),
        .\q0_reg[3]_117 (regslice_both_in0_V_V_U_n_634),
        .\q0_reg[3]_118 (regslice_both_in0_V_V_U_n_635),
        .\q0_reg[3]_119 (regslice_both_in0_V_V_U_n_636),
        .\q0_reg[3]_12 (regslice_both_in0_V_V_U_n_529),
        .\q0_reg[3]_120 (regslice_both_in0_V_V_U_n_637),
        .\q0_reg[3]_121 (regslice_both_in0_V_V_U_n_638),
        .\q0_reg[3]_122 (regslice_both_in0_V_V_U_n_639),
        .\q0_reg[3]_123 (regslice_both_in0_V_V_U_n_640),
        .\q0_reg[3]_124 (regslice_both_in0_V_V_U_n_641),
        .\q0_reg[3]_125 (regslice_both_in0_V_V_U_n_642),
        .\q0_reg[3]_13 (regslice_both_in0_V_V_U_n_530),
        .\q0_reg[3]_14 (regslice_both_in0_V_V_U_n_531),
        .\q0_reg[3]_15 (regslice_both_in0_V_V_U_n_532),
        .\q0_reg[3]_16 (regslice_both_in0_V_V_U_n_533),
        .\q0_reg[3]_17 (regslice_both_in0_V_V_U_n_534),
        .\q0_reg[3]_18 (regslice_both_in0_V_V_U_n_535),
        .\q0_reg[3]_19 (regslice_both_in0_V_V_U_n_536),
        .\q0_reg[3]_2 (regslice_both_in0_V_V_U_n_519),
        .\q0_reg[3]_20 (regslice_both_in0_V_V_U_n_537),
        .\q0_reg[3]_21 (regslice_both_in0_V_V_U_n_538),
        .\q0_reg[3]_22 (regslice_both_in0_V_V_U_n_539),
        .\q0_reg[3]_23 (regslice_both_in0_V_V_U_n_540),
        .\q0_reg[3]_24 (regslice_both_in0_V_V_U_n_541),
        .\q0_reg[3]_25 (regslice_both_in0_V_V_U_n_542),
        .\q0_reg[3]_26 (regslice_both_in0_V_V_U_n_543),
        .\q0_reg[3]_27 (regslice_both_in0_V_V_U_n_544),
        .\q0_reg[3]_28 (regslice_both_in0_V_V_U_n_545),
        .\q0_reg[3]_29 (regslice_both_in0_V_V_U_n_546),
        .\q0_reg[3]_3 (regslice_both_in0_V_V_U_n_520),
        .\q0_reg[3]_30 (regslice_both_in0_V_V_U_n_547),
        .\q0_reg[3]_31 (regslice_both_in0_V_V_U_n_548),
        .\q0_reg[3]_32 (regslice_both_in0_V_V_U_n_549),
        .\q0_reg[3]_33 (regslice_both_in0_V_V_U_n_550),
        .\q0_reg[3]_34 (regslice_both_in0_V_V_U_n_551),
        .\q0_reg[3]_35 (regslice_both_in0_V_V_U_n_552),
        .\q0_reg[3]_36 (regslice_both_in0_V_V_U_n_553),
        .\q0_reg[3]_37 (regslice_both_in0_V_V_U_n_554),
        .\q0_reg[3]_38 (regslice_both_in0_V_V_U_n_555),
        .\q0_reg[3]_39 (regslice_both_in0_V_V_U_n_556),
        .\q0_reg[3]_4 (regslice_both_in0_V_V_U_n_521),
        .\q0_reg[3]_40 (regslice_both_in0_V_V_U_n_557),
        .\q0_reg[3]_41 (regslice_both_in0_V_V_U_n_558),
        .\q0_reg[3]_42 (regslice_both_in0_V_V_U_n_559),
        .\q0_reg[3]_43 (regslice_both_in0_V_V_U_n_560),
        .\q0_reg[3]_44 (regslice_both_in0_V_V_U_n_561),
        .\q0_reg[3]_45 (regslice_both_in0_V_V_U_n_562),
        .\q0_reg[3]_46 (regslice_both_in0_V_V_U_n_563),
        .\q0_reg[3]_47 (regslice_both_in0_V_V_U_n_564),
        .\q0_reg[3]_48 (regslice_both_in0_V_V_U_n_565),
        .\q0_reg[3]_49 (regslice_both_in0_V_V_U_n_566),
        .\q0_reg[3]_5 (regslice_both_in0_V_V_U_n_522),
        .\q0_reg[3]_50 (regslice_both_in0_V_V_U_n_567),
        .\q0_reg[3]_51 (regslice_both_in0_V_V_U_n_568),
        .\q0_reg[3]_52 (regslice_both_in0_V_V_U_n_569),
        .\q0_reg[3]_53 (regslice_both_in0_V_V_U_n_570),
        .\q0_reg[3]_54 (regslice_both_in0_V_V_U_n_571),
        .\q0_reg[3]_55 (regslice_both_in0_V_V_U_n_572),
        .\q0_reg[3]_56 (regslice_both_in0_V_V_U_n_573),
        .\q0_reg[3]_57 (regslice_both_in0_V_V_U_n_574),
        .\q0_reg[3]_58 (regslice_both_in0_V_V_U_n_575),
        .\q0_reg[3]_59 (regslice_both_in0_V_V_U_n_576),
        .\q0_reg[3]_6 (regslice_both_in0_V_V_U_n_523),
        .\q0_reg[3]_60 (regslice_both_in0_V_V_U_n_577),
        .\q0_reg[3]_61 (regslice_both_in0_V_V_U_n_578),
        .\q0_reg[3]_62 (regslice_both_in0_V_V_U_n_579),
        .\q0_reg[3]_63 (regslice_both_in0_V_V_U_n_580),
        .\q0_reg[3]_64 (regslice_both_in0_V_V_U_n_581),
        .\q0_reg[3]_65 (regslice_both_in0_V_V_U_n_582),
        .\q0_reg[3]_66 (regslice_both_in0_V_V_U_n_583),
        .\q0_reg[3]_67 (regslice_both_in0_V_V_U_n_584),
        .\q0_reg[3]_68 (regslice_both_in0_V_V_U_n_585),
        .\q0_reg[3]_69 (regslice_both_in0_V_V_U_n_586),
        .\q0_reg[3]_7 (regslice_both_in0_V_V_U_n_524),
        .\q0_reg[3]_70 (regslice_both_in0_V_V_U_n_587),
        .\q0_reg[3]_71 (regslice_both_in0_V_V_U_n_588),
        .\q0_reg[3]_72 (regslice_both_in0_V_V_U_n_589),
        .\q0_reg[3]_73 (regslice_both_in0_V_V_U_n_590),
        .\q0_reg[3]_74 (regslice_both_in0_V_V_U_n_591),
        .\q0_reg[3]_75 (regslice_both_in0_V_V_U_n_592),
        .\q0_reg[3]_76 (regslice_both_in0_V_V_U_n_593),
        .\q0_reg[3]_77 (regslice_both_in0_V_V_U_n_594),
        .\q0_reg[3]_78 (regslice_both_in0_V_V_U_n_595),
        .\q0_reg[3]_79 (regslice_both_in0_V_V_U_n_596),
        .\q0_reg[3]_8 (regslice_both_in0_V_V_U_n_525),
        .\q0_reg[3]_80 (regslice_both_in0_V_V_U_n_597),
        .\q0_reg[3]_81 (regslice_both_in0_V_V_U_n_598),
        .\q0_reg[3]_82 (regslice_both_in0_V_V_U_n_599),
        .\q0_reg[3]_83 (regslice_both_in0_V_V_U_n_600),
        .\q0_reg[3]_84 (regslice_both_in0_V_V_U_n_601),
        .\q0_reg[3]_85 (regslice_both_in0_V_V_U_n_602),
        .\q0_reg[3]_86 (regslice_both_in0_V_V_U_n_603),
        .\q0_reg[3]_87 (regslice_both_in0_V_V_U_n_604),
        .\q0_reg[3]_88 (regslice_both_in0_V_V_U_n_605),
        .\q0_reg[3]_89 (regslice_both_in0_V_V_U_n_606),
        .\q0_reg[3]_9 (regslice_both_in0_V_V_U_n_526),
        .\q0_reg[3]_90 (regslice_both_in0_V_V_U_n_607),
        .\q0_reg[3]_91 (regslice_both_in0_V_V_U_n_608),
        .\q0_reg[3]_92 (regslice_both_in0_V_V_U_n_609),
        .\q0_reg[3]_93 (regslice_both_in0_V_V_U_n_610),
        .\q0_reg[3]_94 (regslice_both_in0_V_V_U_n_611),
        .\q0_reg[3]_95 (regslice_both_in0_V_V_U_n_612),
        .\q0_reg[3]_96 (regslice_both_in0_V_V_U_n_613),
        .\q0_reg[3]_97 (regslice_both_in0_V_V_U_n_614),
        .\q0_reg[3]_98 (regslice_both_in0_V_V_U_n_615),
        .\q0_reg[3]_99 (regslice_both_in0_V_V_U_n_616),
        .\rep_0_i_reg_36_reg[0] (grp_StreamingMaxPool_Pre_fu_47_n_515),
        .\rep_0_i_reg_36_reg[0]_0 (ap_NS_fsm[2:1]),
        .\rep_0_i_reg_36_reg[0]_1 (\rep_0_i_reg_36_reg_n_1_[0] ),
        .\rep_0_i_reg_36_reg[1] (grp_StreamingMaxPool_Pre_fu_47_n_516),
        .\rep_0_i_reg_36_reg[1]_0 (grp_StreamingMaxPool_Pre_fu_47_n_519),
        .\rep_0_i_reg_36_reg[1]_1 (\rep_0_i_reg_36_reg_n_1_[1] ),
        .rep_reg_70(rep_reg_70));
  FDRE #(
    .INIT(1'b0)) 
    grp_StreamingMaxPool_Pre_fu_47_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_StreamingMaxPool_Pre_fu_47_n_519),
        .Q(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_in0_V_V_U
       (.D({in0_V_V_TVALID,in0_V_V_TDATA}),
        .E(grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY),
        .Q({in0_V_V_TVALID_int,in0_V_V_TDATA_int}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .d0(d0),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .\odata_reg[0] (ap_CS_fsm_state5),
        .\odata_reg[0]_0 (ap_CS_fsm_state3),
        .\odata_reg[103] (regslice_both_in0_V_V_U_n_540),
        .\odata_reg[107] (regslice_both_in0_V_V_U_n_541),
        .\odata_reg[111] (regslice_both_in0_V_V_U_n_542),
        .\odata_reg[115] (regslice_both_in0_V_V_U_n_543),
        .\odata_reg[119] (regslice_both_in0_V_V_U_n_544),
        .\odata_reg[11] (regslice_both_in0_V_V_U_n_517),
        .\odata_reg[123] (regslice_both_in0_V_V_U_n_545),
        .\odata_reg[127] (regslice_both_in0_V_V_U_n_546),
        .\odata_reg[131] (regslice_both_in0_V_V_U_n_547),
        .\odata_reg[135] (regslice_both_in0_V_V_U_n_548),
        .\odata_reg[139] (regslice_both_in0_V_V_U_n_549),
        .\odata_reg[143] (regslice_both_in0_V_V_U_n_550),
        .\odata_reg[147] (regslice_both_in0_V_V_U_n_551),
        .\odata_reg[151] (regslice_both_in0_V_V_U_n_552),
        .\odata_reg[155] (regslice_both_in0_V_V_U_n_553),
        .\odata_reg[159] (regslice_both_in0_V_V_U_n_554),
        .\odata_reg[15] (regslice_both_in0_V_V_U_n_518),
        .\odata_reg[163] (regslice_both_in0_V_V_U_n_555),
        .\odata_reg[167] (regslice_both_in0_V_V_U_n_556),
        .\odata_reg[171] (regslice_both_in0_V_V_U_n_557),
        .\odata_reg[175] (regslice_both_in0_V_V_U_n_558),
        .\odata_reg[179] (regslice_both_in0_V_V_U_n_559),
        .\odata_reg[183] (regslice_both_in0_V_V_U_n_560),
        .\odata_reg[187] (regslice_both_in0_V_V_U_n_561),
        .\odata_reg[191] (regslice_both_in0_V_V_U_n_562),
        .\odata_reg[195] (regslice_both_in0_V_V_U_n_563),
        .\odata_reg[199] (regslice_both_in0_V_V_U_n_564),
        .\odata_reg[19] (regslice_both_in0_V_V_U_n_519),
        .\odata_reg[203] (regslice_both_in0_V_V_U_n_565),
        .\odata_reg[207] (regslice_both_in0_V_V_U_n_566),
        .\odata_reg[211] (regslice_both_in0_V_V_U_n_567),
        .\odata_reg[215] (regslice_both_in0_V_V_U_n_568),
        .\odata_reg[219] (regslice_both_in0_V_V_U_n_569),
        .\odata_reg[223] (regslice_both_in0_V_V_U_n_570),
        .\odata_reg[227] (regslice_both_in0_V_V_U_n_571),
        .\odata_reg[231] (regslice_both_in0_V_V_U_n_572),
        .\odata_reg[235] (regslice_both_in0_V_V_U_n_573),
        .\odata_reg[239] (regslice_both_in0_V_V_U_n_574),
        .\odata_reg[23] (regslice_both_in0_V_V_U_n_520),
        .\odata_reg[243] (regslice_both_in0_V_V_U_n_575),
        .\odata_reg[247] (regslice_both_in0_V_V_U_n_576),
        .\odata_reg[251] (regslice_both_in0_V_V_U_n_577),
        .\odata_reg[255] (regslice_both_in0_V_V_U_n_578),
        .\odata_reg[259] (regslice_both_in0_V_V_U_n_579),
        .\odata_reg[263] (regslice_both_in0_V_V_U_n_580),
        .\odata_reg[267] (regslice_both_in0_V_V_U_n_581),
        .\odata_reg[271] (regslice_both_in0_V_V_U_n_582),
        .\odata_reg[275] (regslice_both_in0_V_V_U_n_583),
        .\odata_reg[279] (regslice_both_in0_V_V_U_n_584),
        .\odata_reg[27] (regslice_both_in0_V_V_U_n_521),
        .\odata_reg[283] (regslice_both_in0_V_V_U_n_585),
        .\odata_reg[287] (regslice_both_in0_V_V_U_n_586),
        .\odata_reg[291] (regslice_both_in0_V_V_U_n_587),
        .\odata_reg[295] (regslice_both_in0_V_V_U_n_588),
        .\odata_reg[299] (regslice_both_in0_V_V_U_n_589),
        .\odata_reg[303] (regslice_both_in0_V_V_U_n_590),
        .\odata_reg[307] (regslice_both_in0_V_V_U_n_591),
        .\odata_reg[311] (regslice_both_in0_V_V_U_n_592),
        .\odata_reg[315] (regslice_both_in0_V_V_U_n_593),
        .\odata_reg[319] (regslice_both_in0_V_V_U_n_594),
        .\odata_reg[31] (regslice_both_in0_V_V_U_n_522),
        .\odata_reg[323] (regslice_both_in0_V_V_U_n_595),
        .\odata_reg[327] (regslice_both_in0_V_V_U_n_596),
        .\odata_reg[331] (regslice_both_in0_V_V_U_n_597),
        .\odata_reg[335] (regslice_both_in0_V_V_U_n_598),
        .\odata_reg[339] (regslice_both_in0_V_V_U_n_599),
        .\odata_reg[343] (regslice_both_in0_V_V_U_n_600),
        .\odata_reg[347] (regslice_both_in0_V_V_U_n_601),
        .\odata_reg[351] (regslice_both_in0_V_V_U_n_602),
        .\odata_reg[355] (regslice_both_in0_V_V_U_n_603),
        .\odata_reg[359] (regslice_both_in0_V_V_U_n_604),
        .\odata_reg[35] (regslice_both_in0_V_V_U_n_523),
        .\odata_reg[363] (regslice_both_in0_V_V_U_n_605),
        .\odata_reg[367] (regslice_both_in0_V_V_U_n_606),
        .\odata_reg[371] (regslice_both_in0_V_V_U_n_607),
        .\odata_reg[375] (regslice_both_in0_V_V_U_n_608),
        .\odata_reg[379] (regslice_both_in0_V_V_U_n_609),
        .\odata_reg[383] (regslice_both_in0_V_V_U_n_610),
        .\odata_reg[387] (regslice_both_in0_V_V_U_n_611),
        .\odata_reg[391] (regslice_both_in0_V_V_U_n_612),
        .\odata_reg[395] (regslice_both_in0_V_V_U_n_613),
        .\odata_reg[399] (regslice_both_in0_V_V_U_n_614),
        .\odata_reg[39] (regslice_both_in0_V_V_U_n_524),
        .\odata_reg[403] (regslice_both_in0_V_V_U_n_615),
        .\odata_reg[407] (regslice_both_in0_V_V_U_n_616),
        .\odata_reg[411] (regslice_both_in0_V_V_U_n_617),
        .\odata_reg[415] (regslice_both_in0_V_V_U_n_618),
        .\odata_reg[419] (regslice_both_in0_V_V_U_n_619),
        .\odata_reg[423] (regslice_both_in0_V_V_U_n_620),
        .\odata_reg[427] (regslice_both_in0_V_V_U_n_621),
        .\odata_reg[431] (regslice_both_in0_V_V_U_n_622),
        .\odata_reg[435] (regslice_both_in0_V_V_U_n_623),
        .\odata_reg[439] (regslice_both_in0_V_V_U_n_624),
        .\odata_reg[43] (regslice_both_in0_V_V_U_n_525),
        .\odata_reg[443] (regslice_both_in0_V_V_U_n_625),
        .\odata_reg[447] (regslice_both_in0_V_V_U_n_626),
        .\odata_reg[451] (regslice_both_in0_V_V_U_n_627),
        .\odata_reg[455] (regslice_both_in0_V_V_U_n_628),
        .\odata_reg[459] (regslice_both_in0_V_V_U_n_629),
        .\odata_reg[463] (regslice_both_in0_V_V_U_n_630),
        .\odata_reg[467] (regslice_both_in0_V_V_U_n_631),
        .\odata_reg[471] (regslice_both_in0_V_V_U_n_632),
        .\odata_reg[475] (regslice_both_in0_V_V_U_n_633),
        .\odata_reg[479] (regslice_both_in0_V_V_U_n_634),
        .\odata_reg[47] (regslice_both_in0_V_V_U_n_526),
        .\odata_reg[483] (regslice_both_in0_V_V_U_n_635),
        .\odata_reg[487] (regslice_both_in0_V_V_U_n_636),
        .\odata_reg[491] (regslice_both_in0_V_V_U_n_637),
        .\odata_reg[495] (regslice_both_in0_V_V_U_n_638),
        .\odata_reg[499] (regslice_both_in0_V_V_U_n_639),
        .\odata_reg[503] (regslice_both_in0_V_V_U_n_640),
        .\odata_reg[507] (regslice_both_in0_V_V_U_n_641),
        .\odata_reg[511] (regslice_both_in0_V_V_U_n_642),
        .\odata_reg[51] (regslice_both_in0_V_V_U_n_527),
        .\odata_reg[55] (regslice_both_in0_V_V_U_n_528),
        .\odata_reg[59] (regslice_both_in0_V_V_U_n_529),
        .\odata_reg[63] (regslice_both_in0_V_V_U_n_530),
        .\odata_reg[67] (regslice_both_in0_V_V_U_n_531),
        .\odata_reg[71] (regslice_both_in0_V_V_U_n_532),
        .\odata_reg[75] (regslice_both_in0_V_V_U_n_533),
        .\odata_reg[79] (regslice_both_in0_V_V_U_n_534),
        .\odata_reg[7] (regslice_both_in0_V_V_U_n_516),
        .\odata_reg[83] (regslice_both_in0_V_V_U_n_535),
        .\odata_reg[87] (regslice_both_in0_V_V_U_n_536),
        .\odata_reg[91] (regslice_both_in0_V_V_U_n_537),
        .\odata_reg[95] (regslice_both_in0_V_V_U_n_538),
        .\odata_reg[99] (regslice_both_in0_V_V_U_n_539));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 regslice_both_out_V_V_U
       (.D(grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[3] (\rep_0_i_reg_36_reg_n_1_[0] ),
        .\ap_CS_fsm_reg[3]_0 (\rep_0_i_reg_36_reg_n_1_[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[511] (grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA),
        .\ireg_reg[512] (regslice_both_out_V_V_U_n_3),
        .\ireg_reg[512]_0 (ap_CS_fsm_state8),
        .\odata_reg[512] ({out_V_V_TVALID,out_V_V_TDATA}),
        .out_V_V_TREADY(out_V_V_TREADY),
        .\rep_0_i_reg_36_reg[0] ({ap_NS_fsm[3],ap_NS_fsm[0]}));
  FDRE \rep_0_i_reg_36_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_StreamingMaxPool_Pre_fu_47_n_515),
        .Q(\rep_0_i_reg_36_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \rep_0_i_reg_36_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_StreamingMaxPool_Pre_fu_47_n_516),
        .Q(\rep_0_i_reg_36_reg_n_1_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \rep_reg_70[0]_i_1 
       (.I0(\rep_0_i_reg_36_reg_n_1_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(rep_reg_70[0]),
        .O(\rep_reg_70[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \rep_reg_70[1]_i_1 
       (.I0(\rep_0_i_reg_36_reg_n_1_[0] ),
        .I1(\rep_0_i_reg_36_reg_n_1_[1] ),
        .I2(ap_CS_fsm_state2),
        .I3(rep_reg_70[1]),
        .O(\rep_reg_70[1]_i_1_n_1 ));
  FDRE \rep_reg_70_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rep_reg_70[0]_i_1_n_1 ),
        .Q(rep_reg_70[0]),
        .R(1'b0));
  FDRE \rep_reg_70_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rep_reg_70[1]_i_1_n_1 ),
        .Q(rep_reg_70[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_Pre
   (D,
    \ap_CS_fsm_reg[7]_0 ,
    \rep_0_i_reg_36_reg[0] ,
    \rep_0_i_reg_36_reg[1] ,
    \rep_0_i_reg_36_reg[0]_0 ,
    \rep_0_i_reg_36_reg[1]_0 ,
    ap_clk,
    E,
    grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[7]_1 ,
    \outpix_0_reg_4623_reg[2]_0 ,
    \outpix_0_reg_4623_reg[2]_1 ,
    d0,
    \rep_0_i_reg_36_reg[0]_1 ,
    rep_reg_70,
    \rep_0_i_reg_36_reg[1]_1 ,
    SR,
    \q0_reg[3] ,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[3]_2 ,
    \q0_reg[3]_3 ,
    \q0_reg[3]_4 ,
    \q0_reg[3]_5 ,
    \q0_reg[3]_6 ,
    \q0_reg[3]_7 ,
    \q0_reg[3]_8 ,
    \q0_reg[3]_9 ,
    \q0_reg[3]_10 ,
    \q0_reg[3]_11 ,
    \q0_reg[3]_12 ,
    \q0_reg[3]_13 ,
    \q0_reg[3]_14 ,
    \q0_reg[3]_15 ,
    \q0_reg[3]_16 ,
    \q0_reg[3]_17 ,
    \q0_reg[3]_18 ,
    \q0_reg[3]_19 ,
    \q0_reg[3]_20 ,
    \q0_reg[3]_21 ,
    \q0_reg[3]_22 ,
    \q0_reg[3]_23 ,
    \q0_reg[3]_24 ,
    \q0_reg[3]_25 ,
    \q0_reg[3]_26 ,
    \q0_reg[3]_27 ,
    \q0_reg[3]_28 ,
    \q0_reg[3]_29 ,
    \q0_reg[3]_30 ,
    \q0_reg[3]_31 ,
    \q0_reg[3]_32 ,
    \q0_reg[3]_33 ,
    \q0_reg[3]_34 ,
    \q0_reg[3]_35 ,
    \q0_reg[3]_36 ,
    \q0_reg[3]_37 ,
    \q0_reg[3]_38 ,
    \q0_reg[3]_39 ,
    \q0_reg[3]_40 ,
    \q0_reg[3]_41 ,
    \q0_reg[3]_42 ,
    \q0_reg[3]_43 ,
    \q0_reg[3]_44 ,
    \q0_reg[3]_45 ,
    \q0_reg[3]_46 ,
    \q0_reg[3]_47 ,
    \q0_reg[3]_48 ,
    \q0_reg[3]_49 ,
    \q0_reg[3]_50 ,
    \q0_reg[3]_51 ,
    \q0_reg[3]_52 ,
    \q0_reg[3]_53 ,
    \q0_reg[3]_54 ,
    \q0_reg[3]_55 ,
    \q0_reg[3]_56 ,
    \q0_reg[3]_57 ,
    \q0_reg[3]_58 ,
    \q0_reg[3]_59 ,
    \q0_reg[3]_60 ,
    \q0_reg[3]_61 ,
    \q0_reg[3]_62 ,
    \q0_reg[3]_63 ,
    \q0_reg[3]_64 ,
    \q0_reg[3]_65 ,
    \q0_reg[3]_66 ,
    \q0_reg[3]_67 ,
    \q0_reg[3]_68 ,
    \q0_reg[3]_69 ,
    \q0_reg[3]_70 ,
    \q0_reg[3]_71 ,
    \q0_reg[3]_72 ,
    \q0_reg[3]_73 ,
    \q0_reg[3]_74 ,
    \q0_reg[3]_75 ,
    \q0_reg[3]_76 ,
    \q0_reg[3]_77 ,
    \q0_reg[3]_78 ,
    \q0_reg[3]_79 ,
    \q0_reg[3]_80 ,
    \q0_reg[3]_81 ,
    \q0_reg[3]_82 ,
    \q0_reg[3]_83 ,
    \q0_reg[3]_84 ,
    \q0_reg[3]_85 ,
    \q0_reg[3]_86 ,
    \q0_reg[3]_87 ,
    \q0_reg[3]_88 ,
    \q0_reg[3]_89 ,
    \q0_reg[3]_90 ,
    \q0_reg[3]_91 ,
    \q0_reg[3]_92 ,
    \q0_reg[3]_93 ,
    \q0_reg[3]_94 ,
    \q0_reg[3]_95 ,
    \q0_reg[3]_96 ,
    \q0_reg[3]_97 ,
    \q0_reg[3]_98 ,
    \q0_reg[3]_99 ,
    \q0_reg[3]_100 ,
    \q0_reg[3]_101 ,
    \q0_reg[3]_102 ,
    \q0_reg[3]_103 ,
    \q0_reg[3]_104 ,
    \q0_reg[3]_105 ,
    \q0_reg[3]_106 ,
    \q0_reg[3]_107 ,
    \q0_reg[3]_108 ,
    \q0_reg[3]_109 ,
    \q0_reg[3]_110 ,
    \q0_reg[3]_111 ,
    \q0_reg[3]_112 ,
    \q0_reg[3]_113 ,
    \q0_reg[3]_114 ,
    \q0_reg[3]_115 ,
    \q0_reg[3]_116 ,
    \q0_reg[3]_117 ,
    \q0_reg[3]_118 ,
    \q0_reg[3]_119 ,
    \q0_reg[3]_120 ,
    \q0_reg[3]_121 ,
    \q0_reg[3]_122 ,
    \q0_reg[3]_123 ,
    \q0_reg[3]_124 ,
    \q0_reg[3]_125 );
  output [511:0]D;
  output [1:0]\ap_CS_fsm_reg[7]_0 ;
  output \rep_0_i_reg_36_reg[0] ;
  output \rep_0_i_reg_36_reg[1] ;
  output [1:0]\rep_0_i_reg_36_reg[0]_0 ;
  output \rep_0_i_reg_36_reg[1]_0 ;
  input ap_clk;
  input [0:0]E;
  input grp_StreamingMaxPool_Pre_fu_47_ap_start_reg;
  input [512:0]Q;
  input [0:0]\ap_CS_fsm_reg[7]_1 ;
  input \outpix_0_reg_4623_reg[2]_0 ;
  input [2:0]\outpix_0_reg_4623_reg[2]_1 ;
  input [0:0]d0;
  input \rep_0_i_reg_36_reg[0]_1 ;
  input [1:0]rep_reg_70;
  input \rep_0_i_reg_36_reg[1]_1 ;
  input [0:0]SR;
  input [0:0]\q0_reg[3] ;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]\q0_reg[3]_1 ;
  input [0:0]\q0_reg[3]_2 ;
  input [0:0]\q0_reg[3]_3 ;
  input [0:0]\q0_reg[3]_4 ;
  input [0:0]\q0_reg[3]_5 ;
  input [0:0]\q0_reg[3]_6 ;
  input [0:0]\q0_reg[3]_7 ;
  input [0:0]\q0_reg[3]_8 ;
  input [0:0]\q0_reg[3]_9 ;
  input [0:0]\q0_reg[3]_10 ;
  input [0:0]\q0_reg[3]_11 ;
  input [0:0]\q0_reg[3]_12 ;
  input [0:0]\q0_reg[3]_13 ;
  input [0:0]\q0_reg[3]_14 ;
  input [0:0]\q0_reg[3]_15 ;
  input [0:0]\q0_reg[3]_16 ;
  input [0:0]\q0_reg[3]_17 ;
  input [0:0]\q0_reg[3]_18 ;
  input [0:0]\q0_reg[3]_19 ;
  input [0:0]\q0_reg[3]_20 ;
  input [0:0]\q0_reg[3]_21 ;
  input [0:0]\q0_reg[3]_22 ;
  input [0:0]\q0_reg[3]_23 ;
  input [0:0]\q0_reg[3]_24 ;
  input [0:0]\q0_reg[3]_25 ;
  input [0:0]\q0_reg[3]_26 ;
  input [0:0]\q0_reg[3]_27 ;
  input [0:0]\q0_reg[3]_28 ;
  input [0:0]\q0_reg[3]_29 ;
  input [0:0]\q0_reg[3]_30 ;
  input [0:0]\q0_reg[3]_31 ;
  input [0:0]\q0_reg[3]_32 ;
  input [0:0]\q0_reg[3]_33 ;
  input [0:0]\q0_reg[3]_34 ;
  input [0:0]\q0_reg[3]_35 ;
  input [0:0]\q0_reg[3]_36 ;
  input [0:0]\q0_reg[3]_37 ;
  input [0:0]\q0_reg[3]_38 ;
  input [0:0]\q0_reg[3]_39 ;
  input [0:0]\q0_reg[3]_40 ;
  input [0:0]\q0_reg[3]_41 ;
  input [0:0]\q0_reg[3]_42 ;
  input [0:0]\q0_reg[3]_43 ;
  input [0:0]\q0_reg[3]_44 ;
  input [0:0]\q0_reg[3]_45 ;
  input [0:0]\q0_reg[3]_46 ;
  input [0:0]\q0_reg[3]_47 ;
  input [0:0]\q0_reg[3]_48 ;
  input [0:0]\q0_reg[3]_49 ;
  input [0:0]\q0_reg[3]_50 ;
  input [0:0]\q0_reg[3]_51 ;
  input [0:0]\q0_reg[3]_52 ;
  input [0:0]\q0_reg[3]_53 ;
  input [0:0]\q0_reg[3]_54 ;
  input [0:0]\q0_reg[3]_55 ;
  input [0:0]\q0_reg[3]_56 ;
  input [0:0]\q0_reg[3]_57 ;
  input [0:0]\q0_reg[3]_58 ;
  input [0:0]\q0_reg[3]_59 ;
  input [0:0]\q0_reg[3]_60 ;
  input [0:0]\q0_reg[3]_61 ;
  input [0:0]\q0_reg[3]_62 ;
  input [0:0]\q0_reg[3]_63 ;
  input [0:0]\q0_reg[3]_64 ;
  input [0:0]\q0_reg[3]_65 ;
  input [0:0]\q0_reg[3]_66 ;
  input [0:0]\q0_reg[3]_67 ;
  input [0:0]\q0_reg[3]_68 ;
  input [0:0]\q0_reg[3]_69 ;
  input [0:0]\q0_reg[3]_70 ;
  input [0:0]\q0_reg[3]_71 ;
  input [0:0]\q0_reg[3]_72 ;
  input [0:0]\q0_reg[3]_73 ;
  input [0:0]\q0_reg[3]_74 ;
  input [0:0]\q0_reg[3]_75 ;
  input [0:0]\q0_reg[3]_76 ;
  input [0:0]\q0_reg[3]_77 ;
  input [0:0]\q0_reg[3]_78 ;
  input [0:0]\q0_reg[3]_79 ;
  input [0:0]\q0_reg[3]_80 ;
  input [0:0]\q0_reg[3]_81 ;
  input [0:0]\q0_reg[3]_82 ;
  input [0:0]\q0_reg[3]_83 ;
  input [0:0]\q0_reg[3]_84 ;
  input [0:0]\q0_reg[3]_85 ;
  input [0:0]\q0_reg[3]_86 ;
  input [0:0]\q0_reg[3]_87 ;
  input [0:0]\q0_reg[3]_88 ;
  input [0:0]\q0_reg[3]_89 ;
  input [0:0]\q0_reg[3]_90 ;
  input [0:0]\q0_reg[3]_91 ;
  input [0:0]\q0_reg[3]_92 ;
  input [0:0]\q0_reg[3]_93 ;
  input [0:0]\q0_reg[3]_94 ;
  input [0:0]\q0_reg[3]_95 ;
  input [0:0]\q0_reg[3]_96 ;
  input [0:0]\q0_reg[3]_97 ;
  input [0:0]\q0_reg[3]_98 ;
  input [0:0]\q0_reg[3]_99 ;
  input [0:0]\q0_reg[3]_100 ;
  input [0:0]\q0_reg[3]_101 ;
  input [0:0]\q0_reg[3]_102 ;
  input [0:0]\q0_reg[3]_103 ;
  input [0:0]\q0_reg[3]_104 ;
  input [0:0]\q0_reg[3]_105 ;
  input [0:0]\q0_reg[3]_106 ;
  input [0:0]\q0_reg[3]_107 ;
  input [0:0]\q0_reg[3]_108 ;
  input [0:0]\q0_reg[3]_109 ;
  input [0:0]\q0_reg[3]_110 ;
  input [0:0]\q0_reg[3]_111 ;
  input [0:0]\q0_reg[3]_112 ;
  input [0:0]\q0_reg[3]_113 ;
  input [0:0]\q0_reg[3]_114 ;
  input [0:0]\q0_reg[3]_115 ;
  input [0:0]\q0_reg[3]_116 ;
  input [0:0]\q0_reg[3]_117 ;
  input [0:0]\q0_reg[3]_118 ;
  input [0:0]\q0_reg[3]_119 ;
  input [0:0]\q0_reg[3]_120 ;
  input [0:0]\q0_reg[3]_121 ;
  input [0:0]\q0_reg[3]_122 ;
  input [0:0]\q0_reg[3]_123 ;
  input [0:0]\q0_reg[3]_124 ;
  input [0:0]\q0_reg[3]_125 ;

  wire [511:0]D;
  wire [0:0]E;
  wire [512:0]Q;
  wire [0:0]SR;
  wire [4:0]add_ln153_fu_4796_p2;
  wire [4:0]add_ln153_reg_7606;
  wire [4:1]add_ln154_1_fu_7168_p2;
  wire [2:0]addr0;
  wire and_ln154_reg_7617;
  wire [1:0]\ap_CS_fsm_reg[7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm1_0;
  wire ap_clk;
  wire buf_0_V_U_n_14;
  wire buf_0_V_U_n_15;
  wire buf_0_V_U_n_16;
  wire buf_0_V_U_n_17;
  wire buf_0_V_U_n_5;
  wire buf_0_V_U_n_6;
  wire [2:0]buf_0_V_address0;
  wire buf_0_V_ce0;
  wire buf_32_V_U_n_5;
  wire buf_32_V_U_n_6;
  wire buf_32_V_U_n_7;
  wire buf_64_V_U_n_5;
  wire buf_64_V_U_n_6;
  wire buf_64_V_U_n_7;
  wire [0:0]d0;
  wire grp_StreamingMaxPool_Pre_fu_47_ap_ready;
  wire grp_StreamingMaxPool_Pre_fu_47_ap_start_reg;
  wire \i_0_reg_4555[0]_i_1_n_1 ;
  wire \i_0_reg_4555[1]_i_1_n_1 ;
  wire \i_0_reg_4555[2]_i_1_n_1 ;
  wire \i_0_reg_4555_reg_n_1_[0] ;
  wire \i_0_reg_4555_reg_n_1_[1] ;
  wire \i_0_reg_4555_reg_n_1_[2] ;
  wire icmp_ln154_reg_7611;
  wire [4:0]indvar_flatten269_reg_4577;
  wire \indvar_flatten269_reg_4577[4]_i_1_n_1 ;
  wire [3:3]indvar_flatten_reg_4588;
  wire \indvar_flatten_reg_4588[0]_i_1_n_1 ;
  wire \indvar_flatten_reg_4588_reg_n_1_[0] ;
  wire \indvar_flatten_reg_4588_reg_n_1_[1] ;
  wire \indvar_flatten_reg_4588_reg_n_1_[2] ;
  wire \indvar_flatten_reg_4588_reg_n_1_[3] ;
  wire \indvar_flatten_reg_4588_reg_n_1_[4] ;
  wire \kx_0_reg_4611[0]_i_1_n_1 ;
  wire \kx_0_reg_4611[1]_i_1_n_1 ;
  wire \kx_0_reg_4611_reg_n_1_[0] ;
  wire \kx_0_reg_4611_reg_n_1_[1] ;
  wire [2:0]outpix_0_reg_4623;
  wire \outpix_0_reg_4623[0]_i_1_n_1 ;
  wire \outpix_0_reg_4623[1]_i_1_n_1 ;
  wire \outpix_0_reg_4623[2]_i_1_n_1 ;
  wire \outpix_0_reg_4623_reg[2]_0 ;
  wire [2:0]\outpix_0_reg_4623_reg[2]_1 ;
  wire [2:0]outpix_reg_8664;
  wire \outpix_reg_8664[0]_i_1_n_1 ;
  wire \outpix_reg_8664[1]_i_1_n_1 ;
  wire \outpix_reg_8664[2]_i_1_n_1 ;
  wire p_0_in;
  wire [0:0]\q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;
  wire [0:0]\q0_reg[3]_1 ;
  wire [0:0]\q0_reg[3]_10 ;
  wire [0:0]\q0_reg[3]_100 ;
  wire [0:0]\q0_reg[3]_101 ;
  wire [0:0]\q0_reg[3]_102 ;
  wire [0:0]\q0_reg[3]_103 ;
  wire [0:0]\q0_reg[3]_104 ;
  wire [0:0]\q0_reg[3]_105 ;
  wire [0:0]\q0_reg[3]_106 ;
  wire [0:0]\q0_reg[3]_107 ;
  wire [0:0]\q0_reg[3]_108 ;
  wire [0:0]\q0_reg[3]_109 ;
  wire [0:0]\q0_reg[3]_11 ;
  wire [0:0]\q0_reg[3]_110 ;
  wire [0:0]\q0_reg[3]_111 ;
  wire [0:0]\q0_reg[3]_112 ;
  wire [0:0]\q0_reg[3]_113 ;
  wire [0:0]\q0_reg[3]_114 ;
  wire [0:0]\q0_reg[3]_115 ;
  wire [0:0]\q0_reg[3]_116 ;
  wire [0:0]\q0_reg[3]_117 ;
  wire [0:0]\q0_reg[3]_118 ;
  wire [0:0]\q0_reg[3]_119 ;
  wire [0:0]\q0_reg[3]_12 ;
  wire [0:0]\q0_reg[3]_120 ;
  wire [0:0]\q0_reg[3]_121 ;
  wire [0:0]\q0_reg[3]_122 ;
  wire [0:0]\q0_reg[3]_123 ;
  wire [0:0]\q0_reg[3]_124 ;
  wire [0:0]\q0_reg[3]_125 ;
  wire [0:0]\q0_reg[3]_13 ;
  wire [0:0]\q0_reg[3]_14 ;
  wire [0:0]\q0_reg[3]_15 ;
  wire [0:0]\q0_reg[3]_16 ;
  wire [0:0]\q0_reg[3]_17 ;
  wire [0:0]\q0_reg[3]_18 ;
  wire [0:0]\q0_reg[3]_19 ;
  wire [0:0]\q0_reg[3]_2 ;
  wire [0:0]\q0_reg[3]_20 ;
  wire [0:0]\q0_reg[3]_21 ;
  wire [0:0]\q0_reg[3]_22 ;
  wire [0:0]\q0_reg[3]_23 ;
  wire [0:0]\q0_reg[3]_24 ;
  wire [0:0]\q0_reg[3]_25 ;
  wire [0:0]\q0_reg[3]_26 ;
  wire [0:0]\q0_reg[3]_27 ;
  wire [0:0]\q0_reg[3]_28 ;
  wire [0:0]\q0_reg[3]_29 ;
  wire [0:0]\q0_reg[3]_3 ;
  wire [0:0]\q0_reg[3]_30 ;
  wire [0:0]\q0_reg[3]_31 ;
  wire [0:0]\q0_reg[3]_32 ;
  wire [0:0]\q0_reg[3]_33 ;
  wire [0:0]\q0_reg[3]_34 ;
  wire [0:0]\q0_reg[3]_35 ;
  wire [0:0]\q0_reg[3]_36 ;
  wire [0:0]\q0_reg[3]_37 ;
  wire [0:0]\q0_reg[3]_38 ;
  wire [0:0]\q0_reg[3]_39 ;
  wire [0:0]\q0_reg[3]_4 ;
  wire [0:0]\q0_reg[3]_40 ;
  wire [0:0]\q0_reg[3]_41 ;
  wire [0:0]\q0_reg[3]_42 ;
  wire [0:0]\q0_reg[3]_43 ;
  wire [0:0]\q0_reg[3]_44 ;
  wire [0:0]\q0_reg[3]_45 ;
  wire [0:0]\q0_reg[3]_46 ;
  wire [0:0]\q0_reg[3]_47 ;
  wire [0:0]\q0_reg[3]_48 ;
  wire [0:0]\q0_reg[3]_49 ;
  wire [0:0]\q0_reg[3]_5 ;
  wire [0:0]\q0_reg[3]_50 ;
  wire [0:0]\q0_reg[3]_51 ;
  wire [0:0]\q0_reg[3]_52 ;
  wire [0:0]\q0_reg[3]_53 ;
  wire [0:0]\q0_reg[3]_54 ;
  wire [0:0]\q0_reg[3]_55 ;
  wire [0:0]\q0_reg[3]_56 ;
  wire [0:0]\q0_reg[3]_57 ;
  wire [0:0]\q0_reg[3]_58 ;
  wire [0:0]\q0_reg[3]_59 ;
  wire [0:0]\q0_reg[3]_6 ;
  wire [0:0]\q0_reg[3]_60 ;
  wire [0:0]\q0_reg[3]_61 ;
  wire [0:0]\q0_reg[3]_62 ;
  wire [0:0]\q0_reg[3]_63 ;
  wire [0:0]\q0_reg[3]_64 ;
  wire [0:0]\q0_reg[3]_65 ;
  wire [0:0]\q0_reg[3]_66 ;
  wire [0:0]\q0_reg[3]_67 ;
  wire [0:0]\q0_reg[3]_68 ;
  wire [0:0]\q0_reg[3]_69 ;
  wire [0:0]\q0_reg[3]_7 ;
  wire [0:0]\q0_reg[3]_70 ;
  wire [0:0]\q0_reg[3]_71 ;
  wire [0:0]\q0_reg[3]_72 ;
  wire [0:0]\q0_reg[3]_73 ;
  wire [0:0]\q0_reg[3]_74 ;
  wire [0:0]\q0_reg[3]_75 ;
  wire [0:0]\q0_reg[3]_76 ;
  wire [0:0]\q0_reg[3]_77 ;
  wire [0:0]\q0_reg[3]_78 ;
  wire [0:0]\q0_reg[3]_79 ;
  wire [0:0]\q0_reg[3]_8 ;
  wire [0:0]\q0_reg[3]_80 ;
  wire [0:0]\q0_reg[3]_81 ;
  wire [0:0]\q0_reg[3]_82 ;
  wire [0:0]\q0_reg[3]_83 ;
  wire [0:0]\q0_reg[3]_84 ;
  wire [0:0]\q0_reg[3]_85 ;
  wire [0:0]\q0_reg[3]_86 ;
  wire [0:0]\q0_reg[3]_87 ;
  wire [0:0]\q0_reg[3]_88 ;
  wire [0:0]\q0_reg[3]_89 ;
  wire [0:0]\q0_reg[3]_9 ;
  wire [0:0]\q0_reg[3]_90 ;
  wire [0:0]\q0_reg[3]_91 ;
  wire [0:0]\q0_reg[3]_92 ;
  wire [0:0]\q0_reg[3]_93 ;
  wire [0:0]\q0_reg[3]_94 ;
  wire [0:0]\q0_reg[3]_95 ;
  wire [0:0]\q0_reg[3]_96 ;
  wire [0:0]\q0_reg[3]_97 ;
  wire [0:0]\q0_reg[3]_98 ;
  wire [0:0]\q0_reg[3]_99 ;
  wire \rep_0_i_reg_36_reg[0] ;
  wire [1:0]\rep_0_i_reg_36_reg[0]_0 ;
  wire \rep_0_i_reg_36_reg[0]_1 ;
  wire \rep_0_i_reg_36_reg[1] ;
  wire \rep_0_i_reg_36_reg[1]_0 ;
  wire \rep_0_i_reg_36_reg[1]_1 ;
  wire [1:0]rep_reg_70;
  wire [2:0]select_ln164_fu_4840_p3;
  wire [2:0]select_ln164_reg_7622;
  wire [2:0]xp_0_reg_4600;
  wire [2:0]yp_0_reg_4566;
  wire \yp_0_reg_4566[0]_i_1_n_1 ;
  wire \yp_0_reg_4566[1]_i_1_n_1 ;
  wire \yp_0_reg_4566[2]_i_1_n_1 ;
  wire [2:0]yp_reg_7598;
  wire \yp_reg_7598[0]_i_1_n_1 ;
  wire \yp_reg_7598[1]_i_1_n_1 ;
  wire \yp_reg_7598[2]_i_1_n_1 ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln153_reg_7606[0]_i_1 
       (.I0(indvar_flatten269_reg_4577[0]),
        .O(add_ln153_fu_4796_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln153_reg_7606[1]_i_1 
       (.I0(indvar_flatten269_reg_4577[0]),
        .I1(indvar_flatten269_reg_4577[1]),
        .O(add_ln153_fu_4796_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln153_reg_7606[2]_i_1 
       (.I0(indvar_flatten269_reg_4577[0]),
        .I1(indvar_flatten269_reg_4577[1]),
        .I2(indvar_flatten269_reg_4577[2]),
        .O(add_ln153_fu_4796_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln153_reg_7606[3]_i_1 
       (.I0(indvar_flatten269_reg_4577[1]),
        .I1(indvar_flatten269_reg_4577[0]),
        .I2(indvar_flatten269_reg_4577[2]),
        .I3(indvar_flatten269_reg_4577[3]),
        .O(add_ln153_fu_4796_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln153_reg_7606[4]_i_1 
       (.I0(indvar_flatten269_reg_4577[2]),
        .I1(indvar_flatten269_reg_4577[0]),
        .I2(indvar_flatten269_reg_4577[1]),
        .I3(indvar_flatten269_reg_4577[3]),
        .I4(indvar_flatten269_reg_4577[4]),
        .O(add_ln153_fu_4796_p2[4]));
  FDRE \add_ln153_reg_7606_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln153_fu_4796_p2[0]),
        .Q(add_ln153_reg_7606[0]),
        .R(1'b0));
  FDRE \add_ln153_reg_7606_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln153_fu_4796_p2[1]),
        .Q(add_ln153_reg_7606[1]),
        .R(1'b0));
  FDRE \add_ln153_reg_7606_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln153_fu_4796_p2[2]),
        .Q(add_ln153_reg_7606[2]),
        .R(1'b0));
  FDRE \add_ln153_reg_7606_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln153_fu_4796_p2[3]),
        .Q(add_ln153_reg_7606[3]),
        .R(1'b0));
  FDRE \add_ln153_reg_7606_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln153_fu_4796_p2[4]),
        .Q(add_ln153_reg_7606[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \and_ln154_reg_7617[0]_i_1 
       (.I0(\kx_0_reg_4611_reg_n_1_[0] ),
        .I1(\kx_0_reg_4611_reg_n_1_[1] ),
        .I2(buf_0_V_U_n_14),
        .O(p_0_in));
  FDRE \and_ln154_reg_7617_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(p_0_in),
        .Q(and_ln154_reg_7617),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(yp_0_reg_4566[0]),
        .I1(yp_0_reg_4566[2]),
        .I2(yp_0_reg_4566[1]),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFAA2AAA2AAA2A)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_0_reg_4555_reg_n_1_[0] ),
        .I2(\i_0_reg_4555_reg_n_1_[2] ),
        .I3(\i_0_reg_4555_reg_n_1_[1] ),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\outpix_0_reg_4623_reg[2]_1 [0]),
        .I1(grp_StreamingMaxPool_Pre_fu_47_ap_ready),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .I4(\outpix_0_reg_4623_reg[2]_1 [2]),
        .O(\rep_0_i_reg_36_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(yp_0_reg_4566[0]),
        .I1(yp_0_reg_4566[2]),
        .I2(yp_0_reg_4566[1]),
        .I3(ap_CS_fsm_state3),
        .O(grp_StreamingMaxPool_Pre_fu_47_ap_ready));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(outpix_0_reg_4623[0]),
        .I1(outpix_0_reg_4623[2]),
        .I2(outpix_0_reg_4623[1]),
        .I3(ap_CS_fsm_state7),
        .I4(ap_NS_fsm11_out),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hB0FFB0B0)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\rep_0_i_reg_36_reg[0]_1 ),
        .I1(\rep_0_i_reg_36_reg[1]_1 ),
        .I2(\outpix_0_reg_4623_reg[2]_1 [1]),
        .I3(ap_NS_fsm1),
        .I4(\outpix_0_reg_4623_reg[2]_1 [2]),
        .O(\rep_0_i_reg_36_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_0_reg_4555_reg_n_1_[0] ),
        .I2(\i_0_reg_4555_reg_n_1_[2] ),
        .I3(\i_0_reg_4555_reg_n_1_[1] ),
        .O(ap_NS_fsm11_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(grp_StreamingMaxPool_Pre_fu_47_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .I3(\outpix_0_reg_4623_reg[2]_1 [2]),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFFF8FFF88888888)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[512]),
        .I1(\ap_CS_fsm_reg[7]_0 [0]),
        .I2(yp_0_reg_4566[0]),
        .I3(yp_0_reg_4566[2]),
        .I4(yp_0_reg_4566[1]),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[512]),
        .I1(\ap_CS_fsm_reg[7]_0 [0]),
        .I2(ap_NS_fsm10_out),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(indvar_flatten269_reg_4577[1]),
        .I2(indvar_flatten269_reg_4577[2]),
        .I3(indvar_flatten269_reg_4577[4]),
        .I4(indvar_flatten269_reg_4577[0]),
        .I5(indvar_flatten269_reg_4577[3]),
        .O(ap_NS_fsm[5]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\outpix_0_reg_4623_reg[2]_0 ),
        .I1(\outpix_0_reg_4623_reg[2]_1 [2]),
        .I2(\ap_CS_fsm_reg[7]_0 [1]),
        .I3(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(outpix_0_reg_4623[0]),
        .I3(outpix_0_reg_4623[2]),
        .I4(outpix_0_reg_4623[1]),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[7]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg[7]_0 [1]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb buf_0_V_U
       (.D(D[3:0]),
        .E(buf_0_V_ce0),
        .Q({Q[512],Q[3:0]}),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .\ap_CS_fsm_reg[4] (buf_0_V_U_n_5),
        .\ap_CS_fsm_reg[6] (buf_0_V_U_n_6),
        .ap_clk(ap_clk),
        .\buf_0_V_addr_2_reg_7627_reg[0] (\kx_0_reg_4611_reg_n_1_[0] ),
        .\buf_0_V_addr_2_reg_7627_reg[0]_0 (\kx_0_reg_4611_reg_n_1_[1] ),
        .\buf_0_V_addr_2_reg_7627_reg[2] (xp_0_reg_4600),
        .buf_0_V_address0(buf_0_V_address0),
        .d0(d0),
        .\icmp_ln154_reg_7611_reg[0] (\indvar_flatten_reg_4588_reg_n_1_[0] ),
        .\icmp_ln154_reg_7611_reg[0]_0 ({\indvar_flatten_reg_4588_reg_n_1_[4] ,\indvar_flatten_reg_4588_reg_n_1_[3] ,\indvar_flatten_reg_4588_reg_n_1_[2] ,\indvar_flatten_reg_4588_reg_n_1_[1] }),
        .\indvar_flatten_reg_4588_reg[0] (buf_0_V_U_n_14),
        .outpix_0_reg_4623(outpix_0_reg_4623),
        .\q0_reg[3] ({ap_CS_fsm_state7,\ap_CS_fsm_reg[7]_0 [0],ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .ram_reg_0_7_0_0_i_5(select_ln164_reg_7622),
        .ram_reg_0_7_0_0_i_8(\i_0_reg_4555_reg_n_1_[0] ),
        .ram_reg_0_7_0_0_i_8_0(\i_0_reg_4555_reg_n_1_[2] ),
        .ram_reg_0_7_0_0_i_8_1(\i_0_reg_4555_reg_n_1_[1] ),
        .\xp_0_reg_4600_reg[0] (select_ln164_fu_4840_p3));
  LUT6 #(
    .INIT(64'hFFFFEFFF00000000)) 
    \buf_0_V_addr_2_reg_7627[2]_i_1 
       (.I0(indvar_flatten269_reg_4577[3]),
        .I1(indvar_flatten269_reg_4577[0]),
        .I2(indvar_flatten269_reg_4577[4]),
        .I3(indvar_flatten269_reg_4577[2]),
        .I4(indvar_flatten269_reg_4577[1]),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm10_out));
  FDRE \buf_0_V_addr_2_reg_7627_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(select_ln164_fu_4840_p3[0]),
        .Q(select_ln164_reg_7622[0]),
        .R(1'b0));
  FDRE \buf_0_V_addr_2_reg_7627_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(select_ln164_fu_4840_p3[1]),
        .Q(select_ln164_reg_7622[1]),
        .R(1'b0));
  FDRE \buf_0_V_addr_2_reg_7627_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(select_ln164_fu_4840_p3[2]),
        .Q(select_ln164_reg_7622[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_3 buf_100_V_U
       (.D(D[403:400]),
        .E(buf_0_V_ce0),
        .Q(Q[403:400]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_98 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_4 buf_101_V_U
       (.D(D[407:404]),
        .E(buf_0_V_ce0),
        .Q(Q[407:404]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_99 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_5 buf_102_V_U
       (.D(D[411:408]),
        .E(buf_0_V_ce0),
        .Q(Q[411:408]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_100 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_6 buf_103_V_U
       (.D(D[415:412]),
        .E(buf_0_V_ce0),
        .Q(Q[415:412]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_101 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_7 buf_104_V_U
       (.D(D[419:416]),
        .E(buf_0_V_ce0),
        .Q(Q[419:416]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_102 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_8 buf_105_V_U
       (.D(D[423:420]),
        .E(buf_0_V_ce0),
        .Q(Q[423:420]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_103 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_9 buf_106_V_U
       (.D(D[427:424]),
        .E(buf_0_V_ce0),
        .Q(Q[427:424]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_104 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_10 buf_107_V_U
       (.D(D[431:428]),
        .E(buf_0_V_ce0),
        .Q(Q[431:428]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_105 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_11 buf_108_V_U
       (.D(D[435:432]),
        .E(buf_0_V_ce0),
        .Q(Q[435:432]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_106 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_12 buf_109_V_U
       (.D(D[439:436]),
        .E(buf_0_V_ce0),
        .Q(Q[439:436]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_107 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_13 buf_10_V_U
       (.D(D[43:40]),
        .E(buf_0_V_ce0),
        .Q(Q[43:40]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_8 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_14 buf_110_V_U
       (.D(D[443:440]),
        .E(buf_0_V_ce0),
        .Q(Q[443:440]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_108 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_15 buf_111_V_U
       (.D(D[447:444]),
        .E(buf_0_V_ce0),
        .Q(Q[447:444]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_109 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_16 buf_112_V_U
       (.D(D[451:448]),
        .E(buf_0_V_ce0),
        .Q(Q[451:448]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_110 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_17 buf_113_V_U
       (.D(D[455:452]),
        .E(buf_0_V_ce0),
        .Q(Q[455:452]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_111 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_18 buf_114_V_U
       (.D(D[459:456]),
        .E(buf_0_V_ce0),
        .Q(Q[459:456]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_112 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_19 buf_115_V_U
       (.D(D[463:460]),
        .E(buf_0_V_ce0),
        .Q(Q[463:460]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_113 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_20 buf_116_V_U
       (.D(D[467:464]),
        .E(buf_0_V_ce0),
        .Q(Q[467:464]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_114 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_21 buf_117_V_U
       (.D(D[471:468]),
        .E(buf_0_V_ce0),
        .Q(Q[471:468]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_115 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_22 buf_118_V_U
       (.D(D[475:472]),
        .E(buf_0_V_ce0),
        .Q(Q[475:472]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_116 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_23 buf_119_V_U
       (.D(D[479:476]),
        .E(buf_0_V_ce0),
        .Q(Q[479:476]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_117 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_24 buf_11_V_U
       (.D(D[47:44]),
        .E(buf_0_V_ce0),
        .Q(Q[47:44]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_9 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_25 buf_120_V_U
       (.D(D[483:480]),
        .E(buf_0_V_ce0),
        .Q(Q[483:480]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_118 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_26 buf_121_V_U
       (.D(D[487:484]),
        .E(buf_0_V_ce0),
        .Q(Q[487:484]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_119 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_27 buf_122_V_U
       (.D(D[491:488]),
        .E(buf_0_V_ce0),
        .Q(Q[491:488]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_120 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_28 buf_123_V_U
       (.D(D[495:492]),
        .E(buf_0_V_ce0),
        .Q(Q[495:492]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_121 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_29 buf_124_V_U
       (.D(D[499:496]),
        .E(buf_0_V_ce0),
        .Q(Q[499:496]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_122 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_30 buf_125_V_U
       (.D(D[503:500]),
        .E(buf_0_V_ce0),
        .Q(Q[503:500]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_123 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_31 buf_126_V_U
       (.D(D[507:504]),
        .E(buf_0_V_ce0),
        .Q(Q[507:504]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_124 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_32 buf_127_V_U
       (.D(D[511:508]),
        .E(buf_0_V_ce0),
        .Q(Q[511:508]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .buf_0_V_address0(buf_0_V_address0),
        .outpix_0_reg_4623(outpix_0_reg_4623),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[0]_1 ({ap_CS_fsm_state7,\ap_CS_fsm_reg[7]_0 [0]}),
        .\q0_reg[3] (\q0_reg[3]_125 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_33 buf_12_V_U
       (.D(D[51:48]),
        .E(buf_0_V_ce0),
        .Q(Q[51:48]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_10 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_34 buf_13_V_U
       (.D(D[55:52]),
        .E(buf_0_V_ce0),
        .Q(Q[55:52]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_11 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_35 buf_14_V_U
       (.D(D[59:56]),
        .E(buf_0_V_ce0),
        .Q(Q[59:56]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_12 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_36 buf_15_V_U
       (.D(D[63:60]),
        .E(buf_0_V_ce0),
        .Q(Q[63:60]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_13 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_37 buf_16_V_U
       (.D(D[67:64]),
        .E(buf_0_V_ce0),
        .Q(Q[67:64]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_14 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_38 buf_17_V_U
       (.D(D[71:68]),
        .E(buf_0_V_ce0),
        .Q(Q[71:68]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_15 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_39 buf_18_V_U
       (.D(D[75:72]),
        .E(buf_0_V_ce0),
        .Q(Q[75:72]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_16 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_40 buf_19_V_U
       (.D(D[79:76]),
        .E(buf_0_V_ce0),
        .Q(Q[79:76]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_17 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_41 buf_1_V_U
       (.D(D[7:4]),
        .E(buf_0_V_ce0),
        .Q(Q[7:4]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_42 buf_20_V_U
       (.D(D[83:80]),
        .E(buf_0_V_ce0),
        .Q(Q[83:80]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_18 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_43 buf_21_V_U
       (.D(D[87:84]),
        .E(buf_0_V_ce0),
        .Q(Q[87:84]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_19 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_44 buf_22_V_U
       (.D(D[91:88]),
        .E(buf_0_V_ce0),
        .Q(Q[91:88]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_20 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_45 buf_23_V_U
       (.D(D[95:92]),
        .E(buf_0_V_ce0),
        .Q(Q[95:92]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_21 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_46 buf_24_V_U
       (.D(D[99:96]),
        .E(buf_0_V_ce0),
        .Q(Q[99:96]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_22 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_47 buf_25_V_U
       (.D(D[103:100]),
        .E(buf_0_V_ce0),
        .Q(Q[103:100]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_23 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_48 buf_26_V_U
       (.D(D[107:104]),
        .E(buf_0_V_ce0),
        .Q(Q[107:104]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_24 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_49 buf_27_V_U
       (.D(D[111:108]),
        .E(buf_0_V_ce0),
        .Q(Q[111:108]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_25 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_50 buf_28_V_U
       (.D(D[115:112]),
        .E(buf_0_V_ce0),
        .Q(Q[115:112]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_26 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_51 buf_29_V_U
       (.D(D[119:116]),
        .E(buf_0_V_ce0),
        .Q(Q[119:116]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_27 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_52 buf_2_V_U
       (.D(D[11:8]),
        .E(buf_0_V_ce0),
        .Q(Q[11:8]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_53 buf_30_V_U
       (.D(D[123:120]),
        .E(buf_0_V_ce0),
        .Q(Q[123:120]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_28 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_54 buf_31_V_U
       (.D(D[127:124]),
        .E(buf_0_V_ce0),
        .Q(Q[127:124]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_29 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_55 buf_32_V_U
       (.D(D[131:128]),
        .E(buf_0_V_ce0),
        .Q(Q[131:128]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .buf_0_V_address0(buf_0_V_address0),
        .outpix_0_reg_4623(outpix_0_reg_4623),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[3] ({ap_CS_fsm_state7,\ap_CS_fsm_reg[7]_0 [0]}),
        .\q0_reg[3]_0 (\q0_reg[3]_30 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_56 buf_33_V_U
       (.D(D[135:132]),
        .E(buf_0_V_ce0),
        .Q(Q[135:132]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_31 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_57 buf_34_V_U
       (.D(D[139:136]),
        .E(buf_0_V_ce0),
        .Q(Q[139:136]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_32 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_58 buf_35_V_U
       (.D(D[143:140]),
        .E(buf_0_V_ce0),
        .Q(Q[143:140]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_33 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_59 buf_36_V_U
       (.D(D[147:144]),
        .E(buf_0_V_ce0),
        .Q(Q[147:144]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_34 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_60 buf_37_V_U
       (.D(D[151:148]),
        .E(buf_0_V_ce0),
        .Q(Q[151:148]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_35 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_61 buf_38_V_U
       (.D(D[155:152]),
        .E(buf_0_V_ce0),
        .Q(Q[155:152]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_36 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_62 buf_39_V_U
       (.D(D[159:156]),
        .E(buf_0_V_ce0),
        .Q(Q[159:156]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_37 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_63 buf_3_V_U
       (.D(D[15:12]),
        .E(buf_0_V_ce0),
        .Q(Q[15:12]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_64 buf_40_V_U
       (.D(D[163:160]),
        .E(buf_0_V_ce0),
        .Q(Q[163:160]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_38 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_65 buf_41_V_U
       (.D(D[167:164]),
        .E(buf_0_V_ce0),
        .Q(Q[167:164]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_39 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_66 buf_42_V_U
       (.D(D[171:168]),
        .E(buf_0_V_ce0),
        .Q(Q[171:168]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_40 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_67 buf_43_V_U
       (.D(D[175:172]),
        .E(buf_0_V_ce0),
        .Q(Q[175:172]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_41 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_68 buf_44_V_U
       (.D(D[179:176]),
        .E(buf_0_V_ce0),
        .Q(Q[179:176]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_42 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_69 buf_45_V_U
       (.D(D[183:180]),
        .E(buf_0_V_ce0),
        .Q(Q[183:180]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_43 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_70 buf_46_V_U
       (.D(D[187:184]),
        .E(buf_0_V_ce0),
        .Q(Q[187:184]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_44 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_71 buf_47_V_U
       (.D(D[191:188]),
        .E(buf_0_V_ce0),
        .Q(Q[191:188]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_45 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_72 buf_48_V_U
       (.D(D[195:192]),
        .E(buf_0_V_ce0),
        .Q(Q[195:192]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_46 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_73 buf_49_V_U
       (.D(D[199:196]),
        .E(buf_0_V_ce0),
        .Q(Q[199:196]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_47 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_74 buf_4_V_U
       (.D(D[19:16]),
        .E(buf_0_V_ce0),
        .Q(Q[19:16]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_75 buf_50_V_U
       (.D(D[203:200]),
        .E(buf_0_V_ce0),
        .Q(Q[203:200]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_48 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_76 buf_51_V_U
       (.D(D[207:204]),
        .E(buf_0_V_ce0),
        .Q(Q[207:204]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_49 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_77 buf_52_V_U
       (.D(D[211:208]),
        .E(buf_0_V_ce0),
        .Q(Q[211:208]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_50 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_78 buf_53_V_U
       (.D(D[215:212]),
        .E(buf_0_V_ce0),
        .Q(Q[215:212]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_51 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_79 buf_54_V_U
       (.D(D[219:216]),
        .E(buf_0_V_ce0),
        .Q(Q[219:216]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_52 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_80 buf_55_V_U
       (.D(D[223:220]),
        .E(buf_0_V_ce0),
        .Q(Q[223:220]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_53 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_81 buf_56_V_U
       (.D(D[227:224]),
        .E(buf_0_V_ce0),
        .Q(Q[227:224]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_54 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_82 buf_57_V_U
       (.D(D[231:228]),
        .E(buf_0_V_ce0),
        .Q(Q[231:228]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_55 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_83 buf_58_V_U
       (.D(D[235:232]),
        .E(buf_0_V_ce0),
        .Q(Q[235:232]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_56 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_84 buf_59_V_U
       (.D(D[239:236]),
        .E(buf_0_V_ce0),
        .Q(Q[239:236]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_57 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_85 buf_5_V_U
       (.D(D[23:20]),
        .E(buf_0_V_ce0),
        .Q(Q[23:20]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_86 buf_60_V_U
       (.D(D[243:240]),
        .E(buf_0_V_ce0),
        .Q(Q[243:240]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_58 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_87 buf_61_V_U
       (.D(D[247:244]),
        .E(buf_0_V_ce0),
        .Q(Q[247:244]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_59 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_88 buf_62_V_U
       (.D(D[251:248]),
        .E(buf_0_V_ce0),
        .Q(Q[251:248]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_60 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_89 buf_63_V_U
       (.D(D[255:252]),
        .E(buf_0_V_ce0),
        .Q(Q[255:252]),
        .addr0({buf_32_V_U_n_5,buf_32_V_U_n_6,buf_32_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_61 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_90 buf_64_V_U
       (.D(D[259:256]),
        .E(buf_0_V_ce0),
        .Q(Q[259:256]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .buf_0_V_address0(buf_0_V_address0),
        .outpix_0_reg_4623(outpix_0_reg_4623),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[3] ({ap_CS_fsm_state7,\ap_CS_fsm_reg[7]_0 [0]}),
        .\q0_reg[3]_0 (\q0_reg[3]_62 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_91 buf_65_V_U
       (.D(D[263:260]),
        .E(buf_0_V_ce0),
        .Q(Q[263:260]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_63 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_92 buf_66_V_U
       (.D(D[267:264]),
        .E(buf_0_V_ce0),
        .Q(Q[267:264]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_64 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_93 buf_67_V_U
       (.D(D[271:268]),
        .E(buf_0_V_ce0),
        .Q(Q[271:268]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_65 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_94 buf_68_V_U
       (.D(D[275:272]),
        .E(buf_0_V_ce0),
        .Q(Q[275:272]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_66 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_95 buf_69_V_U
       (.D(D[279:276]),
        .E(buf_0_V_ce0),
        .Q(Q[279:276]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_67 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_96 buf_6_V_U
       (.D(D[27:24]),
        .E(buf_0_V_ce0),
        .Q(Q[27:24]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_97 buf_70_V_U
       (.D(D[283:280]),
        .E(buf_0_V_ce0),
        .Q(Q[283:280]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_68 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_98 buf_71_V_U
       (.D(D[287:284]),
        .E(buf_0_V_ce0),
        .Q(Q[287:284]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_69 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_99 buf_72_V_U
       (.D(D[291:288]),
        .E(buf_0_V_ce0),
        .Q(Q[291:288]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_70 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_100 buf_73_V_U
       (.D(D[295:292]),
        .E(buf_0_V_ce0),
        .Q(Q[295:292]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_71 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_101 buf_74_V_U
       (.D(D[299:296]),
        .E(buf_0_V_ce0),
        .Q(Q[299:296]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_72 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_102 buf_75_V_U
       (.D(D[303:300]),
        .E(buf_0_V_ce0),
        .Q(Q[303:300]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_73 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_103 buf_76_V_U
       (.D(D[307:304]),
        .E(buf_0_V_ce0),
        .Q(Q[307:304]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_74 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_104 buf_77_V_U
       (.D(D[311:308]),
        .E(buf_0_V_ce0),
        .Q(Q[311:308]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_75 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_105 buf_78_V_U
       (.D(D[315:312]),
        .E(buf_0_V_ce0),
        .Q(Q[315:312]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_76 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_106 buf_79_V_U
       (.D(D[319:316]),
        .E(buf_0_V_ce0),
        .Q(Q[319:316]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_77 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_107 buf_7_V_U
       (.D(D[31:28]),
        .E(buf_0_V_ce0),
        .Q(Q[31:28]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_108 buf_80_V_U
       (.D(D[323:320]),
        .E(buf_0_V_ce0),
        .Q(Q[323:320]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_78 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_109 buf_81_V_U
       (.D(D[327:324]),
        .E(buf_0_V_ce0),
        .Q(Q[327:324]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_79 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_110 buf_82_V_U
       (.D(D[331:328]),
        .E(buf_0_V_ce0),
        .Q(Q[331:328]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_80 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_111 buf_83_V_U
       (.D(D[335:332]),
        .E(buf_0_V_ce0),
        .Q(Q[335:332]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_81 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_112 buf_84_V_U
       (.D(D[339:336]),
        .E(buf_0_V_ce0),
        .Q(Q[339:336]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_82 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_113 buf_85_V_U
       (.D(D[343:340]),
        .E(buf_0_V_ce0),
        .Q(Q[343:340]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_83 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_114 buf_86_V_U
       (.D(D[347:344]),
        .E(buf_0_V_ce0),
        .Q(Q[347:344]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_84 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_115 buf_87_V_U
       (.D(D[351:348]),
        .E(buf_0_V_ce0),
        .Q(Q[351:348]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_85 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_116 buf_88_V_U
       (.D(D[355:352]),
        .E(buf_0_V_ce0),
        .Q(Q[355:352]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_86 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_117 buf_89_V_U
       (.D(D[359:356]),
        .E(buf_0_V_ce0),
        .Q(Q[359:356]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_87 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_118 buf_8_V_U
       (.D(D[35:32]),
        .E(buf_0_V_ce0),
        .Q(Q[35:32]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_119 buf_90_V_U
       (.D(D[363:360]),
        .E(buf_0_V_ce0),
        .Q(Q[363:360]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_88 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_120 buf_91_V_U
       (.D(D[367:364]),
        .E(buf_0_V_ce0),
        .Q(Q[367:364]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_89 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_121 buf_92_V_U
       (.D(D[371:368]),
        .E(buf_0_V_ce0),
        .Q(Q[371:368]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_90 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_122 buf_93_V_U
       (.D(D[375:372]),
        .E(buf_0_V_ce0),
        .Q(Q[375:372]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_91 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_123 buf_94_V_U
       (.D(D[379:376]),
        .E(buf_0_V_ce0),
        .Q(Q[379:376]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_92 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_124 buf_95_V_U
       (.D(D[383:380]),
        .E(buf_0_V_ce0),
        .Q(Q[383:380]),
        .addr0({buf_64_V_U_n_5,buf_64_V_U_n_6,buf_64_V_U_n_7}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_93 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_125 buf_96_V_U
       (.D(D[387:384]),
        .E(buf_0_V_ce0),
        .Q(Q[387:384]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_94 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_126 buf_97_V_U
       (.D(D[391:388]),
        .E(buf_0_V_ce0),
        .Q(Q[391:388]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_95 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_127 buf_98_V_U
       (.D(D[395:392]),
        .E(buf_0_V_ce0),
        .Q(Q[395:392]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_96 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_128 buf_99_V_U
       (.D(D[399:396]),
        .E(buf_0_V_ce0),
        .Q(Q[399:396]),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_97 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_129 buf_9_V_U
       (.D(D[39:36]),
        .E(buf_0_V_ce0),
        .Q(Q[39:36]),
        .addr0({buf_0_V_U_n_15,buf_0_V_U_n_16,buf_0_V_U_n_17}),
        .ap_clk(ap_clk),
        .\q0_reg[0] (buf_0_V_U_n_5),
        .\q0_reg[0]_0 (buf_0_V_U_n_6),
        .\q0_reg[2] (\ap_CS_fsm_reg[7]_0 [0]),
        .\q0_reg[3] (\q0_reg[3]_7 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    grp_StreamingMaxPool_Pre_fu_47_ap_start_reg_i_1
       (.I0(\rep_0_i_reg_36_reg[1]_1 ),
        .I1(\rep_0_i_reg_36_reg[0]_1 ),
        .I2(\outpix_0_reg_4623_reg[2]_1 [1]),
        .I3(grp_StreamingMaxPool_Pre_fu_47_ap_ready),
        .I4(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .O(\rep_0_i_reg_36_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h222266E666E666E6)) 
    \i_0_reg_4555[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_0_reg_4555_reg_n_1_[0] ),
        .I2(\i_0_reg_4555_reg_n_1_[2] ),
        .I3(\i_0_reg_4555_reg_n_1_[1] ),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .O(\i_0_reg_4555[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2208770877087708)) 
    \i_0_reg_4555[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_0_reg_4555_reg_n_1_[0] ),
        .I2(\i_0_reg_4555_reg_n_1_[2] ),
        .I3(\i_0_reg_4555_reg_n_1_[1] ),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .O(\i_0_reg_4555[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h282078F078F078F0)) 
    \i_0_reg_4555[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_0_reg_4555_reg_n_1_[0] ),
        .I2(\i_0_reg_4555_reg_n_1_[2] ),
        .I3(\i_0_reg_4555_reg_n_1_[1] ),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_StreamingMaxPool_Pre_fu_47_ap_start_reg),
        .O(\i_0_reg_4555[2]_i_1_n_1 ));
  FDRE \i_0_reg_4555_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_0_reg_4555[0]_i_1_n_1 ),
        .Q(\i_0_reg_4555_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \i_0_reg_4555_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_0_reg_4555[1]_i_1_n_1 ),
        .Q(\i_0_reg_4555_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \i_0_reg_4555_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_0_reg_4555[2]_i_1_n_1 ),
        .Q(\i_0_reg_4555_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \icmp_ln154_reg_7611_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(buf_0_V_U_n_14),
        .Q(icmp_ln154_reg_7611),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \indvar_flatten269_reg_4577[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(yp_0_reg_4566[0]),
        .I2(yp_0_reg_4566[2]),
        .I3(yp_0_reg_4566[1]),
        .O(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  FDRE \indvar_flatten269_reg_4577_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln153_reg_7606[0]),
        .Q(indvar_flatten269_reg_4577[0]),
        .R(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  FDRE \indvar_flatten269_reg_4577_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln153_reg_7606[1]),
        .Q(indvar_flatten269_reg_4577[1]),
        .R(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  FDRE \indvar_flatten269_reg_4577_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln153_reg_7606[2]),
        .Q(indvar_flatten269_reg_4577[2]),
        .R(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  FDRE \indvar_flatten269_reg_4577_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln153_reg_7606[3]),
        .Q(indvar_flatten269_reg_4577[3]),
        .R(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  FDRE \indvar_flatten269_reg_4577_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln153_reg_7606[4]),
        .Q(indvar_flatten269_reg_4577[4]),
        .R(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h0000EA6A)) 
    \indvar_flatten_reg_4588[0]_i_1 
       (.I0(\indvar_flatten_reg_4588_reg_n_1_[0] ),
        .I1(\ap_CS_fsm_reg[7]_0 [0]),
        .I2(Q[512]),
        .I3(icmp_ln154_reg_7611),
        .I4(\indvar_flatten269_reg_4577[4]_i_1_n_1 ),
        .O(\indvar_flatten_reg_4588[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_4588[1]_i_1 
       (.I0(\indvar_flatten_reg_4588_reg_n_1_[0] ),
        .I1(\indvar_flatten_reg_4588_reg_n_1_[1] ),
        .O(add_ln154_1_fu_7168_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_4588[2]_i_1 
       (.I0(\indvar_flatten_reg_4588_reg_n_1_[0] ),
        .I1(\indvar_flatten_reg_4588_reg_n_1_[1] ),
        .I2(\indvar_flatten_reg_4588_reg_n_1_[2] ),
        .O(add_ln154_1_fu_7168_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_4588[3]_i_1 
       (.I0(\indvar_flatten_reg_4588_reg_n_1_[1] ),
        .I1(\indvar_flatten_reg_4588_reg_n_1_[0] ),
        .I2(\indvar_flatten_reg_4588_reg_n_1_[2] ),
        .I3(\indvar_flatten_reg_4588_reg_n_1_[3] ),
        .O(add_ln154_1_fu_7168_p2[3]));
  LUT6 #(
    .INIT(64'hF8FFFFFF88888888)) 
    \indvar_flatten_reg_4588[4]_i_1 
       (.I0(E),
        .I1(icmp_ln154_reg_7611),
        .I2(yp_0_reg_4566[1]),
        .I3(yp_0_reg_4566[2]),
        .I4(yp_0_reg_4566[0]),
        .I5(ap_CS_fsm_state3),
        .O(indvar_flatten_reg_4588));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_4588[4]_i_2 
       (.I0(\indvar_flatten_reg_4588_reg_n_1_[2] ),
        .I1(\indvar_flatten_reg_4588_reg_n_1_[0] ),
        .I2(\indvar_flatten_reg_4588_reg_n_1_[1] ),
        .I3(\indvar_flatten_reg_4588_reg_n_1_[3] ),
        .I4(\indvar_flatten_reg_4588_reg_n_1_[4] ),
        .O(add_ln154_1_fu_7168_p2[4]));
  FDRE \indvar_flatten_reg_4588_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvar_flatten_reg_4588[0]_i_1_n_1 ),
        .Q(\indvar_flatten_reg_4588_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_reg_4588_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln154_1_fu_7168_p2[1]),
        .Q(\indvar_flatten_reg_4588_reg_n_1_[1] ),
        .R(indvar_flatten_reg_4588));
  FDRE \indvar_flatten_reg_4588_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln154_1_fu_7168_p2[2]),
        .Q(\indvar_flatten_reg_4588_reg_n_1_[2] ),
        .R(indvar_flatten_reg_4588));
  FDRE \indvar_flatten_reg_4588_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln154_1_fu_7168_p2[3]),
        .Q(\indvar_flatten_reg_4588_reg_n_1_[3] ),
        .R(indvar_flatten_reg_4588));
  FDRE \indvar_flatten_reg_4588_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(add_ln154_1_fu_7168_p2[4]),
        .Q(\indvar_flatten_reg_4588_reg_n_1_[4] ),
        .R(indvar_flatten_reg_4588));
  LUT6 #(
    .INIT(64'h00000000EAEAEA6A)) 
    \kx_0_reg_4611[0]_i_1 
       (.I0(\kx_0_reg_4611_reg_n_1_[0] ),
        .I1(\ap_CS_fsm_reg[7]_0 [0]),
        .I2(Q[512]),
        .I3(icmp_ln154_reg_7611),
        .I4(and_ln154_reg_7617),
        .I5(\indvar_flatten269_reg_4577[4]_i_1_n_1 ),
        .O(\kx_0_reg_4611[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h000000060A0A0A0A)) 
    \kx_0_reg_4611[1]_i_1 
       (.I0(\kx_0_reg_4611_reg_n_1_[1] ),
        .I1(\kx_0_reg_4611_reg_n_1_[0] ),
        .I2(\indvar_flatten269_reg_4577[4]_i_1_n_1 ),
        .I3(icmp_ln154_reg_7611),
        .I4(and_ln154_reg_7617),
        .I5(E),
        .O(\kx_0_reg_4611[1]_i_1_n_1 ));
  FDRE \kx_0_reg_4611_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kx_0_reg_4611[0]_i_1_n_1 ),
        .Q(\kx_0_reg_4611_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \kx_0_reg_4611_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kx_0_reg_4611[1]_i_1_n_1 ),
        .Q(\kx_0_reg_4611_reg_n_1_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \outpix_0_reg_4623[0]_i_1 
       (.I0(outpix_0_reg_4623[0]),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(\outpix_0_reg_4623_reg[2]_1 [2]),
        .I3(\outpix_0_reg_4623_reg[2]_0 ),
        .I4(outpix_reg_8664[0]),
        .I5(ap_CS_fsm_state6),
        .O(\outpix_0_reg_4623[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \outpix_0_reg_4623[1]_i_1 
       (.I0(outpix_0_reg_4623[1]),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(\outpix_0_reg_4623_reg[2]_1 [2]),
        .I3(\outpix_0_reg_4623_reg[2]_0 ),
        .I4(outpix_reg_8664[1]),
        .I5(ap_CS_fsm_state6),
        .O(\outpix_0_reg_4623[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \outpix_0_reg_4623[2]_i_1 
       (.I0(outpix_0_reg_4623[2]),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(\outpix_0_reg_4623_reg[2]_1 [2]),
        .I3(\outpix_0_reg_4623_reg[2]_0 ),
        .I4(outpix_reg_8664[2]),
        .I5(ap_CS_fsm_state6),
        .O(\outpix_0_reg_4623[2]_i_1_n_1 ));
  FDRE \outpix_0_reg_4623_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outpix_0_reg_4623[0]_i_1_n_1 ),
        .Q(outpix_0_reg_4623[0]),
        .R(1'b0));
  FDRE \outpix_0_reg_4623_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outpix_0_reg_4623[1]_i_1_n_1 ),
        .Q(outpix_0_reg_4623[1]),
        .R(1'b0));
  FDRE \outpix_0_reg_4623_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outpix_0_reg_4623[2]_i_1_n_1 ),
        .Q(outpix_0_reg_4623[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \outpix_reg_8664[0]_i_1 
       (.I0(outpix_0_reg_4623[0]),
        .I1(ap_CS_fsm_state7),
        .I2(outpix_reg_8664[0]),
        .O(\outpix_reg_8664[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \outpix_reg_8664[1]_i_1 
       (.I0(outpix_0_reg_4623[0]),
        .I1(outpix_0_reg_4623[1]),
        .I2(ap_CS_fsm_state7),
        .I3(outpix_reg_8664[1]),
        .O(\outpix_reg_8664[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \outpix_reg_8664[2]_i_1 
       (.I0(outpix_0_reg_4623[0]),
        .I1(outpix_0_reg_4623[1]),
        .I2(outpix_0_reg_4623[2]),
        .I3(ap_CS_fsm_state7),
        .I4(outpix_reg_8664[2]),
        .O(\outpix_reg_8664[2]_i_1_n_1 ));
  FDRE \outpix_reg_8664_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outpix_reg_8664[0]_i_1_n_1 ),
        .Q(outpix_reg_8664[0]),
        .R(1'b0));
  FDRE \outpix_reg_8664_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outpix_reg_8664[1]_i_1_n_1 ),
        .Q(outpix_reg_8664[1]),
        .R(1'b0));
  FDRE \outpix_reg_8664_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outpix_reg_8664[2]_i_1_n_1 ),
        .Q(outpix_reg_8664[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \rep_0_i_reg_36[0]_i_1 
       (.I0(\rep_0_i_reg_36_reg[0]_1 ),
        .I1(rep_reg_70[0]),
        .I2(ap_NS_fsm1),
        .I3(\outpix_0_reg_4623_reg[2]_1 [0]),
        .O(\rep_0_i_reg_36_reg[0] ));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \rep_0_i_reg_36[1]_i_1 
       (.I0(\rep_0_i_reg_36_reg[1]_1 ),
        .I1(rep_reg_70[1]),
        .I2(ap_NS_fsm1),
        .I3(\outpix_0_reg_4623_reg[2]_1 [0]),
        .O(\rep_0_i_reg_36_reg[1] ));
  FDRE \xp_0_reg_4600_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln164_reg_7622[0]),
        .Q(xp_0_reg_4600[0]),
        .R(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  FDRE \xp_0_reg_4600_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln164_reg_7622[1]),
        .Q(xp_0_reg_4600[1]),
        .R(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  FDRE \xp_0_reg_4600_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln164_reg_7622[2]),
        .Q(xp_0_reg_4600[2]),
        .R(\indvar_flatten269_reg_4577[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \yp_0_reg_4566[0]_i_1 
       (.I0(yp_0_reg_4566[0]),
        .I1(ap_NS_fsm1_0),
        .I2(yp_reg_7598[0]),
        .I3(ap_NS_fsm11_out),
        .O(\yp_0_reg_4566[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \yp_0_reg_4566[1]_i_1 
       (.I0(yp_0_reg_4566[1]),
        .I1(ap_NS_fsm1_0),
        .I2(yp_reg_7598[1]),
        .I3(ap_NS_fsm11_out),
        .O(\yp_0_reg_4566[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \yp_0_reg_4566[2]_i_1 
       (.I0(yp_0_reg_4566[2]),
        .I1(ap_NS_fsm1_0),
        .I2(yp_reg_7598[2]),
        .I3(ap_NS_fsm11_out),
        .O(\yp_0_reg_4566[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \yp_0_reg_4566[2]_i_2 
       (.I0(outpix_0_reg_4623[0]),
        .I1(outpix_0_reg_4623[2]),
        .I2(outpix_0_reg_4623[1]),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm1_0));
  FDRE \yp_0_reg_4566_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\yp_0_reg_4566[0]_i_1_n_1 ),
        .Q(yp_0_reg_4566[0]),
        .R(1'b0));
  FDRE \yp_0_reg_4566_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\yp_0_reg_4566[1]_i_1_n_1 ),
        .Q(yp_0_reg_4566[1]),
        .R(1'b0));
  FDRE \yp_0_reg_4566_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\yp_0_reg_4566[2]_i_1_n_1 ),
        .Q(yp_0_reg_4566[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \yp_reg_7598[0]_i_1 
       (.I0(yp_0_reg_4566[0]),
        .I1(ap_CS_fsm_state3),
        .I2(yp_reg_7598[0]),
        .O(\yp_reg_7598[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \yp_reg_7598[1]_i_1 
       (.I0(yp_0_reg_4566[0]),
        .I1(yp_0_reg_4566[1]),
        .I2(ap_CS_fsm_state3),
        .I3(yp_reg_7598[1]),
        .O(\yp_reg_7598[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \yp_reg_7598[2]_i_1 
       (.I0(yp_0_reg_4566[0]),
        .I1(yp_0_reg_4566[1]),
        .I2(yp_0_reg_4566[2]),
        .I3(ap_CS_fsm_state3),
        .I4(yp_reg_7598[2]),
        .O(\yp_reg_7598[2]_i_1_n_1 ));
  FDRE \yp_reg_7598_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\yp_reg_7598[0]_i_1_n_1 ),
        .Q(yp_reg_7598[0]),
        .R(1'b0));
  FDRE \yp_reg_7598_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\yp_reg_7598[1]_i_1_n_1 ),
        .Q(yp_reg_7598[1]),
        .R(1'b0));
  FDRE \yp_reg_7598_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\yp_reg_7598[2]_i_1_n_1 ),
        .Q(yp_reg_7598[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb
   (D,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[6] ,
    E,
    buf_0_V_address0,
    \xp_0_reg_4600_reg[0] ,
    \indvar_flatten_reg_4588_reg[0] ,
    addr0,
    Q,
    \q0_reg[3] ,
    outpix_0_reg_4623,
    ram_reg_0_7_0_0_i_8,
    ram_reg_0_7_0_0_i_8_0,
    ram_reg_0_7_0_0_i_8_1,
    ram_reg_0_7_0_0_i_5,
    \buf_0_V_addr_2_reg_7627_reg[0] ,
    \buf_0_V_addr_2_reg_7627_reg[0]_0 ,
    \buf_0_V_addr_2_reg_7627_reg[2] ,
    \icmp_ln154_reg_7611_reg[0] ,
    \icmp_ln154_reg_7611_reg[0]_0 ,
    ap_clk,
    d0);
  output [3:0]D;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[6] ;
  output [0:0]E;
  output [2:0]buf_0_V_address0;
  output [2:0]\xp_0_reg_4600_reg[0] ;
  output \indvar_flatten_reg_4588_reg[0] ;
  output [2:0]addr0;
  input [4:0]Q;
  input [3:0]\q0_reg[3] ;
  input [2:0]outpix_0_reg_4623;
  input ram_reg_0_7_0_0_i_8;
  input ram_reg_0_7_0_0_i_8_0;
  input ram_reg_0_7_0_0_i_8_1;
  input [2:0]ram_reg_0_7_0_0_i_5;
  input \buf_0_V_addr_2_reg_7627_reg[0] ;
  input \buf_0_V_addr_2_reg_7627_reg[0]_0 ;
  input [2:0]\buf_0_V_addr_2_reg_7627_reg[2] ;
  input \icmp_ln154_reg_7611_reg[0] ;
  input [3:0]\icmp_ln154_reg_7611_reg[0]_0 ;
  input ap_clk;
  input [0:0]d0;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [2:0]addr0;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire \buf_0_V_addr_2_reg_7627_reg[0] ;
  wire \buf_0_V_addr_2_reg_7627_reg[0]_0 ;
  wire [2:0]\buf_0_V_addr_2_reg_7627_reg[2] ;
  wire [2:0]buf_0_V_address0;
  wire [0:0]d0;
  wire \icmp_ln154_reg_7611_reg[0] ;
  wire [3:0]\icmp_ln154_reg_7611_reg[0]_0 ;
  wire \indvar_flatten_reg_4588_reg[0] ;
  wire [2:0]outpix_0_reg_4623;
  wire [3:0]\q0_reg[3] ;
  wire [2:0]ram_reg_0_7_0_0_i_5;
  wire ram_reg_0_7_0_0_i_8;
  wire ram_reg_0_7_0_0_i_8_0;
  wire ram_reg_0_7_0_0_i_8_1;
  wire [2:0]\xp_0_reg_4600_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_256 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (addr0[0]),
        .\ap_CS_fsm_reg[6]_1 (addr0[2]),
        .\ap_CS_fsm_reg[6]_2 (addr0[1]),
        .ap_clk(ap_clk),
        .\buf_0_V_addr_2_reg_7627_reg[0] (\buf_0_V_addr_2_reg_7627_reg[0] ),
        .\buf_0_V_addr_2_reg_7627_reg[0]_0 (\buf_0_V_addr_2_reg_7627_reg[0]_0 ),
        .\buf_0_V_addr_2_reg_7627_reg[2] (\buf_0_V_addr_2_reg_7627_reg[2] ),
        .buf_0_V_address0(buf_0_V_address0),
        .buf_0_V_ce0(E),
        .d0(d0),
        .\icmp_ln154_reg_7611_reg[0] (\icmp_ln154_reg_7611_reg[0] ),
        .\icmp_ln154_reg_7611_reg[0]_0 (\icmp_ln154_reg_7611_reg[0]_0 ),
        .\indvar_flatten_reg_4588_reg[0] (\indvar_flatten_reg_4588_reg[0] ),
        .outpix_0_reg_4623(outpix_0_reg_4623),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .ram_reg_0_7_0_0_i_5(ram_reg_0_7_0_0_i_5),
        .ram_reg_0_7_0_0_i_8_0(ram_reg_0_7_0_0_i_8),
        .ram_reg_0_7_0_0_i_8_1(ram_reg_0_7_0_0_i_8_0),
        .ram_reg_0_7_0_0_i_8_2(ram_reg_0_7_0_0_i_8_1),
        .\xp_0_reg_4600_reg[0] (\xp_0_reg_4600_reg[0] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_10
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_248 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_100
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_158 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_101
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_157 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_102
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_156 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_103
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_155 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_104
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_154 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_105
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_153 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_106
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_152 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_107
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_151 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_108
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_150 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_109
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_149 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_11
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_247 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_110
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_148 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_111
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_147 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_112
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_146 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_113
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_145 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_114
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_144 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_115
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_143 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_116
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_142 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_117
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_141 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_118
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_140 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_119
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_139 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_12
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_246 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_120
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_138 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_121
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_137 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_122
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_136 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_123
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_135 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_124
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_134 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_125
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_133 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_126
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_132 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_127
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_131 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_128
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_130 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_129
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_13
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_245 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_14
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_244 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_15
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_243 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_16
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_242 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_17
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_241 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_18
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_240 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_19
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_239 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_20
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_238 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_21
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_237 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_22
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_236 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_23
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_235 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_24
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_234 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_25
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_233 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_26
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_232 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_27
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_231 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_28
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_230 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_29
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_229 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_3
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_255 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_30
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_228 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_31
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_227 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_32
   (D,
    addr0,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    outpix_0_reg_4623,
    buf_0_V_address0,
    ap_clk,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  output [2:0]addr0;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [1:0]\q0_reg[0]_1 ;
  input [2:0]outpix_0_reg_4623;
  input [2:0]buf_0_V_address0;
  input ap_clk;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire [2:0]buf_0_V_address0;
  wire [2:0]outpix_0_reg_4623;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_226 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .buf_0_V_address0(buf_0_V_address0),
        .outpix_0_reg_4623(outpix_0_reg_4623),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_33
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_225 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_34
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_224 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_35
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_223 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_36
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_222 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_37
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_221 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_38
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_220 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_39
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_219 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_4
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_254 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_40
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_218 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_41
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_217 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_42
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_216 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_43
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_215 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_44
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_214 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_45
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_213 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_46
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_212 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_47
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_211 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_48
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_210 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_49
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_209 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_5
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_253 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_50
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_208 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_51
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_207 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_52
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_206 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_53
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_205 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_54
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_204 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_55
   (D,
    addr0,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[3] ,
    outpix_0_reg_4623,
    buf_0_V_address0,
    ap_clk,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  output [2:0]addr0;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [1:0]\q0_reg[3] ;
  input [2:0]outpix_0_reg_4623;
  input [2:0]buf_0_V_address0;
  input ap_clk;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire [2:0]buf_0_V_address0;
  wire [2:0]outpix_0_reg_4623;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_203 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[6] (addr0[0]),
        .\ap_CS_fsm_reg[6]_0 (addr0[2]),
        .\ap_CS_fsm_reg[6]_1 (addr0[1]),
        .ap_clk(ap_clk),
        .buf_0_V_address0(buf_0_V_address0),
        .outpix_0_reg_4623(outpix_0_reg_4623),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_56
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_202 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_57
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_201 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_58
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_200 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_59
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_199 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_6
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_252 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_60
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_198 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_61
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_197 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_62
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_196 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_63
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_195 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_64
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_194 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_65
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_193 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_66
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_192 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_67
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_191 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_68
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_190 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_69
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_189 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_7
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_251 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_70
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_188 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_71
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_187 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_72
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_186 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_73
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_185 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_74
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_184 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_75
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_183 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_76
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_182 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_77
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_181 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_78
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_180 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_79
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_179 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_8
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_250 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_80
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_178 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_81
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_177 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_82
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_176 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_83
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_175 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_84
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_174 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_85
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_173 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_86
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_172 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_87
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_171 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_88
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_170 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_89
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_169 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_9
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_249 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_90
   (D,
    addr0,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[3] ,
    outpix_0_reg_4623,
    buf_0_V_address0,
    ap_clk,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  output [2:0]addr0;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [1:0]\q0_reg[3] ;
  input [2:0]outpix_0_reg_4623;
  input [2:0]buf_0_V_address0;
  input ap_clk;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire [2:0]buf_0_V_address0;
  wire [2:0]outpix_0_reg_4623;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_168 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[6] (addr0[0]),
        .\ap_CS_fsm_reg[6]_0 (addr0[2]),
        .\ap_CS_fsm_reg[6]_1 (addr0[1]),
        .ap_clk(ap_clk),
        .buf_0_V_address0(buf_0_V_address0),
        .outpix_0_reg_4623(outpix_0_reg_4623),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_91
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_167 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_92
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_166 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_93
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_165 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_94
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_164 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_95
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_163 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_96
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_162 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_97
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_161 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_98
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_160 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_99
   (D,
    Q,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    ap_clk,
    addr0,
    \q0_reg[3] ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]\q0_reg[2] ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_159 StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__8_n_1;
  wire ram_reg_0_7_0_0_i_3__8_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__8_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__8_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_9_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__8_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__8
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__8_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__117
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__8_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__8
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__8_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_9_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__8_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__8
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__8_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_9_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__8_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__8
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__8_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_9_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_130
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__98_n_1;
  wire ram_reg_0_7_0_0_i_3__95_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__98_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__98_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_99_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__98_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__98
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__98_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__27
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__95_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__95
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__95_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_99_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__98_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__98
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__98_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_99_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__98_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__98
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__98_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_99_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_131
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__97_n_1;
  wire ram_reg_0_7_0_0_i_3__94_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__97_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__97_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_98_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__97_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__97
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__97_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__28
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__94_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__94
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__94_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_98_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__97_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__97
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__97_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_98_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__97_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__97
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__97_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_98_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_132
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__96_n_1;
  wire ram_reg_0_7_0_0_i_3__93_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__96_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__96_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_97_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__96_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__96
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__96_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__29
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__93_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__93
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__93_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_97_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__96_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__96
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__96_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_97_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__96_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__96
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__96_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_97_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_133
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__95_n_1;
  wire ram_reg_0_7_0_0_i_6__2_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__95_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__95_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_96_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__95_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__95
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__95_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__30
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_6__2_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_6__2
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_6__2_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_96_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__95_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__95
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__95_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_96_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__95_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__95
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__95_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_96_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_134
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__94_n_1;
  wire ram_reg_0_7_0_0_i_3__92_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__94_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__94_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_95_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__94_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__94
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__94_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__31
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__92_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__92
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__92_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_95_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__94_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__94
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__94_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_95_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__94_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__94
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__94_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_95_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_135
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__93_n_1;
  wire ram_reg_0_7_0_0_i_3__91_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__93_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__93_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_94_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__93_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__93
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__93_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__32
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__91_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__91
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__91_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_94_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__93_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__93
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__93_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_94_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__93_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__93
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__93_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_94_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_136
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__92_n_1;
  wire ram_reg_0_7_0_0_i_3__90_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__92_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__92_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_93_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__92_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__92
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__92_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__33
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__90_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__90
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__90_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_93_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__92_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__92
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__92_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_93_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__92_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__92
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__92_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_93_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_137
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__91_n_1;
  wire ram_reg_0_7_0_0_i_3__89_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__91_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__91_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_92_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__91_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__91
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__91_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__34
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__89_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__89
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__89_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_92_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__91_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__91
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__91_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_92_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__91_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__91
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__91_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_92_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_138
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__90_n_1;
  wire ram_reg_0_7_0_0_i_3__88_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__90_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__90_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_91_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__90_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__90
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__90_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__35
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__88_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__88
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__88_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_91_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__90_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__90
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__90_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_91_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__90_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__90
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__90_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_91_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_139
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__89_n_1;
  wire ram_reg_0_7_0_0_i_3__87_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__89_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__89_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_90_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__89_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__89
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__89_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__36
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__87_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__87
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__87_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_90_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__89_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__89
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__89_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_90_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__89_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__89
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__89_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_90_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_140
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__7_n_1;
  wire ram_reg_0_7_0_0_i_3__7_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__7_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__7_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_8_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__7_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__7
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__7_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__118
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__7_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__7
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__7_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_8_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__7_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__7
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__7_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_8_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__7_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__7
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__7_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_8_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_141
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__88_n_1;
  wire ram_reg_0_7_0_0_i_3__86_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__88_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__88_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_89_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__88_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__88
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__88_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__37
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__86_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__86
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__86_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_89_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__88_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__88
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__88_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_89_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__88_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__88
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__88_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_89_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_142
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__87_n_1;
  wire ram_reg_0_7_0_0_i_3__85_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__87_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__87_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_88_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__87_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__87
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__87_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__38
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__85_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__85
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__85_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_88_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__87_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__87
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__87_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_88_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__87_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__87
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__87_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_88_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_143
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__86_n_1;
  wire ram_reg_0_7_0_0_i_3__84_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__86_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__86_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_87_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__86_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__86
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__86_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__39
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__84_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__84
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__84_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_87_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__86_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__86
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__86_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_87_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__86_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__86
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__86_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_87_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_144
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__85_n_1;
  wire ram_reg_0_7_0_0_i_3__83_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__85_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__85_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_86_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__85_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__85
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__85_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__40
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__83_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__83
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__83_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_86_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__85_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__85
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__85_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_86_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__85_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__85
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__85_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_86_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_145
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__84_n_1;
  wire ram_reg_0_7_0_0_i_3__82_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__84_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__84_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_85_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__84_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__84
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__84_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__41
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__82_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__82
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__82_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_85_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__84_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__84
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__84_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_85_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__84_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__84
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__84_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_85_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_146
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__83_n_1;
  wire ram_reg_0_7_0_0_i_3__81_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__83_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__83_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_84_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__83_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__83
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__83_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__42
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__81_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__81
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__81_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_84_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__83_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__83
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__83_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_84_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__83_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__83
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__83_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_84_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_147
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__82_n_1;
  wire ram_reg_0_7_0_0_i_3__80_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__82_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__82_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_83_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__82_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__82
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__82_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__43
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__80_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__80
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__80_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_83_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__82_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__82
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__82_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_83_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__82_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__82
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__82_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_83_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_148
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__81_n_1;
  wire ram_reg_0_7_0_0_i_3__79_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__81_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__81_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_82_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__81_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__81
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__81_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__44
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__79_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__79
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__79_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_82_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__81_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__81
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__81_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_82_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__81_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__81
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__81_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_82_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_149
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__80_n_1;
  wire ram_reg_0_7_0_0_i_3__78_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__80_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__80_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_81_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__80_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__80
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__80_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__45
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__78_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__78
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__78_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_81_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__80_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__80
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__80_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_81_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__80_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__80
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__80_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_81_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_150
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__79_n_1;
  wire ram_reg_0_7_0_0_i_3__77_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__79_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__79_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_80_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__79_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__79
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__79_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__46
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__77_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__77
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__77_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_80_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__79_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__79
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__79_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_80_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__79_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__79
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__79_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_80_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_151
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__6_n_1;
  wire ram_reg_0_7_0_0_i_3__6_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__6_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__6_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_7_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__6_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__6
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__6_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__119
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__6_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__6
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__6_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_7_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__6_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__6
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__6_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_7_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__6_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__6
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__6_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_7_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_152
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__78_n_1;
  wire ram_reg_0_7_0_0_i_3__76_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__78_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__78_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_79_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__78_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__78
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__78_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__47
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__76_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__76
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__76_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_79_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__78_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__78
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__78_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_79_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__78_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__78
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__78_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_79_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_153
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__77_n_1;
  wire ram_reg_0_7_0_0_i_3__75_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__77_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__77_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_78_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__77_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__77
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__77_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__48
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__75_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__75
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__75_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_78_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__77_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__77
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__77_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_78_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__77_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__77
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__77_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_78_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_154
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__76_n_1;
  wire ram_reg_0_7_0_0_i_3__74_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__76_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__76_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_77_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__76_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__76
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__76_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__49
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__74_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__74
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__74_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_77_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__76_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__76
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__76_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_77_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__76_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__76
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__76_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_77_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_155
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__75_n_1;
  wire ram_reg_0_7_0_0_i_3__73_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__75_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__75_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_76_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__75_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__75
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__75_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__50
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__73_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__73
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__73_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_76_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__75_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__75
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__75_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_76_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__75_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__75
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__75_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_76_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_156
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__74_n_1;
  wire ram_reg_0_7_0_0_i_3__72_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__74_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__74_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_75_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__74_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__74
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__74_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__51
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__72_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__72
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__72_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_75_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__74_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__74
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__74_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_75_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__74_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__74
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__74_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_75_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_157
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__73_n_1;
  wire ram_reg_0_7_0_0_i_3__71_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__73_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__73_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_74_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__73_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__73
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__73_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__52
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__71_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__71
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__71_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_74_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__73_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__73
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__73_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_74_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__73_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__73
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__73_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_74_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_158
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__72_n_1;
  wire ram_reg_0_7_0_0_i_3__70_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__72_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__72_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_73_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__72_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__72
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__72_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__53
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__70_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__70
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__70_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_73_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__72_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__72
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__72_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_73_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__72_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__72
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__72_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_73_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_159
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__71_n_1;
  wire ram_reg_0_7_0_0_i_3__69_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__71_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__71_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_72_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__71_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__71
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__71_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__54
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__69_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__69
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__69_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_72_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__71_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__71
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__71_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_72_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__71_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__71
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__71_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_72_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_160
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__70_n_1;
  wire ram_reg_0_7_0_0_i_3__68_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__70_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__70_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_71_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__70_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__70
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__70_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__55
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__68_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__68
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__68_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_71_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__70_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__70
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__70_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_71_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__70_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__70
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__70_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_71_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_161
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__69_n_1;
  wire ram_reg_0_7_0_0_i_3__67_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__69_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__69_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_70_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__69_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__69
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__69_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__56
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__67_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__67
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__67_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_70_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__69_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__69
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__69_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_70_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__69_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__69
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__69_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_70_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_162
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__5_n_1;
  wire ram_reg_0_7_0_0_i_3__5_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__5_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__5_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_6_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__5_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__5
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__5_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__120
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__5_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__5
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__5_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_6_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__5_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__5
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__5_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_6_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__5_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__5
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__5_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_6_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_163
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__68_n_1;
  wire ram_reg_0_7_0_0_i_3__66_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__68_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__68_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_69_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__68_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__68
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__68_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__57
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__66_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__66
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__66_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_69_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__68_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__68
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__68_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_69_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__68_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__68
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__68_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_69_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_164
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__67_n_1;
  wire ram_reg_0_7_0_0_i_3__65_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__67_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__67_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_68_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__67_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__67
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__67_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__58
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__65_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__65
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__65_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_68_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__67_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__67
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__67_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_68_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__67_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__67
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__67_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_68_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_165
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__66_n_1;
  wire ram_reg_0_7_0_0_i_3__64_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__66_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__66_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_67_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__66_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__66
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__66_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__59
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__64_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__64
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__64_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_67_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__66_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__66
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__66_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_67_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__66_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__66
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__66_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_67_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_166
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__65_n_1;
  wire ram_reg_0_7_0_0_i_3__63_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__65_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__65_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_66_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__65_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__65
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__65_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__60
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__63_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__63
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__63_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_66_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__65_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__65
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__65_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_66_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__65_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__65
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__65_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_66_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_167
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__64_n_1;
  wire ram_reg_0_7_0_0_i_3__62_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__64_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__64_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_65_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__64_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__64
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__64_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__61
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__62_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__62
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__62_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_65_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__64_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__64
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__64_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_65_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__64_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__64
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__64_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_65_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_168
   (D,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[3]_0 ,
    outpix_0_reg_4623,
    buf_0_V_address0,
    ap_clk,
    \q0_reg[3]_1 ,
    E);
  output [3:0]D;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]\q0_reg[3]_0 ;
  input [2:0]outpix_0_reg_4623;
  input [2:0]buf_0_V_address0;
  input ap_clk;
  input [0:0]\q0_reg[3]_1 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire ap_clk;
  wire [2:0]buf_0_V_address0;
  wire [2:0]outpix_0_reg_4623;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [1:0]\q0_reg[3]_0 ;
  wire [0:0]\q0_reg[3]_1 ;
  wire ram_reg_0_7_0_0_i_1__63_n_1;
  wire ram_reg_0_7_0_0_i_6__1_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__63_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__63_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_64_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(\ap_CS_fsm_reg[6] ),
        .A1(\ap_CS_fsm_reg[6]_1 ),
        .A2(\ap_CS_fsm_reg[6]_0 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__63_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__63
       (.I0(\q0_reg[3]_0 [0]),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__63_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__62
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_6__1_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hDDDD8808)) 
    ram_reg_0_7_0_0_i_3__124
       (.I0(\q0_reg[3]_0 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[0]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'hFFD5AA00)) 
    ram_reg_0_7_0_0_i_4__0
       (.I0(\q0_reg[3]_0 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[1]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hF5F5A020)) 
    ram_reg_0_7_0_0_i_5__0
       (.I0(\q0_reg[3]_0 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[2]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_6__1
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_6__1_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_64_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(\ap_CS_fsm_reg[6] ),
        .A1(\ap_CS_fsm_reg[6]_1 ),
        .A2(\ap_CS_fsm_reg[6]_0 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__63_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__63
       (.I0(\q0_reg[3]_0 [0]),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__63_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_64_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(\ap_CS_fsm_reg[6] ),
        .A1(\ap_CS_fsm_reg[6]_1 ),
        .A2(\ap_CS_fsm_reg[6]_0 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__63_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__63
       (.I0(\q0_reg[3]_0 [0]),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__63_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_64_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(\ap_CS_fsm_reg[6] ),
        .A1(\ap_CS_fsm_reg[6]_1 ),
        .A2(\ap_CS_fsm_reg[6]_0 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_1 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_169
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__62_n_1;
  wire ram_reg_0_7_0_0_i_3__61_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__62_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__62_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_63_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__62_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__62
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__62_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__63
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__61_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__61
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__61_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_63_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__62_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__62
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__62_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_63_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__62_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__62
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__62_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_63_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_170
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__61_n_1;
  wire ram_reg_0_7_0_0_i_3__60_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__61_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__61_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_62_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__61_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__61
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__61_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__64
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__60_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__60
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__60_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_62_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__61_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__61
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__61_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_62_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__61_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__61
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__61_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_62_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_171
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__60_n_1;
  wire ram_reg_0_7_0_0_i_3__59_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__60_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__60_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_61_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__60_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__60
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__60_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__65
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__59_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__59
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__59_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_61_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__60_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__60
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__60_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_61_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__60_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__60
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__60_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_61_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_172
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__59_n_1;
  wire ram_reg_0_7_0_0_i_3__58_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__59_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__59_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_60_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__59_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__59
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__59_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__66
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__58_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__58
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__58_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_60_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__59_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__59
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__59_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_60_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__59_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__59
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__59_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_60_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_173
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__4_n_1;
  wire ram_reg_0_7_0_0_i_3__4_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__4_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__4_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_5_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__4_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__4
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__4_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__121
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__4_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__4
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__4_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_5_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__4_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__4
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__4_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_5_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__4_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__4
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__4_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_5_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_174
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__58_n_1;
  wire ram_reg_0_7_0_0_i_3__57_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__58_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__58_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_59_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__58_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__58
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__58_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__67
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__57_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__57
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__57_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_59_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__58_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__58
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__58_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_59_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__58_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__58
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__58_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_59_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_175
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__57_n_1;
  wire ram_reg_0_7_0_0_i_3__56_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__57_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__57_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_58_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__57_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__57
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__57_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__68
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__56_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__56
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__56_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_58_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__57_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__57
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__57_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_58_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__57_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__57
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__57_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_58_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_176
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__56_n_1;
  wire ram_reg_0_7_0_0_i_3__55_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__56_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__56_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_57_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__56_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__56
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__56_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__69
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__55_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__55
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__55_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_57_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__56_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__56
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__56_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_57_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__56_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__56
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__56_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_57_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_177
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__55_n_1;
  wire ram_reg_0_7_0_0_i_3__54_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__55_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__55_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_56_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__55_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__55
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__55_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__70
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__54_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__54
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__54_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_56_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__55_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__55
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__55_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_56_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__55_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__55
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__55_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_56_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_178
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__54_n_1;
  wire ram_reg_0_7_0_0_i_3__53_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__54_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__54_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_55_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__54_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__54
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__54_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__71
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__53_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__53
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__53_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_55_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__54_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__54
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__54_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_55_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__54_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__54
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__54_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_55_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_179
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__53_n_1;
  wire ram_reg_0_7_0_0_i_3__52_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__53_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__53_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_54_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__53_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__53
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__53_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__72
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__52_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__52
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__52_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_54_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__53_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__53
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__53_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_54_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__53_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__53
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__53_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_54_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_180
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__52_n_1;
  wire ram_reg_0_7_0_0_i_3__51_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__52_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__52_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_53_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__52_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__52
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__52_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__73
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__51_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__51
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__51_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_53_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__52_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__52
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__52_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_53_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__52_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__52
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__52_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_53_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_181
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__51_n_1;
  wire ram_reg_0_7_0_0_i_3__50_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__51_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__51_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_52_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__51_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__51
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__51_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__74
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__50_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__50
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__50_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_52_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__51_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__51
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__51_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_52_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__51_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__51
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__51_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_52_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_182
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__50_n_1;
  wire ram_reg_0_7_0_0_i_3__49_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__50_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__50_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_51_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__50_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__50
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__50_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__75
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__49_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__49
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__49_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_51_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__50_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__50
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__50_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_51_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__50_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__50
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__50_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_51_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_183
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__49_n_1;
  wire ram_reg_0_7_0_0_i_3__48_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__49_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__49_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_50_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__49_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__49
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__49_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__76
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__48_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__48
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__48_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_50_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__49_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__49
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__49_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_50_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__49_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__49
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__49_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_50_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_184
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__3_n_1;
  wire ram_reg_0_7_0_0_i_3__3_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__3_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__3_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_4_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__3_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__3
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__3_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__122
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__3_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__3
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__3_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_4_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__3_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__3
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__3_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_4_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__3_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__3
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__3_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_4_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_185
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__48_n_1;
  wire ram_reg_0_7_0_0_i_3__47_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__48_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__48_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_49_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__48_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__48
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__48_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__77
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__47_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__47
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__47_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_49_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__48_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__48
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__48_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_49_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__48_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__48
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__48_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_49_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_186
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__47_n_1;
  wire ram_reg_0_7_0_0_i_3__46_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__47_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__47_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_48_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__47_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__47
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__47_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__78
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__46_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__46
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__46_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_48_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__47_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__47
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__47_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_48_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__47_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__47
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__47_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_48_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_187
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__46_n_1;
  wire ram_reg_0_7_0_0_i_3__45_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__46_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__46_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_47_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__46_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__46
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__46_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__79
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__45_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__45
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__45_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_47_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__46_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__46
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__46_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_47_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__46_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__46
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__46_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_47_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_188
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__45_n_1;
  wire ram_reg_0_7_0_0_i_3__44_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__45_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__45_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_46_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__45_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__45
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__45_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__80
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__44_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__44
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__44_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_46_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__45_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__45
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__45_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_46_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__45_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__45
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__45_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_46_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_189
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__44_n_1;
  wire ram_reg_0_7_0_0_i_3__43_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__44_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__44_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_45_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__44_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__44
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__44_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__81
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__43_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__43
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__43_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_45_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__44_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__44
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__44_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_45_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__44_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__44
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__44_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_45_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_190
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__43_n_1;
  wire ram_reg_0_7_0_0_i_3__42_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__43_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__43_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_44_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__43_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__43
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__43_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__82
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__42_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__42
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__42_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_44_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__43_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__43
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__43_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_44_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__43_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__43
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__43_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_44_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_191
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__42_n_1;
  wire ram_reg_0_7_0_0_i_3__41_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__42_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__42_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_43_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__42_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__42
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__42_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__83
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__41_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__41
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__41_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_43_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__42_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__42
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__42_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_43_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__42_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__42
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__42_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_43_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_192
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__41_n_1;
  wire ram_reg_0_7_0_0_i_3__40_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__41_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__41_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_42_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__41_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__41
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__41_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__84
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__40_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__40
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__40_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_42_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__41_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__41
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__41_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_42_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__41_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__41
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__41_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_42_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_193
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__40_n_1;
  wire ram_reg_0_7_0_0_i_3__39_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__40_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__40_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_41_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__40_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__40
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__40_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__85
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__39_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__39
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__39_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_41_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__40_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__40
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__40_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_41_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__40_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__40
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__40_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_41_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_194
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__39_n_1;
  wire ram_reg_0_7_0_0_i_3__38_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__39_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__39_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_40_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__39_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__39
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__39_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__86
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__38_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__38
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__38_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_40_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__39_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__39
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__39_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_40_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__39_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__39
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__39_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_40_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_195
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__2_n_1;
  wire ram_reg_0_7_0_0_i_3__2_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__2_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__2_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_3_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__2_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__2
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__2_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__123
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__2_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__2
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__2_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_3_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__2_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__2
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__2_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_3_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__2_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__2
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__2_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_3_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_196
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__38_n_1;
  wire ram_reg_0_7_0_0_i_3__37_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__38_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__38_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_39_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__38_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__38
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__38_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__87
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__37_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__37
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__37_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_39_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__38_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__38
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__38_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_39_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__38_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__38
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__38_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_39_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_197
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__37_n_1;
  wire ram_reg_0_7_0_0_i_3__36_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__37_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__37_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_38_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__37_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__37
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__37_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__88
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__36_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__36
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__36_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_38_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__37_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__37
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__37_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_38_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__37_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__37
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__37_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_38_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_198
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__36_n_1;
  wire ram_reg_0_7_0_0_i_3__35_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__36_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__36_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_37_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__36_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__36
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__36_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__89
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__35_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__35
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__35_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_37_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__36_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__36
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__36_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_37_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__36_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__36
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__36_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_37_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_199
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__35_n_1;
  wire ram_reg_0_7_0_0_i_3__34_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__35_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__35_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_36_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__35_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__35
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__35_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__90
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__34_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__34
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__34_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_36_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__35_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__35
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__35_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_36_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__35_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__35
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__35_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_36_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_200
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__34_n_1;
  wire ram_reg_0_7_0_0_i_3__33_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__34_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__34_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_35_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__34_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__34
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__34_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__91
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__33_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__33
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__33_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_35_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__34_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__34
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__34_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_35_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__34_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__34
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__34_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_35_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_201
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__33_n_1;
  wire ram_reg_0_7_0_0_i_3__32_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__33_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__33_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_34_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__33_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__33
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__33_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__92
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__32_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__32
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__32_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_34_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__33_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__33
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__33_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_34_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__33_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__33
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__33_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_34_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_202
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__32_n_1;
  wire ram_reg_0_7_0_0_i_3__31_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__32_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__32_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_33_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__32_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__32
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__32_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__93
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__31_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__31
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__31_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_33_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__32_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__32
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__32_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_33_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__32_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__32
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__32_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_33_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_203
   (D,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[3]_0 ,
    outpix_0_reg_4623,
    buf_0_V_address0,
    ap_clk,
    \q0_reg[3]_1 ,
    E);
  output [3:0]D;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]\q0_reg[3]_0 ;
  input [2:0]outpix_0_reg_4623;
  input [2:0]buf_0_V_address0;
  input ap_clk;
  input [0:0]\q0_reg[3]_1 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire ap_clk;
  wire [2:0]buf_0_V_address0;
  wire [2:0]outpix_0_reg_4623;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [1:0]\q0_reg[3]_0 ;
  wire [0:0]\q0_reg[3]_1 ;
  wire ram_reg_0_7_0_0_i_1__31_n_1;
  wire ram_reg_0_7_0_0_i_6__0_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__31_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__31_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_32_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(\ap_CS_fsm_reg[6] ),
        .A1(\ap_CS_fsm_reg[6]_1 ),
        .A2(\ap_CS_fsm_reg[6]_0 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__31_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__31
       (.I0(\q0_reg[3]_0 [0]),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__31_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__94
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_6__0_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hDDDD8808)) 
    ram_reg_0_7_0_0_i_3__125
       (.I0(\q0_reg[3]_0 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[0]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'hFFD5AA00)) 
    ram_reg_0_7_0_0_i_4__1
       (.I0(\q0_reg[3]_0 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[1]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hF5F5A020)) 
    ram_reg_0_7_0_0_i_5__1
       (.I0(\q0_reg[3]_0 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[2]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_6__0
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_6__0_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_32_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(\ap_CS_fsm_reg[6] ),
        .A1(\ap_CS_fsm_reg[6]_1 ),
        .A2(\ap_CS_fsm_reg[6]_0 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__31_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__31
       (.I0(\q0_reg[3]_0 [0]),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__31_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_32_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(\ap_CS_fsm_reg[6] ),
        .A1(\ap_CS_fsm_reg[6]_1 ),
        .A2(\ap_CS_fsm_reg[6]_0 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__31_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__31
       (.I0(\q0_reg[3]_0 [0]),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__31_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_32_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(\ap_CS_fsm_reg[6] ),
        .A1(\ap_CS_fsm_reg[6]_1 ),
        .A2(\ap_CS_fsm_reg[6]_0 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_1 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_204
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__30_n_1;
  wire ram_reg_0_7_0_0_i_3__30_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__30_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__30_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_31_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__30_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__30
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__30_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__95
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__30_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__30
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__30_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_31_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__30_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__30
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__30_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_31_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__30_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__30
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__30_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_31_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_205
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__29_n_1;
  wire ram_reg_0_7_0_0_i_3__29_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__29_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__29_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_30_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__29_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__29
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__29_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__96
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__29_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__29
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__29_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_30_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__29_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__29
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__29_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_30_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__29_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__29
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__29_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_30_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_206
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__1_n_1;
  wire ram_reg_0_7_0_0_i_3__1_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__1_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__1_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_2_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__1_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__1
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__1_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__124
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__1_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__1
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__1_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_2_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__1_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__1
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__1_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_2_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__1_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__1
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__1_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_2_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_207
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__28_n_1;
  wire ram_reg_0_7_0_0_i_3__28_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__28_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__28_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_29_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__28_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__28
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__28_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__97
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__28_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__28
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__28_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_29_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__28_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__28
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__28_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_29_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__28_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__28
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__28_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_29_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_208
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__27_n_1;
  wire ram_reg_0_7_0_0_i_3__27_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__27_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__27_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_28_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__27_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__27
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__27_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__98
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__27_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__27
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__27_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_28_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__27_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__27
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__27_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_28_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__27_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__27
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__27_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_28_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_209
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__26_n_1;
  wire ram_reg_0_7_0_0_i_3__26_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__26_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__26_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_27_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__26_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__26
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__26_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__99
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__26_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__26
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__26_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_27_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__26_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__26
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__26_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_27_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__26_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__26
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__26_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_27_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_210
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__25_n_1;
  wire ram_reg_0_7_0_0_i_3__25_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__25_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__25_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_26_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__25_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__25
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__25_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__100
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__25_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__25
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__25_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_26_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__25_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__25
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__25_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_26_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__25_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__25
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__25_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_26_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_211
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__24_n_1;
  wire ram_reg_0_7_0_0_i_3__24_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__24_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__24_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_25_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__24_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__24
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__24_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__101
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__24_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__24
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__24_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_25_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__24_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__24
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__24_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_25_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__24_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__24
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__24_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_25_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_212
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__23_n_1;
  wire ram_reg_0_7_0_0_i_3__23_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__23_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__23_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_24_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__23_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__23
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__23_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__102
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__23_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__23
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__23_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_24_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__23_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__23
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__23_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_24_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__23_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__23
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__23_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_24_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_213
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__22_n_1;
  wire ram_reg_0_7_0_0_i_3__22_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__22_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__22_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_23_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__22_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__22
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__22_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__103
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__22_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__22
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__22_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_23_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__22_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__22
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__22_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_23_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__22_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__22
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__22_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_23_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_214
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__21_n_1;
  wire ram_reg_0_7_0_0_i_3__21_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__21_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__21_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_22_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__21_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__21
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__21_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__104
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__21_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__21
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__21_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_22_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__21_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__21
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__21_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_22_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__21_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__21
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__21_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_22_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_215
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__20_n_1;
  wire ram_reg_0_7_0_0_i_3__20_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__20_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__20_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_21_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__20_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__20
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__20_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__105
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__20_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__20
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__20_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_21_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__20_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__20
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__20_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_21_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__20_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__20
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__20_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_21_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_216
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__19_n_1;
  wire ram_reg_0_7_0_0_i_3__19_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__19_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__19_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_20_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__19_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__19
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__19_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__106
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__19_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__19
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__19_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_20_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__19_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__19
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__19_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_20_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__19_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__19
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__19_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_20_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_217
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__0_n_1;
  wire ram_reg_0_7_0_0_i_3__0_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__0_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__0_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_1_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__0_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__0
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__0_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__125
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__0_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__0
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__0_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_1_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__0_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__0
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__0_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_1_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__0_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__0
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__0_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_1_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_218
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__18_n_1;
  wire ram_reg_0_7_0_0_i_3__18_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__18_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__18_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_19_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__18_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__18
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__18_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__107
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__18_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__18
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__18_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_19_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__18_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__18
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__18_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_19_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__18_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__18
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__18_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_19_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_219
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__17_n_1;
  wire ram_reg_0_7_0_0_i_3__17_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__17_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__17_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_18_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__17_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__17
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__17_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__108
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__17_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__17
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__17_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_18_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__17_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__17
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__17_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_18_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__17_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__17
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__17_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_18_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_220
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__16_n_1;
  wire ram_reg_0_7_0_0_i_3__16_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__16_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__16_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_17_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__16_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__16
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__16_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__109
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__16_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__16
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__16_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_17_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__16_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__16
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__16_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_17_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__16_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__16
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__16_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_17_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_221
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__15_n_1;
  wire ram_reg_0_7_0_0_i_3__15_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__15_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__15_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_16_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__15_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__15
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__15_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__110
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__15_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__15
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__15_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_16_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__15_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__15
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__15_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_16_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__15_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__15
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__15_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_16_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_222
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__14_n_1;
  wire ram_reg_0_7_0_0_i_3__14_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__14_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__14_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_15_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__14_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__14
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__14_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__111
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__14_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__14
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__14_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_15_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__14_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__14
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__14_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_15_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__14_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__14
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__14_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_15_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_223
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__13_n_1;
  wire ram_reg_0_7_0_0_i_3__13_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__13_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__13_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_14_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__13_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__13
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__13_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__112
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__13_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__13
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__13_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_14_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__13_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__13
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__13_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_14_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__13_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__13
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__13_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_14_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_224
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__12_n_1;
  wire ram_reg_0_7_0_0_i_3__12_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__12_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__12_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_13_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__12_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__12
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__12_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__113
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__12_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__12
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__12_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_13_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__12_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__12
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__12_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_13_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__12_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__12
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__12_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_13_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_225
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__11_n_1;
  wire ram_reg_0_7_0_0_i_3__11_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__11_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__11_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_12_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__11_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__11
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__11_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__114
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__11_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__11
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__11_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_12_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__11_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__11
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__11_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_12_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__11_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__11
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__11_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_12_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_226
   (D,
    addr0,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    outpix_0_reg_4623,
    buf_0_V_address0,
    ap_clk,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  output [2:0]addr0;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [1:0]\q0_reg[0]_2 ;
  input [2:0]outpix_0_reg_4623;
  input [2:0]buf_0_V_address0;
  input ap_clk;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire [2:0]buf_0_V_address0;
  wire [2:0]outpix_0_reg_4623;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [1:0]\q0_reg[0]_2 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__126_n_1;
  wire ram_reg_0_7_0_0_i_3__123_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__126_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__126_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_127_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__126_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__126
       (.I0(\q0_reg[0]_2 [0]),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__126_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__123_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hDDDD8808)) 
    ram_reg_0_7_0_0_i_3
       (.I0(\q0_reg[0]_2 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[0]),
        .O(addr0[0]));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__123
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__123_n_1));
  LUT5 #(
    .INIT(32'hFFD5AA00)) 
    ram_reg_0_7_0_0_i_4
       (.I0(\q0_reg[0]_2 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[1]),
        .O(addr0[1]));
  LUT5 #(
    .INIT(32'hF5F5A020)) 
    ram_reg_0_7_0_0_i_5
       (.I0(\q0_reg[0]_2 [1]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[2]),
        .O(addr0[2]));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_127_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__126_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__126
       (.I0(\q0_reg[0]_2 [0]),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__126_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_127_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__126_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__126
       (.I0(\q0_reg[0]_2 [0]),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__126_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_127_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_227
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__125_n_1;
  wire ram_reg_0_7_0_0_i_3__122_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__125_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__125_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_126_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__125_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__125
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__125_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__0
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__122_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__122
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__122_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_126_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__125_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__125
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__125_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_126_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__125_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__125
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__125_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_126_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_228
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__124_n_1;
  wire ram_reg_0_7_0_0_i_3__121_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__124_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__124_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_125_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__124_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__124
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__124_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__1
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__121_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__121
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__121_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_125_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__124_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__124
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__124_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_125_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__124_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__124
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__124_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_125_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_229
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__123_n_1;
  wire ram_reg_0_7_0_0_i_3__120_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__123_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__123_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_124_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__123_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__123
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__123_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__2
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__120_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__120
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__120_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_124_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__123_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__123
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__123_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_124_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__123_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__123
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__123_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_124_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_230
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__122_n_1;
  wire ram_reg_0_7_0_0_i_3__119_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__122_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__122_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_123_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__122_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__122
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__122_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__3
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__119_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__119
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__119_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_123_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__122_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__122
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__122_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_123_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__122_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__122
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__122_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_123_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_231
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__121_n_1;
  wire ram_reg_0_7_0_0_i_3__118_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__121_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__121_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_122_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__121_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__121
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__121_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__4
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__118_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__118
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__118_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_122_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__121_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__121
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__121_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_122_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__121_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__121
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__121_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_122_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_232
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__120_n_1;
  wire ram_reg_0_7_0_0_i_3__117_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__120_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__120_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_121_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__120_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__120
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__120_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__5
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__117_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__117
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__117_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_121_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__120_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__120
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__120_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_121_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__120_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__120
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__120_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_121_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_233
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__119_n_1;
  wire ram_reg_0_7_0_0_i_3__116_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__119_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__119_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_120_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__119_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__119
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__119_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__6
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__116_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__116
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__116_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_120_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__119_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__119
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__119_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_120_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__119_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__119
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__119_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_120_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_234
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__10_n_1;
  wire ram_reg_0_7_0_0_i_3__10_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__10_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__10_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_11_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__10_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__10
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__10_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__115
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__10_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__10
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__10_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_11_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__10_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__10
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__10_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_11_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__10_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__10
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__10_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_11_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_235
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__118_n_1;
  wire ram_reg_0_7_0_0_i_3__115_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__118_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__118_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_119_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__118_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__118
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__118_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__7
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__115_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__115
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__115_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_119_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__118_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__118
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__118_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_119_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__118_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__118
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__118_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_119_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_236
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__117_n_1;
  wire ram_reg_0_7_0_0_i_3__114_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__117_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__117_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_118_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__117_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__117
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__117_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__8
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__114_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__114
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__114_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_118_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__117_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__117
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__117_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_118_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__117_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__117
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__117_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_118_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_237
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__116_n_1;
  wire ram_reg_0_7_0_0_i_3__113_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__116_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__116_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_117_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__116_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__116
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__116_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__9
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__113_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__113
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__113_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_117_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__116_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__116
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__116_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_117_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__116_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__116
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__116_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_117_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_238
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__115_n_1;
  wire ram_reg_0_7_0_0_i_3__112_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__115_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__115_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_116_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__115_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__115
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__115_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__10
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__112_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__112
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__112_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_116_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__115_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__115
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__115_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_116_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__115_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__115
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__115_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_116_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_239
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__114_n_1;
  wire ram_reg_0_7_0_0_i_3__111_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__114_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__114_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_115_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__114_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__114
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__114_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__11
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__111_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__111
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__111_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_115_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__114_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__114
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__114_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_115_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__114_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__114
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__114_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_115_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_240
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__113_n_1;
  wire ram_reg_0_7_0_0_i_3__110_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__113_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__113_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_114_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__113_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__113
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__113_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__12
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__110_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__110
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__110_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_114_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__113_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__113
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__113_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_114_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__113_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__113
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__113_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_114_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_241
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__112_n_1;
  wire ram_reg_0_7_0_0_i_3__109_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__112_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__112_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_113_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__112_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__112
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__112_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__13
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__109_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__109
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__109_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_113_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__112_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__112
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__112_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_113_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__112_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__112
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__112_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_113_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_242
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__111_n_1;
  wire ram_reg_0_7_0_0_i_3__108_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__111_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__111_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_112_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__111_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__111
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__111_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__14
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__108_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__108
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__108_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_112_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__111_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__111
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__111_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_112_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__111_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__111
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__111_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_112_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_243
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__110_n_1;
  wire ram_reg_0_7_0_0_i_3__107_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__110_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__110_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_111_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__110_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__110
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__110_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__15
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__107_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__107
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__107_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_111_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__110_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__110
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__110_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_111_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__110_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__110
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__110_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_111_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_244
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__109_n_1;
  wire ram_reg_0_7_0_0_i_3__106_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__109_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__109_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_110_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__109_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__109
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__109_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__16
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__106_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__106
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__106_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_110_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__109_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__109
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__109_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_110_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__109_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__109
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__109_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_110_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_245
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__9_n_1;
  wire ram_reg_0_7_0_0_i_3__9_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__9_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__9_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_10_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__9_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__9
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__9_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__116
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__9_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__9
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__9_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_10_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__9_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__9
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__9_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_10_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__9_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__9
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__9_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_10_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_246
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__108_n_1;
  wire ram_reg_0_7_0_0_i_3__105_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__108_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__108_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_109_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__108_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__108
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__108_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__17
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__105_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__105
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__105_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_109_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__108_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__108
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__108_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_109_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__108_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__108
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__108_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_109_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_247
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__107_n_1;
  wire ram_reg_0_7_0_0_i_3__104_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__107_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__107_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_108_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__107_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__107
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__107_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__18
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__104_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__104
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__104_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_108_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__107_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__107
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__107_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_108_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__107_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__107
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__107_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_108_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_248
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__106_n_1;
  wire ram_reg_0_7_0_0_i_3__103_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__106_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__106_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_107_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__106_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__106
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__106_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__19
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__103_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__103
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__103_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_107_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__106_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__106
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__106_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_107_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__106_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__106
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__106_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_107_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_249
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__105_n_1;
  wire ram_reg_0_7_0_0_i_3__102_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__105_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__105_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_106_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__105_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__105
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__105_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__20
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__102_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__102
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__102_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_106_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__105_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__105
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__105_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_106_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__105_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__105
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__105_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_106_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_250
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__104_n_1;
  wire ram_reg_0_7_0_0_i_3__101_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__104_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__104_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_105_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__104_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__104
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__104_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__21
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__101_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__101
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__101_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_105_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__104_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__104
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__104_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_105_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__104_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__104
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__104_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_105_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_251
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__103_n_1;
  wire ram_reg_0_7_0_0_i_3__100_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__103_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__103_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_104_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__103_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__103
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__103_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__22
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__100_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__100
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__100_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_104_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__103_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__103
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__103_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_104_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__103_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__103
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__103_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_104_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_252
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__102_n_1;
  wire ram_reg_0_7_0_0_i_3__99_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__102_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__102_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_103_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__102_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__102
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__102_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__23
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__99_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__99
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__99_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_103_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__102_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__102
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__102_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_103_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__102_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__102
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__102_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_103_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_253
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__101_n_1;
  wire ram_reg_0_7_0_0_i_3__98_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__101_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__101_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_102_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__101_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__101
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__101_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__24
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__98_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__98
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__98_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_102_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__101_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__101
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__101_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_102_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__101_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__101
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__101_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_102_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_254
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__100_n_1;
  wire ram_reg_0_7_0_0_i_3__97_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__100_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__100_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_101_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__100_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__100
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__100_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__25
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__97_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__97
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__97_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_101_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__100_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__100
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__100_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_101_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__100_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__100
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__100_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_101_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_255
   (D,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    ap_clk,
    addr0,
    \q0_reg[3]_0 ,
    E);
  output [3:0]D;
  input [3:0]Q;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [2:0]addr0;
  input [0:0]\q0_reg[3]_0 ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]addr0;
  wire ap_clk;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire ram_reg_0_7_0_0_i_1__99_n_1;
  wire ram_reg_0_7_0_0_i_3__96_n_1;
  wire ram_reg_0_7_0_0_n_1;
  wire ram_reg_0_7_1_1_i_1__99_n_1;
  wire ram_reg_0_7_1_1_n_1;
  wire ram_reg_0_7_2_2_i_1__99_n_1;
  wire ram_reg_0_7_2_2_n_1;
  wire ram_reg_0_7_3_3_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_0_0_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_1_1_n_1),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_2_2_n_1),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_7_3_3_n_1),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_100_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_0_0_i_1__99_n_1),
        .O(ram_reg_0_7_0_0_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1__99
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[0]),
        .O(ram_reg_0_7_0_0_i_1__99_n_1));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__26
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_3__96_n_1),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[0]_1 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_3__96
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_3__96_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_100_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_1_1_i_1__99_n_1),
        .O(ram_reg_0_7_1_1_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1__99
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .O(ram_reg_0_7_1_1_i_1__99_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_100_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(ram_reg_0_7_2_2_i_1__99_n_1),
        .O(ram_reg_0_7_2_2_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1__99
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[2]),
        .O(ram_reg_0_7_2_2_i_1__99_n_1));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_100_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(ram_reg_0_7_3_3_n_1),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_256
   (D,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[6] ,
    buf_0_V_ce0,
    buf_0_V_address0,
    \xp_0_reg_4600_reg[0] ,
    \indvar_flatten_reg_4588_reg[0] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    Q,
    \q0_reg[3]_0 ,
    outpix_0_reg_4623,
    ram_reg_0_7_0_0_i_8_0,
    ram_reg_0_7_0_0_i_8_1,
    ram_reg_0_7_0_0_i_8_2,
    ram_reg_0_7_0_0_i_5,
    \buf_0_V_addr_2_reg_7627_reg[0] ,
    \buf_0_V_addr_2_reg_7627_reg[0]_0 ,
    \buf_0_V_addr_2_reg_7627_reg[2] ,
    \icmp_ln154_reg_7611_reg[0] ,
    \icmp_ln154_reg_7611_reg[0]_0 ,
    ap_clk,
    d0);
  output [3:0]D;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[6] ;
  output buf_0_V_ce0;
  output [2:0]buf_0_V_address0;
  output [2:0]\xp_0_reg_4600_reg[0] ;
  output \indvar_flatten_reg_4588_reg[0] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  input [4:0]Q;
  input [3:0]\q0_reg[3]_0 ;
  input [2:0]outpix_0_reg_4623;
  input ram_reg_0_7_0_0_i_8_0;
  input ram_reg_0_7_0_0_i_8_1;
  input ram_reg_0_7_0_0_i_8_2;
  input [2:0]ram_reg_0_7_0_0_i_5;
  input \buf_0_V_addr_2_reg_7627_reg[0] ;
  input \buf_0_V_addr_2_reg_7627_reg[0]_0 ;
  input [2:0]\buf_0_V_addr_2_reg_7627_reg[2] ;
  input \icmp_ln154_reg_7611_reg[0] ;
  input [3:0]\icmp_ln154_reg_7611_reg[0]_0 ;
  input ap_clk;
  input [0:0]d0;

  wire [3:0]D;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire ap_clk;
  wire \buf_0_V_addr_2_reg_7627_reg[0] ;
  wire \buf_0_V_addr_2_reg_7627_reg[0]_0 ;
  wire [2:0]\buf_0_V_addr_2_reg_7627_reg[2] ;
  wire [2:0]buf_0_V_address0;
  wire buf_0_V_ce0;
  wire [0:0]d0;
  wire [2:0]d0_1;
  wire icmp_ln145_fu_4634_p2;
  wire \icmp_ln154_reg_7611_reg[0] ;
  wire [3:0]\icmp_ln154_reg_7611_reg[0]_0 ;
  wire \indvar_flatten_reg_4588_reg[0] ;
  wire [2:0]outpix_0_reg_4623;
  wire p_0_in;
  wire [3:0]q00;
  wire \q0[3]_i_2_n_1 ;
  wire [3:0]\q0_reg[3]_0 ;
  wire [2:0]ram_reg_0_7_0_0_i_5;
  wire ram_reg_0_7_0_0_i_6_n_1;
  wire ram_reg_0_7_0_0_i_8_0;
  wire ram_reg_0_7_0_0_i_8_1;
  wire ram_reg_0_7_0_0_i_8_2;
  wire [2:0]\xp_0_reg_4600_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \buf_0_V_addr_2_reg_7627[0]_i_1 
       (.I0(\buf_0_V_addr_2_reg_7627_reg[0]_0 ),
        .I1(\buf_0_V_addr_2_reg_7627_reg[0] ),
        .I2(\indvar_flatten_reg_4588_reg[0] ),
        .I3(\buf_0_V_addr_2_reg_7627_reg[2] [0]),
        .O(\xp_0_reg_4600_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00BF0040)) 
    \buf_0_V_addr_2_reg_7627[1]_i_1 
       (.I0(\buf_0_V_addr_2_reg_7627_reg[0] ),
        .I1(\buf_0_V_addr_2_reg_7627_reg[0]_0 ),
        .I2(\buf_0_V_addr_2_reg_7627_reg[2] [0]),
        .I3(\indvar_flatten_reg_4588_reg[0] ),
        .I4(\buf_0_V_addr_2_reg_7627_reg[2] [1]),
        .O(\xp_0_reg_4600_reg[0] [1]));
  LUT6 #(
    .INIT(64'h0000F7FF00000800)) 
    \buf_0_V_addr_2_reg_7627[2]_i_2 
       (.I0(\buf_0_V_addr_2_reg_7627_reg[2] [0]),
        .I1(\buf_0_V_addr_2_reg_7627_reg[0]_0 ),
        .I2(\buf_0_V_addr_2_reg_7627_reg[0] ),
        .I3(\buf_0_V_addr_2_reg_7627_reg[2] [1]),
        .I4(\indvar_flatten_reg_4588_reg[0] ),
        .I5(\buf_0_V_addr_2_reg_7627_reg[2] [2]),
        .O(\xp_0_reg_4600_reg[0] [2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \icmp_ln154_reg_7611[0]_i_1 
       (.I0(\icmp_ln154_reg_7611_reg[0] ),
        .I1(\icmp_ln154_reg_7611_reg[0]_0 [0]),
        .I2(\icmp_ln154_reg_7611_reg[0]_0 [1]),
        .I3(\icmp_ln154_reg_7611_reg[0]_0 [3]),
        .I4(\icmp_ln154_reg_7611_reg[0]_0 [2]),
        .O(\indvar_flatten_reg_4588_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \q0[3]_i_1 
       (.I0(Q[4]),
        .I1(\q0_reg[3]_0 [2]),
        .I2(\q0_reg[3]_0 [1]),
        .I3(\q0_reg[3]_0 [0]),
        .I4(\q0[3]_i_2_n_1 ),
        .O(buf_0_V_ce0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \q0[3]_i_2 
       (.I0(\q0_reg[3]_0 [3]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .O(\q0[3]_i_2_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(q00[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(q00[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(q00[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(buf_0_V_ce0),
        .D(q00[3]),
        .Q(D[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_0_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(\ap_CS_fsm_reg[6]_0 ),
        .A1(\ap_CS_fsm_reg[6]_2 ),
        .A2(\ap_CS_fsm_reg[6]_1 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0_1[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_0_0_i_1
       (.I0(\q0_reg[3]_0 [2]),
        .I1(Q[0]),
        .O(d0_1[0]));
  LUT5 #(
    .INIT(32'hCCCCF0AA)) 
    ram_reg_0_7_0_0_i_10
       (.I0(ram_reg_0_7_0_0_i_8_2),
        .I1(ram_reg_0_7_0_0_i_5[1]),
        .I2(\xp_0_reg_4600_reg[0] [1]),
        .I3(\q0_reg[3]_0 [1]),
        .I4(\q0_reg[3]_0 [2]),
        .O(buf_0_V_address0[1]));
  LUT5 #(
    .INIT(32'hCCCCF0AA)) 
    ram_reg_0_7_0_0_i_11
       (.I0(ram_reg_0_7_0_0_i_8_1),
        .I1(ram_reg_0_7_0_0_i_5[2]),
        .I2(\xp_0_reg_4600_reg[0] [2]),
        .I3(\q0_reg[3]_0 [1]),
        .I4(\q0_reg[3]_0 [2]),
        .O(buf_0_V_address0[2]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    ram_reg_0_7_0_0_i_12
       (.I0(\q0_reg[3]_0 [0]),
        .I1(ram_reg_0_7_0_0_i_8_0),
        .I2(ram_reg_0_7_0_0_i_8_1),
        .I3(ram_reg_0_7_0_0_i_8_2),
        .O(icmp_ln145_fu_4634_p2));
  LUT5 #(
    .INIT(32'hFFFFD400)) 
    ram_reg_0_7_0_0_i_2__126
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_0_7_0_0_i_6_n_1),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hDDDD8808)) 
    ram_reg_0_7_0_0_i_3__126
       (.I0(\q0_reg[3]_0 [3]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[0]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFD5AA00)) 
    ram_reg_0_7_0_0_i_4__2
       (.I0(\q0_reg[3]_0 [3]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[1]),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT5 #(
    .INIT(32'hF5F5A020)) 
    ram_reg_0_7_0_0_i_5__2
       (.I0(\q0_reg[3]_0 [3]),
        .I1(outpix_0_reg_4623[0]),
        .I2(outpix_0_reg_4623[2]),
        .I3(outpix_0_reg_4623[1]),
        .I4(buf_0_V_address0[2]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    ram_reg_0_7_0_0_i_6
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(Q[0]),
        .I5(D[0]),
        .O(ram_reg_0_7_0_0_i_6_n_1));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_7_0_0_i_7
       (.I0(buf_0_V_ce0),
        .I1(\q0_reg[3]_0 [2]),
        .I2(Q[4]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hA8A8A8A888A8A8A8)) 
    ram_reg_0_7_0_0_i_8
       (.I0(buf_0_V_ce0),
        .I1(icmp_ln145_fu_4634_p2),
        .I2(\q0_reg[3]_0 [3]),
        .I3(outpix_0_reg_4623[0]),
        .I4(outpix_0_reg_4623[2]),
        .I5(outpix_0_reg_4623[1]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'hCCCCF0AA)) 
    ram_reg_0_7_0_0_i_9
       (.I0(ram_reg_0_7_0_0_i_8_0),
        .I1(ram_reg_0_7_0_0_i_5[0]),
        .I2(\xp_0_reg_4600_reg[0] [0]),
        .I3(\q0_reg[3]_0 [1]),
        .I4(\q0_reg[3]_0 [2]),
        .O(buf_0_V_address0[0]));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_0_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(\ap_CS_fsm_reg[6]_0 ),
        .A1(\ap_CS_fsm_reg[6]_2 ),
        .A2(\ap_CS_fsm_reg[6]_1 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0_1[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_1_1_i_1
       (.I0(\q0_reg[3]_0 [2]),
        .I1(Q[1]),
        .O(d0_1[1]));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_0_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(\ap_CS_fsm_reg[6]_0 ),
        .A1(\ap_CS_fsm_reg[6]_2 ),
        .A2(\ap_CS_fsm_reg[6]_1 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0_1[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_7_2_2_i_1
       (.I0(\q0_reg[3]_0 [2]),
        .I1(Q[2]),
        .O(d0_1[2]));
  (* RTL_RAM_BITS = "20" *) 
  (* RTL_RAM_NAME = "buf_0_V_U/StreamingMaxPool_Batch_1_StreamingMaxPool_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(\ap_CS_fsm_reg[6]_0 ),
        .A1(\ap_CS_fsm_reg[6]_2 ),
        .A2(\ap_CS_fsm_reg[6]_1 ),
        .A3(1'b0),
        .A4(1'b0),
        .D(d0),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf
   (D,
    \ireg_reg[512]_0 ,
    ap_rst_n_0,
    \ireg_reg[512]_1 ,
    \ireg_reg[512]_2 ,
    out_V_V_TREADY_0,
    Q,
    \ireg_reg[512]_3 ,
    ap_rst_n,
    \count_reg[0] ,
    \count_reg[0]_0 ,
    out_V_V_TREADY,
    \ireg_reg[511]_0 ,
    SR,
    E,
    ap_clk);
  output [0:0]D;
  output \ireg_reg[512]_0 ;
  output ap_rst_n_0;
  output [512:0]\ireg_reg[512]_1 ;
  output [0:0]\ireg_reg[512]_2 ;
  output out_V_V_TREADY_0;
  input [0:0]Q;
  input [0:0]\ireg_reg[512]_3 ;
  input ap_rst_n;
  input \count_reg[0] ;
  input \count_reg[0]_0 ;
  input out_V_V_TREADY;
  input [511:0]\ireg_reg[511]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \count_reg[0] ;
  wire \count_reg[0]_0 ;
  wire [511:0]\ireg_reg[511]_0 ;
  wire \ireg_reg[512]_0 ;
  wire [512:0]\ireg_reg[512]_1 ;
  wire [0:0]\ireg_reg[512]_2 ;
  wire [0:0]\ireg_reg[512]_3 ;
  wire \ireg_reg_n_1_[0] ;
  wire \ireg_reg_n_1_[100] ;
  wire \ireg_reg_n_1_[101] ;
  wire \ireg_reg_n_1_[102] ;
  wire \ireg_reg_n_1_[103] ;
  wire \ireg_reg_n_1_[104] ;
  wire \ireg_reg_n_1_[105] ;
  wire \ireg_reg_n_1_[106] ;
  wire \ireg_reg_n_1_[107] ;
  wire \ireg_reg_n_1_[108] ;
  wire \ireg_reg_n_1_[109] ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[110] ;
  wire \ireg_reg_n_1_[111] ;
  wire \ireg_reg_n_1_[112] ;
  wire \ireg_reg_n_1_[113] ;
  wire \ireg_reg_n_1_[114] ;
  wire \ireg_reg_n_1_[115] ;
  wire \ireg_reg_n_1_[116] ;
  wire \ireg_reg_n_1_[117] ;
  wire \ireg_reg_n_1_[118] ;
  wire \ireg_reg_n_1_[119] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[120] ;
  wire \ireg_reg_n_1_[121] ;
  wire \ireg_reg_n_1_[122] ;
  wire \ireg_reg_n_1_[123] ;
  wire \ireg_reg_n_1_[124] ;
  wire \ireg_reg_n_1_[125] ;
  wire \ireg_reg_n_1_[126] ;
  wire \ireg_reg_n_1_[127] ;
  wire \ireg_reg_n_1_[128] ;
  wire \ireg_reg_n_1_[129] ;
  wire \ireg_reg_n_1_[12] ;
  wire \ireg_reg_n_1_[130] ;
  wire \ireg_reg_n_1_[131] ;
  wire \ireg_reg_n_1_[132] ;
  wire \ireg_reg_n_1_[133] ;
  wire \ireg_reg_n_1_[134] ;
  wire \ireg_reg_n_1_[135] ;
  wire \ireg_reg_n_1_[136] ;
  wire \ireg_reg_n_1_[137] ;
  wire \ireg_reg_n_1_[138] ;
  wire \ireg_reg_n_1_[139] ;
  wire \ireg_reg_n_1_[13] ;
  wire \ireg_reg_n_1_[140] ;
  wire \ireg_reg_n_1_[141] ;
  wire \ireg_reg_n_1_[142] ;
  wire \ireg_reg_n_1_[143] ;
  wire \ireg_reg_n_1_[144] ;
  wire \ireg_reg_n_1_[145] ;
  wire \ireg_reg_n_1_[146] ;
  wire \ireg_reg_n_1_[147] ;
  wire \ireg_reg_n_1_[148] ;
  wire \ireg_reg_n_1_[149] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[150] ;
  wire \ireg_reg_n_1_[151] ;
  wire \ireg_reg_n_1_[152] ;
  wire \ireg_reg_n_1_[153] ;
  wire \ireg_reg_n_1_[154] ;
  wire \ireg_reg_n_1_[155] ;
  wire \ireg_reg_n_1_[156] ;
  wire \ireg_reg_n_1_[157] ;
  wire \ireg_reg_n_1_[158] ;
  wire \ireg_reg_n_1_[159] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[160] ;
  wire \ireg_reg_n_1_[161] ;
  wire \ireg_reg_n_1_[162] ;
  wire \ireg_reg_n_1_[163] ;
  wire \ireg_reg_n_1_[164] ;
  wire \ireg_reg_n_1_[165] ;
  wire \ireg_reg_n_1_[166] ;
  wire \ireg_reg_n_1_[167] ;
  wire \ireg_reg_n_1_[168] ;
  wire \ireg_reg_n_1_[169] ;
  wire \ireg_reg_n_1_[16] ;
  wire \ireg_reg_n_1_[170] ;
  wire \ireg_reg_n_1_[171] ;
  wire \ireg_reg_n_1_[172] ;
  wire \ireg_reg_n_1_[173] ;
  wire \ireg_reg_n_1_[174] ;
  wire \ireg_reg_n_1_[175] ;
  wire \ireg_reg_n_1_[176] ;
  wire \ireg_reg_n_1_[177] ;
  wire \ireg_reg_n_1_[178] ;
  wire \ireg_reg_n_1_[179] ;
  wire \ireg_reg_n_1_[17] ;
  wire \ireg_reg_n_1_[180] ;
  wire \ireg_reg_n_1_[181] ;
  wire \ireg_reg_n_1_[182] ;
  wire \ireg_reg_n_1_[183] ;
  wire \ireg_reg_n_1_[184] ;
  wire \ireg_reg_n_1_[185] ;
  wire \ireg_reg_n_1_[186] ;
  wire \ireg_reg_n_1_[187] ;
  wire \ireg_reg_n_1_[188] ;
  wire \ireg_reg_n_1_[189] ;
  wire \ireg_reg_n_1_[18] ;
  wire \ireg_reg_n_1_[190] ;
  wire \ireg_reg_n_1_[191] ;
  wire \ireg_reg_n_1_[192] ;
  wire \ireg_reg_n_1_[193] ;
  wire \ireg_reg_n_1_[194] ;
  wire \ireg_reg_n_1_[195] ;
  wire \ireg_reg_n_1_[196] ;
  wire \ireg_reg_n_1_[197] ;
  wire \ireg_reg_n_1_[198] ;
  wire \ireg_reg_n_1_[199] ;
  wire \ireg_reg_n_1_[19] ;
  wire \ireg_reg_n_1_[1] ;
  wire \ireg_reg_n_1_[200] ;
  wire \ireg_reg_n_1_[201] ;
  wire \ireg_reg_n_1_[202] ;
  wire \ireg_reg_n_1_[203] ;
  wire \ireg_reg_n_1_[204] ;
  wire \ireg_reg_n_1_[205] ;
  wire \ireg_reg_n_1_[206] ;
  wire \ireg_reg_n_1_[207] ;
  wire \ireg_reg_n_1_[208] ;
  wire \ireg_reg_n_1_[209] ;
  wire \ireg_reg_n_1_[20] ;
  wire \ireg_reg_n_1_[210] ;
  wire \ireg_reg_n_1_[211] ;
  wire \ireg_reg_n_1_[212] ;
  wire \ireg_reg_n_1_[213] ;
  wire \ireg_reg_n_1_[214] ;
  wire \ireg_reg_n_1_[215] ;
  wire \ireg_reg_n_1_[216] ;
  wire \ireg_reg_n_1_[217] ;
  wire \ireg_reg_n_1_[218] ;
  wire \ireg_reg_n_1_[219] ;
  wire \ireg_reg_n_1_[21] ;
  wire \ireg_reg_n_1_[220] ;
  wire \ireg_reg_n_1_[221] ;
  wire \ireg_reg_n_1_[222] ;
  wire \ireg_reg_n_1_[223] ;
  wire \ireg_reg_n_1_[224] ;
  wire \ireg_reg_n_1_[225] ;
  wire \ireg_reg_n_1_[226] ;
  wire \ireg_reg_n_1_[227] ;
  wire \ireg_reg_n_1_[228] ;
  wire \ireg_reg_n_1_[229] ;
  wire \ireg_reg_n_1_[22] ;
  wire \ireg_reg_n_1_[230] ;
  wire \ireg_reg_n_1_[231] ;
  wire \ireg_reg_n_1_[232] ;
  wire \ireg_reg_n_1_[233] ;
  wire \ireg_reg_n_1_[234] ;
  wire \ireg_reg_n_1_[235] ;
  wire \ireg_reg_n_1_[236] ;
  wire \ireg_reg_n_1_[237] ;
  wire \ireg_reg_n_1_[238] ;
  wire \ireg_reg_n_1_[239] ;
  wire \ireg_reg_n_1_[23] ;
  wire \ireg_reg_n_1_[240] ;
  wire \ireg_reg_n_1_[241] ;
  wire \ireg_reg_n_1_[242] ;
  wire \ireg_reg_n_1_[243] ;
  wire \ireg_reg_n_1_[244] ;
  wire \ireg_reg_n_1_[245] ;
  wire \ireg_reg_n_1_[246] ;
  wire \ireg_reg_n_1_[247] ;
  wire \ireg_reg_n_1_[248] ;
  wire \ireg_reg_n_1_[249] ;
  wire \ireg_reg_n_1_[24] ;
  wire \ireg_reg_n_1_[250] ;
  wire \ireg_reg_n_1_[251] ;
  wire \ireg_reg_n_1_[252] ;
  wire \ireg_reg_n_1_[253] ;
  wire \ireg_reg_n_1_[254] ;
  wire \ireg_reg_n_1_[255] ;
  wire \ireg_reg_n_1_[256] ;
  wire \ireg_reg_n_1_[257] ;
  wire \ireg_reg_n_1_[258] ;
  wire \ireg_reg_n_1_[259] ;
  wire \ireg_reg_n_1_[25] ;
  wire \ireg_reg_n_1_[260] ;
  wire \ireg_reg_n_1_[261] ;
  wire \ireg_reg_n_1_[262] ;
  wire \ireg_reg_n_1_[263] ;
  wire \ireg_reg_n_1_[264] ;
  wire \ireg_reg_n_1_[265] ;
  wire \ireg_reg_n_1_[266] ;
  wire \ireg_reg_n_1_[267] ;
  wire \ireg_reg_n_1_[268] ;
  wire \ireg_reg_n_1_[269] ;
  wire \ireg_reg_n_1_[26] ;
  wire \ireg_reg_n_1_[270] ;
  wire \ireg_reg_n_1_[271] ;
  wire \ireg_reg_n_1_[272] ;
  wire \ireg_reg_n_1_[273] ;
  wire \ireg_reg_n_1_[274] ;
  wire \ireg_reg_n_1_[275] ;
  wire \ireg_reg_n_1_[276] ;
  wire \ireg_reg_n_1_[277] ;
  wire \ireg_reg_n_1_[278] ;
  wire \ireg_reg_n_1_[279] ;
  wire \ireg_reg_n_1_[27] ;
  wire \ireg_reg_n_1_[280] ;
  wire \ireg_reg_n_1_[281] ;
  wire \ireg_reg_n_1_[282] ;
  wire \ireg_reg_n_1_[283] ;
  wire \ireg_reg_n_1_[284] ;
  wire \ireg_reg_n_1_[285] ;
  wire \ireg_reg_n_1_[286] ;
  wire \ireg_reg_n_1_[287] ;
  wire \ireg_reg_n_1_[288] ;
  wire \ireg_reg_n_1_[289] ;
  wire \ireg_reg_n_1_[28] ;
  wire \ireg_reg_n_1_[290] ;
  wire \ireg_reg_n_1_[291] ;
  wire \ireg_reg_n_1_[292] ;
  wire \ireg_reg_n_1_[293] ;
  wire \ireg_reg_n_1_[294] ;
  wire \ireg_reg_n_1_[295] ;
  wire \ireg_reg_n_1_[296] ;
  wire \ireg_reg_n_1_[297] ;
  wire \ireg_reg_n_1_[298] ;
  wire \ireg_reg_n_1_[299] ;
  wire \ireg_reg_n_1_[29] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[300] ;
  wire \ireg_reg_n_1_[301] ;
  wire \ireg_reg_n_1_[302] ;
  wire \ireg_reg_n_1_[303] ;
  wire \ireg_reg_n_1_[304] ;
  wire \ireg_reg_n_1_[305] ;
  wire \ireg_reg_n_1_[306] ;
  wire \ireg_reg_n_1_[307] ;
  wire \ireg_reg_n_1_[308] ;
  wire \ireg_reg_n_1_[309] ;
  wire \ireg_reg_n_1_[30] ;
  wire \ireg_reg_n_1_[310] ;
  wire \ireg_reg_n_1_[311] ;
  wire \ireg_reg_n_1_[312] ;
  wire \ireg_reg_n_1_[313] ;
  wire \ireg_reg_n_1_[314] ;
  wire \ireg_reg_n_1_[315] ;
  wire \ireg_reg_n_1_[316] ;
  wire \ireg_reg_n_1_[317] ;
  wire \ireg_reg_n_1_[318] ;
  wire \ireg_reg_n_1_[319] ;
  wire \ireg_reg_n_1_[31] ;
  wire \ireg_reg_n_1_[320] ;
  wire \ireg_reg_n_1_[321] ;
  wire \ireg_reg_n_1_[322] ;
  wire \ireg_reg_n_1_[323] ;
  wire \ireg_reg_n_1_[324] ;
  wire \ireg_reg_n_1_[325] ;
  wire \ireg_reg_n_1_[326] ;
  wire \ireg_reg_n_1_[327] ;
  wire \ireg_reg_n_1_[328] ;
  wire \ireg_reg_n_1_[329] ;
  wire \ireg_reg_n_1_[32] ;
  wire \ireg_reg_n_1_[330] ;
  wire \ireg_reg_n_1_[331] ;
  wire \ireg_reg_n_1_[332] ;
  wire \ireg_reg_n_1_[333] ;
  wire \ireg_reg_n_1_[334] ;
  wire \ireg_reg_n_1_[335] ;
  wire \ireg_reg_n_1_[336] ;
  wire \ireg_reg_n_1_[337] ;
  wire \ireg_reg_n_1_[338] ;
  wire \ireg_reg_n_1_[339] ;
  wire \ireg_reg_n_1_[33] ;
  wire \ireg_reg_n_1_[340] ;
  wire \ireg_reg_n_1_[341] ;
  wire \ireg_reg_n_1_[342] ;
  wire \ireg_reg_n_1_[343] ;
  wire \ireg_reg_n_1_[344] ;
  wire \ireg_reg_n_1_[345] ;
  wire \ireg_reg_n_1_[346] ;
  wire \ireg_reg_n_1_[347] ;
  wire \ireg_reg_n_1_[348] ;
  wire \ireg_reg_n_1_[349] ;
  wire \ireg_reg_n_1_[34] ;
  wire \ireg_reg_n_1_[350] ;
  wire \ireg_reg_n_1_[351] ;
  wire \ireg_reg_n_1_[352] ;
  wire \ireg_reg_n_1_[353] ;
  wire \ireg_reg_n_1_[354] ;
  wire \ireg_reg_n_1_[355] ;
  wire \ireg_reg_n_1_[356] ;
  wire \ireg_reg_n_1_[357] ;
  wire \ireg_reg_n_1_[358] ;
  wire \ireg_reg_n_1_[359] ;
  wire \ireg_reg_n_1_[35] ;
  wire \ireg_reg_n_1_[360] ;
  wire \ireg_reg_n_1_[361] ;
  wire \ireg_reg_n_1_[362] ;
  wire \ireg_reg_n_1_[363] ;
  wire \ireg_reg_n_1_[364] ;
  wire \ireg_reg_n_1_[365] ;
  wire \ireg_reg_n_1_[366] ;
  wire \ireg_reg_n_1_[367] ;
  wire \ireg_reg_n_1_[368] ;
  wire \ireg_reg_n_1_[369] ;
  wire \ireg_reg_n_1_[36] ;
  wire \ireg_reg_n_1_[370] ;
  wire \ireg_reg_n_1_[371] ;
  wire \ireg_reg_n_1_[372] ;
  wire \ireg_reg_n_1_[373] ;
  wire \ireg_reg_n_1_[374] ;
  wire \ireg_reg_n_1_[375] ;
  wire \ireg_reg_n_1_[376] ;
  wire \ireg_reg_n_1_[377] ;
  wire \ireg_reg_n_1_[378] ;
  wire \ireg_reg_n_1_[379] ;
  wire \ireg_reg_n_1_[37] ;
  wire \ireg_reg_n_1_[380] ;
  wire \ireg_reg_n_1_[381] ;
  wire \ireg_reg_n_1_[382] ;
  wire \ireg_reg_n_1_[383] ;
  wire \ireg_reg_n_1_[384] ;
  wire \ireg_reg_n_1_[385] ;
  wire \ireg_reg_n_1_[386] ;
  wire \ireg_reg_n_1_[387] ;
  wire \ireg_reg_n_1_[388] ;
  wire \ireg_reg_n_1_[389] ;
  wire \ireg_reg_n_1_[38] ;
  wire \ireg_reg_n_1_[390] ;
  wire \ireg_reg_n_1_[391] ;
  wire \ireg_reg_n_1_[392] ;
  wire \ireg_reg_n_1_[393] ;
  wire \ireg_reg_n_1_[394] ;
  wire \ireg_reg_n_1_[395] ;
  wire \ireg_reg_n_1_[396] ;
  wire \ireg_reg_n_1_[397] ;
  wire \ireg_reg_n_1_[398] ;
  wire \ireg_reg_n_1_[399] ;
  wire \ireg_reg_n_1_[39] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[400] ;
  wire \ireg_reg_n_1_[401] ;
  wire \ireg_reg_n_1_[402] ;
  wire \ireg_reg_n_1_[403] ;
  wire \ireg_reg_n_1_[404] ;
  wire \ireg_reg_n_1_[405] ;
  wire \ireg_reg_n_1_[406] ;
  wire \ireg_reg_n_1_[407] ;
  wire \ireg_reg_n_1_[408] ;
  wire \ireg_reg_n_1_[409] ;
  wire \ireg_reg_n_1_[40] ;
  wire \ireg_reg_n_1_[410] ;
  wire \ireg_reg_n_1_[411] ;
  wire \ireg_reg_n_1_[412] ;
  wire \ireg_reg_n_1_[413] ;
  wire \ireg_reg_n_1_[414] ;
  wire \ireg_reg_n_1_[415] ;
  wire \ireg_reg_n_1_[416] ;
  wire \ireg_reg_n_1_[417] ;
  wire \ireg_reg_n_1_[418] ;
  wire \ireg_reg_n_1_[419] ;
  wire \ireg_reg_n_1_[41] ;
  wire \ireg_reg_n_1_[420] ;
  wire \ireg_reg_n_1_[421] ;
  wire \ireg_reg_n_1_[422] ;
  wire \ireg_reg_n_1_[423] ;
  wire \ireg_reg_n_1_[424] ;
  wire \ireg_reg_n_1_[425] ;
  wire \ireg_reg_n_1_[426] ;
  wire \ireg_reg_n_1_[427] ;
  wire \ireg_reg_n_1_[428] ;
  wire \ireg_reg_n_1_[429] ;
  wire \ireg_reg_n_1_[42] ;
  wire \ireg_reg_n_1_[430] ;
  wire \ireg_reg_n_1_[431] ;
  wire \ireg_reg_n_1_[432] ;
  wire \ireg_reg_n_1_[433] ;
  wire \ireg_reg_n_1_[434] ;
  wire \ireg_reg_n_1_[435] ;
  wire \ireg_reg_n_1_[436] ;
  wire \ireg_reg_n_1_[437] ;
  wire \ireg_reg_n_1_[438] ;
  wire \ireg_reg_n_1_[439] ;
  wire \ireg_reg_n_1_[43] ;
  wire \ireg_reg_n_1_[440] ;
  wire \ireg_reg_n_1_[441] ;
  wire \ireg_reg_n_1_[442] ;
  wire \ireg_reg_n_1_[443] ;
  wire \ireg_reg_n_1_[444] ;
  wire \ireg_reg_n_1_[445] ;
  wire \ireg_reg_n_1_[446] ;
  wire \ireg_reg_n_1_[447] ;
  wire \ireg_reg_n_1_[448] ;
  wire \ireg_reg_n_1_[449] ;
  wire \ireg_reg_n_1_[44] ;
  wire \ireg_reg_n_1_[450] ;
  wire \ireg_reg_n_1_[451] ;
  wire \ireg_reg_n_1_[452] ;
  wire \ireg_reg_n_1_[453] ;
  wire \ireg_reg_n_1_[454] ;
  wire \ireg_reg_n_1_[455] ;
  wire \ireg_reg_n_1_[456] ;
  wire \ireg_reg_n_1_[457] ;
  wire \ireg_reg_n_1_[458] ;
  wire \ireg_reg_n_1_[459] ;
  wire \ireg_reg_n_1_[45] ;
  wire \ireg_reg_n_1_[460] ;
  wire \ireg_reg_n_1_[461] ;
  wire \ireg_reg_n_1_[462] ;
  wire \ireg_reg_n_1_[463] ;
  wire \ireg_reg_n_1_[464] ;
  wire \ireg_reg_n_1_[465] ;
  wire \ireg_reg_n_1_[466] ;
  wire \ireg_reg_n_1_[467] ;
  wire \ireg_reg_n_1_[468] ;
  wire \ireg_reg_n_1_[469] ;
  wire \ireg_reg_n_1_[46] ;
  wire \ireg_reg_n_1_[470] ;
  wire \ireg_reg_n_1_[471] ;
  wire \ireg_reg_n_1_[472] ;
  wire \ireg_reg_n_1_[473] ;
  wire \ireg_reg_n_1_[474] ;
  wire \ireg_reg_n_1_[475] ;
  wire \ireg_reg_n_1_[476] ;
  wire \ireg_reg_n_1_[477] ;
  wire \ireg_reg_n_1_[478] ;
  wire \ireg_reg_n_1_[479] ;
  wire \ireg_reg_n_1_[47] ;
  wire \ireg_reg_n_1_[480] ;
  wire \ireg_reg_n_1_[481] ;
  wire \ireg_reg_n_1_[482] ;
  wire \ireg_reg_n_1_[483] ;
  wire \ireg_reg_n_1_[484] ;
  wire \ireg_reg_n_1_[485] ;
  wire \ireg_reg_n_1_[486] ;
  wire \ireg_reg_n_1_[487] ;
  wire \ireg_reg_n_1_[488] ;
  wire \ireg_reg_n_1_[489] ;
  wire \ireg_reg_n_1_[48] ;
  wire \ireg_reg_n_1_[490] ;
  wire \ireg_reg_n_1_[491] ;
  wire \ireg_reg_n_1_[492] ;
  wire \ireg_reg_n_1_[493] ;
  wire \ireg_reg_n_1_[494] ;
  wire \ireg_reg_n_1_[495] ;
  wire \ireg_reg_n_1_[496] ;
  wire \ireg_reg_n_1_[497] ;
  wire \ireg_reg_n_1_[498] ;
  wire \ireg_reg_n_1_[499] ;
  wire \ireg_reg_n_1_[49] ;
  wire \ireg_reg_n_1_[4] ;
  wire \ireg_reg_n_1_[500] ;
  wire \ireg_reg_n_1_[501] ;
  wire \ireg_reg_n_1_[502] ;
  wire \ireg_reg_n_1_[503] ;
  wire \ireg_reg_n_1_[504] ;
  wire \ireg_reg_n_1_[505] ;
  wire \ireg_reg_n_1_[506] ;
  wire \ireg_reg_n_1_[507] ;
  wire \ireg_reg_n_1_[508] ;
  wire \ireg_reg_n_1_[509] ;
  wire \ireg_reg_n_1_[50] ;
  wire \ireg_reg_n_1_[510] ;
  wire \ireg_reg_n_1_[511] ;
  wire \ireg_reg_n_1_[51] ;
  wire \ireg_reg_n_1_[52] ;
  wire \ireg_reg_n_1_[53] ;
  wire \ireg_reg_n_1_[54] ;
  wire \ireg_reg_n_1_[55] ;
  wire \ireg_reg_n_1_[56] ;
  wire \ireg_reg_n_1_[57] ;
  wire \ireg_reg_n_1_[58] ;
  wire \ireg_reg_n_1_[59] ;
  wire \ireg_reg_n_1_[5] ;
  wire \ireg_reg_n_1_[60] ;
  wire \ireg_reg_n_1_[61] ;
  wire \ireg_reg_n_1_[62] ;
  wire \ireg_reg_n_1_[63] ;
  wire \ireg_reg_n_1_[64] ;
  wire \ireg_reg_n_1_[65] ;
  wire \ireg_reg_n_1_[66] ;
  wire \ireg_reg_n_1_[67] ;
  wire \ireg_reg_n_1_[68] ;
  wire \ireg_reg_n_1_[69] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[70] ;
  wire \ireg_reg_n_1_[71] ;
  wire \ireg_reg_n_1_[72] ;
  wire \ireg_reg_n_1_[73] ;
  wire \ireg_reg_n_1_[74] ;
  wire \ireg_reg_n_1_[75] ;
  wire \ireg_reg_n_1_[76] ;
  wire \ireg_reg_n_1_[77] ;
  wire \ireg_reg_n_1_[78] ;
  wire \ireg_reg_n_1_[79] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[80] ;
  wire \ireg_reg_n_1_[81] ;
  wire \ireg_reg_n_1_[82] ;
  wire \ireg_reg_n_1_[83] ;
  wire \ireg_reg_n_1_[84] ;
  wire \ireg_reg_n_1_[85] ;
  wire \ireg_reg_n_1_[86] ;
  wire \ireg_reg_n_1_[87] ;
  wire \ireg_reg_n_1_[88] ;
  wire \ireg_reg_n_1_[89] ;
  wire \ireg_reg_n_1_[8] ;
  wire \ireg_reg_n_1_[90] ;
  wire \ireg_reg_n_1_[91] ;
  wire \ireg_reg_n_1_[92] ;
  wire \ireg_reg_n_1_[93] ;
  wire \ireg_reg_n_1_[94] ;
  wire \ireg_reg_n_1_[95] ;
  wire \ireg_reg_n_1_[96] ;
  wire \ireg_reg_n_1_[97] ;
  wire \ireg_reg_n_1_[98] ;
  wire \ireg_reg_n_1_[99] ;
  wire \ireg_reg_n_1_[9] ;
  wire \odata[511]_i_4_n_1 ;
  wire out_V_V_TREADY;
  wire out_V_V_TREADY_0;

  LUT5 #(
    .INIT(32'hA8A80888)) 
    \count[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\count_reg[0] ),
        .I2(\count_reg[0]_0 ),
        .I3(out_V_V_TREADY),
        .I4(D),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBBBFBFBFB)) 
    \count[1]_i_1 
       (.I0(out_V_V_TREADY),
        .I1(\count_reg[0] ),
        .I2(\count_reg[0]_0 ),
        .I3(\ireg_reg[512]_3 ),
        .I4(Q),
        .I5(\ireg_reg[512]_0 ),
        .O(out_V_V_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ireg[512]_i_3 
       (.I0(\ireg_reg[512]_0 ),
        .I1(Q),
        .I2(\ireg_reg[512]_3 ),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [0]),
        .Q(\ireg_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[100] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [100]),
        .Q(\ireg_reg_n_1_[100] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[101] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [101]),
        .Q(\ireg_reg_n_1_[101] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[102] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [102]),
        .Q(\ireg_reg_n_1_[102] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[103] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [103]),
        .Q(\ireg_reg_n_1_[103] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[104] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [104]),
        .Q(\ireg_reg_n_1_[104] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[105] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [105]),
        .Q(\ireg_reg_n_1_[105] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[106] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [106]),
        .Q(\ireg_reg_n_1_[106] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[107] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [107]),
        .Q(\ireg_reg_n_1_[107] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[108] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [108]),
        .Q(\ireg_reg_n_1_[108] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[109] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [109]),
        .Q(\ireg_reg_n_1_[109] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[110] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [110]),
        .Q(\ireg_reg_n_1_[110] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[111] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [111]),
        .Q(\ireg_reg_n_1_[111] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[112] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [112]),
        .Q(\ireg_reg_n_1_[112] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[113] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [113]),
        .Q(\ireg_reg_n_1_[113] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[114] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [114]),
        .Q(\ireg_reg_n_1_[114] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[115] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [115]),
        .Q(\ireg_reg_n_1_[115] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[116] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [116]),
        .Q(\ireg_reg_n_1_[116] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[117] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [117]),
        .Q(\ireg_reg_n_1_[117] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[118] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [118]),
        .Q(\ireg_reg_n_1_[118] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[119] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [119]),
        .Q(\ireg_reg_n_1_[119] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[120] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [120]),
        .Q(\ireg_reg_n_1_[120] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[121] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [121]),
        .Q(\ireg_reg_n_1_[121] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[122] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [122]),
        .Q(\ireg_reg_n_1_[122] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[123] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [123]),
        .Q(\ireg_reg_n_1_[123] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[124] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [124]),
        .Q(\ireg_reg_n_1_[124] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[125] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [125]),
        .Q(\ireg_reg_n_1_[125] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[126] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [126]),
        .Q(\ireg_reg_n_1_[126] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[127] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [127]),
        .Q(\ireg_reg_n_1_[127] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[128] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [128]),
        .Q(\ireg_reg_n_1_[128] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[129] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [129]),
        .Q(\ireg_reg_n_1_[129] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [12]),
        .Q(\ireg_reg_n_1_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[130] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [130]),
        .Q(\ireg_reg_n_1_[130] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[131] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [131]),
        .Q(\ireg_reg_n_1_[131] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[132] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [132]),
        .Q(\ireg_reg_n_1_[132] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[133] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [133]),
        .Q(\ireg_reg_n_1_[133] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[134] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [134]),
        .Q(\ireg_reg_n_1_[134] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[135] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [135]),
        .Q(\ireg_reg_n_1_[135] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[136] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [136]),
        .Q(\ireg_reg_n_1_[136] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[137] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [137]),
        .Q(\ireg_reg_n_1_[137] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[138] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [138]),
        .Q(\ireg_reg_n_1_[138] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[139] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [139]),
        .Q(\ireg_reg_n_1_[139] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [13]),
        .Q(\ireg_reg_n_1_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[140] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [140]),
        .Q(\ireg_reg_n_1_[140] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[141] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [141]),
        .Q(\ireg_reg_n_1_[141] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[142] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [142]),
        .Q(\ireg_reg_n_1_[142] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[143] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [143]),
        .Q(\ireg_reg_n_1_[143] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[144] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [144]),
        .Q(\ireg_reg_n_1_[144] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[145] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [145]),
        .Q(\ireg_reg_n_1_[145] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[146] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [146]),
        .Q(\ireg_reg_n_1_[146] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[147] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [147]),
        .Q(\ireg_reg_n_1_[147] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[148] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [148]),
        .Q(\ireg_reg_n_1_[148] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[149] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [149]),
        .Q(\ireg_reg_n_1_[149] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[150] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [150]),
        .Q(\ireg_reg_n_1_[150] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[151] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [151]),
        .Q(\ireg_reg_n_1_[151] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[152] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [152]),
        .Q(\ireg_reg_n_1_[152] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[153] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [153]),
        .Q(\ireg_reg_n_1_[153] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[154] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [154]),
        .Q(\ireg_reg_n_1_[154] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[155] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [155]),
        .Q(\ireg_reg_n_1_[155] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[156] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [156]),
        .Q(\ireg_reg_n_1_[156] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[157] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [157]),
        .Q(\ireg_reg_n_1_[157] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[158] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [158]),
        .Q(\ireg_reg_n_1_[158] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[159] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [159]),
        .Q(\ireg_reg_n_1_[159] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[160] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [160]),
        .Q(\ireg_reg_n_1_[160] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[161] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [161]),
        .Q(\ireg_reg_n_1_[161] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[162] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [162]),
        .Q(\ireg_reg_n_1_[162] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[163] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [163]),
        .Q(\ireg_reg_n_1_[163] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[164] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [164]),
        .Q(\ireg_reg_n_1_[164] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[165] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [165]),
        .Q(\ireg_reg_n_1_[165] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[166] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [166]),
        .Q(\ireg_reg_n_1_[166] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[167] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [167]),
        .Q(\ireg_reg_n_1_[167] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[168] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [168]),
        .Q(\ireg_reg_n_1_[168] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[169] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [169]),
        .Q(\ireg_reg_n_1_[169] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [16]),
        .Q(\ireg_reg_n_1_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[170] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [170]),
        .Q(\ireg_reg_n_1_[170] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[171] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [171]),
        .Q(\ireg_reg_n_1_[171] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[172] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [172]),
        .Q(\ireg_reg_n_1_[172] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[173] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [173]),
        .Q(\ireg_reg_n_1_[173] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[174] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [174]),
        .Q(\ireg_reg_n_1_[174] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[175] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [175]),
        .Q(\ireg_reg_n_1_[175] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[176] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [176]),
        .Q(\ireg_reg_n_1_[176] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[177] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [177]),
        .Q(\ireg_reg_n_1_[177] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[178] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [178]),
        .Q(\ireg_reg_n_1_[178] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[179] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [179]),
        .Q(\ireg_reg_n_1_[179] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [17]),
        .Q(\ireg_reg_n_1_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[180] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [180]),
        .Q(\ireg_reg_n_1_[180] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[181] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [181]),
        .Q(\ireg_reg_n_1_[181] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[182] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [182]),
        .Q(\ireg_reg_n_1_[182] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[183] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [183]),
        .Q(\ireg_reg_n_1_[183] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[184] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [184]),
        .Q(\ireg_reg_n_1_[184] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[185] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [185]),
        .Q(\ireg_reg_n_1_[185] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[186] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [186]),
        .Q(\ireg_reg_n_1_[186] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[187] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [187]),
        .Q(\ireg_reg_n_1_[187] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[188] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [188]),
        .Q(\ireg_reg_n_1_[188] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[189] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [189]),
        .Q(\ireg_reg_n_1_[189] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [18]),
        .Q(\ireg_reg_n_1_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[190] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [190]),
        .Q(\ireg_reg_n_1_[190] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[191] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [191]),
        .Q(\ireg_reg_n_1_[191] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[192] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [192]),
        .Q(\ireg_reg_n_1_[192] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[193] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [193]),
        .Q(\ireg_reg_n_1_[193] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[194] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [194]),
        .Q(\ireg_reg_n_1_[194] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[195] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [195]),
        .Q(\ireg_reg_n_1_[195] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[196] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [196]),
        .Q(\ireg_reg_n_1_[196] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[197] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [197]),
        .Q(\ireg_reg_n_1_[197] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[198] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [198]),
        .Q(\ireg_reg_n_1_[198] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[199] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [199]),
        .Q(\ireg_reg_n_1_[199] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [19]),
        .Q(\ireg_reg_n_1_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [1]),
        .Q(\ireg_reg_n_1_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[200] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [200]),
        .Q(\ireg_reg_n_1_[200] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[201] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [201]),
        .Q(\ireg_reg_n_1_[201] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[202] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [202]),
        .Q(\ireg_reg_n_1_[202] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[203] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [203]),
        .Q(\ireg_reg_n_1_[203] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[204] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [204]),
        .Q(\ireg_reg_n_1_[204] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[205] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [205]),
        .Q(\ireg_reg_n_1_[205] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[206] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [206]),
        .Q(\ireg_reg_n_1_[206] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[207] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [207]),
        .Q(\ireg_reg_n_1_[207] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[208] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [208]),
        .Q(\ireg_reg_n_1_[208] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[209] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [209]),
        .Q(\ireg_reg_n_1_[209] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [20]),
        .Q(\ireg_reg_n_1_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[210] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [210]),
        .Q(\ireg_reg_n_1_[210] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[211] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [211]),
        .Q(\ireg_reg_n_1_[211] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[212] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [212]),
        .Q(\ireg_reg_n_1_[212] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[213] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [213]),
        .Q(\ireg_reg_n_1_[213] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[214] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [214]),
        .Q(\ireg_reg_n_1_[214] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[215] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [215]),
        .Q(\ireg_reg_n_1_[215] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[216] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [216]),
        .Q(\ireg_reg_n_1_[216] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[217] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [217]),
        .Q(\ireg_reg_n_1_[217] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[218] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [218]),
        .Q(\ireg_reg_n_1_[218] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[219] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [219]),
        .Q(\ireg_reg_n_1_[219] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [21]),
        .Q(\ireg_reg_n_1_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[220] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [220]),
        .Q(\ireg_reg_n_1_[220] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[221] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [221]),
        .Q(\ireg_reg_n_1_[221] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[222] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [222]),
        .Q(\ireg_reg_n_1_[222] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[223] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [223]),
        .Q(\ireg_reg_n_1_[223] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[224] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [224]),
        .Q(\ireg_reg_n_1_[224] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[225] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [225]),
        .Q(\ireg_reg_n_1_[225] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[226] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [226]),
        .Q(\ireg_reg_n_1_[226] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[227] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [227]),
        .Q(\ireg_reg_n_1_[227] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[228] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [228]),
        .Q(\ireg_reg_n_1_[228] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[229] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [229]),
        .Q(\ireg_reg_n_1_[229] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [22]),
        .Q(\ireg_reg_n_1_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[230] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [230]),
        .Q(\ireg_reg_n_1_[230] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[231] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [231]),
        .Q(\ireg_reg_n_1_[231] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[232] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [232]),
        .Q(\ireg_reg_n_1_[232] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[233] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [233]),
        .Q(\ireg_reg_n_1_[233] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[234] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [234]),
        .Q(\ireg_reg_n_1_[234] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[235] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [235]),
        .Q(\ireg_reg_n_1_[235] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[236] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [236]),
        .Q(\ireg_reg_n_1_[236] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[237] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [237]),
        .Q(\ireg_reg_n_1_[237] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[238] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [238]),
        .Q(\ireg_reg_n_1_[238] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[239] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [239]),
        .Q(\ireg_reg_n_1_[239] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [23]),
        .Q(\ireg_reg_n_1_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[240] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [240]),
        .Q(\ireg_reg_n_1_[240] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[241] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [241]),
        .Q(\ireg_reg_n_1_[241] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[242] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [242]),
        .Q(\ireg_reg_n_1_[242] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[243] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [243]),
        .Q(\ireg_reg_n_1_[243] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[244] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [244]),
        .Q(\ireg_reg_n_1_[244] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[245] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [245]),
        .Q(\ireg_reg_n_1_[245] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[246] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [246]),
        .Q(\ireg_reg_n_1_[246] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[247] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [247]),
        .Q(\ireg_reg_n_1_[247] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[248] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [248]),
        .Q(\ireg_reg_n_1_[248] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[249] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [249]),
        .Q(\ireg_reg_n_1_[249] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [24]),
        .Q(\ireg_reg_n_1_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[250] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [250]),
        .Q(\ireg_reg_n_1_[250] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[251] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [251]),
        .Q(\ireg_reg_n_1_[251] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[252] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [252]),
        .Q(\ireg_reg_n_1_[252] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[253] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [253]),
        .Q(\ireg_reg_n_1_[253] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[254] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [254]),
        .Q(\ireg_reg_n_1_[254] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[255] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [255]),
        .Q(\ireg_reg_n_1_[255] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[256] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [256]),
        .Q(\ireg_reg_n_1_[256] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[257] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [257]),
        .Q(\ireg_reg_n_1_[257] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[258] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [258]),
        .Q(\ireg_reg_n_1_[258] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[259] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [259]),
        .Q(\ireg_reg_n_1_[259] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [25]),
        .Q(\ireg_reg_n_1_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[260] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [260]),
        .Q(\ireg_reg_n_1_[260] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[261] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [261]),
        .Q(\ireg_reg_n_1_[261] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[262] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [262]),
        .Q(\ireg_reg_n_1_[262] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[263] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [263]),
        .Q(\ireg_reg_n_1_[263] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[264] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [264]),
        .Q(\ireg_reg_n_1_[264] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[265] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [265]),
        .Q(\ireg_reg_n_1_[265] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[266] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [266]),
        .Q(\ireg_reg_n_1_[266] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[267] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [267]),
        .Q(\ireg_reg_n_1_[267] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[268] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [268]),
        .Q(\ireg_reg_n_1_[268] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[269] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [269]),
        .Q(\ireg_reg_n_1_[269] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [26]),
        .Q(\ireg_reg_n_1_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[270] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [270]),
        .Q(\ireg_reg_n_1_[270] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[271] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [271]),
        .Q(\ireg_reg_n_1_[271] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[272] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [272]),
        .Q(\ireg_reg_n_1_[272] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[273] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [273]),
        .Q(\ireg_reg_n_1_[273] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[274] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [274]),
        .Q(\ireg_reg_n_1_[274] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[275] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [275]),
        .Q(\ireg_reg_n_1_[275] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[276] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [276]),
        .Q(\ireg_reg_n_1_[276] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[277] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [277]),
        .Q(\ireg_reg_n_1_[277] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[278] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [278]),
        .Q(\ireg_reg_n_1_[278] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[279] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [279]),
        .Q(\ireg_reg_n_1_[279] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [27]),
        .Q(\ireg_reg_n_1_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[280] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [280]),
        .Q(\ireg_reg_n_1_[280] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[281] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [281]),
        .Q(\ireg_reg_n_1_[281] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[282] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [282]),
        .Q(\ireg_reg_n_1_[282] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[283] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [283]),
        .Q(\ireg_reg_n_1_[283] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[284] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [284]),
        .Q(\ireg_reg_n_1_[284] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[285] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [285]),
        .Q(\ireg_reg_n_1_[285] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[286] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [286]),
        .Q(\ireg_reg_n_1_[286] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[287] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [287]),
        .Q(\ireg_reg_n_1_[287] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[288] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [288]),
        .Q(\ireg_reg_n_1_[288] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[289] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [289]),
        .Q(\ireg_reg_n_1_[289] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [28]),
        .Q(\ireg_reg_n_1_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[290] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [290]),
        .Q(\ireg_reg_n_1_[290] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[291] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [291]),
        .Q(\ireg_reg_n_1_[291] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[292] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [292]),
        .Q(\ireg_reg_n_1_[292] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[293] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [293]),
        .Q(\ireg_reg_n_1_[293] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[294] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [294]),
        .Q(\ireg_reg_n_1_[294] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[295] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [295]),
        .Q(\ireg_reg_n_1_[295] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[296] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [296]),
        .Q(\ireg_reg_n_1_[296] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[297] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [297]),
        .Q(\ireg_reg_n_1_[297] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[298] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [298]),
        .Q(\ireg_reg_n_1_[298] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[299] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [299]),
        .Q(\ireg_reg_n_1_[299] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [29]),
        .Q(\ireg_reg_n_1_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[300] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [300]),
        .Q(\ireg_reg_n_1_[300] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[301] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [301]),
        .Q(\ireg_reg_n_1_[301] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[302] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [302]),
        .Q(\ireg_reg_n_1_[302] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[303] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [303]),
        .Q(\ireg_reg_n_1_[303] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[304] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [304]),
        .Q(\ireg_reg_n_1_[304] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[305] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [305]),
        .Q(\ireg_reg_n_1_[305] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[306] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [306]),
        .Q(\ireg_reg_n_1_[306] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[307] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [307]),
        .Q(\ireg_reg_n_1_[307] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[308] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [308]),
        .Q(\ireg_reg_n_1_[308] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[309] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [309]),
        .Q(\ireg_reg_n_1_[309] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [30]),
        .Q(\ireg_reg_n_1_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[310] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [310]),
        .Q(\ireg_reg_n_1_[310] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[311] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [311]),
        .Q(\ireg_reg_n_1_[311] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[312] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [312]),
        .Q(\ireg_reg_n_1_[312] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[313] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [313]),
        .Q(\ireg_reg_n_1_[313] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[314] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [314]),
        .Q(\ireg_reg_n_1_[314] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[315] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [315]),
        .Q(\ireg_reg_n_1_[315] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[316] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [316]),
        .Q(\ireg_reg_n_1_[316] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[317] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [317]),
        .Q(\ireg_reg_n_1_[317] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[318] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [318]),
        .Q(\ireg_reg_n_1_[318] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[319] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [319]),
        .Q(\ireg_reg_n_1_[319] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [31]),
        .Q(\ireg_reg_n_1_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[320] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [320]),
        .Q(\ireg_reg_n_1_[320] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[321] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [321]),
        .Q(\ireg_reg_n_1_[321] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[322] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [322]),
        .Q(\ireg_reg_n_1_[322] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[323] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [323]),
        .Q(\ireg_reg_n_1_[323] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[324] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [324]),
        .Q(\ireg_reg_n_1_[324] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[325] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [325]),
        .Q(\ireg_reg_n_1_[325] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[326] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [326]),
        .Q(\ireg_reg_n_1_[326] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[327] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [327]),
        .Q(\ireg_reg_n_1_[327] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[328] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [328]),
        .Q(\ireg_reg_n_1_[328] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[329] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [329]),
        .Q(\ireg_reg_n_1_[329] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [32]),
        .Q(\ireg_reg_n_1_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[330] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [330]),
        .Q(\ireg_reg_n_1_[330] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[331] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [331]),
        .Q(\ireg_reg_n_1_[331] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[332] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [332]),
        .Q(\ireg_reg_n_1_[332] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[333] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [333]),
        .Q(\ireg_reg_n_1_[333] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[334] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [334]),
        .Q(\ireg_reg_n_1_[334] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[335] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [335]),
        .Q(\ireg_reg_n_1_[335] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[336] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [336]),
        .Q(\ireg_reg_n_1_[336] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[337] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [337]),
        .Q(\ireg_reg_n_1_[337] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[338] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [338]),
        .Q(\ireg_reg_n_1_[338] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[339] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [339]),
        .Q(\ireg_reg_n_1_[339] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [33]),
        .Q(\ireg_reg_n_1_[33] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[340] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [340]),
        .Q(\ireg_reg_n_1_[340] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[341] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [341]),
        .Q(\ireg_reg_n_1_[341] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[342] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [342]),
        .Q(\ireg_reg_n_1_[342] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[343] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [343]),
        .Q(\ireg_reg_n_1_[343] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[344] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [344]),
        .Q(\ireg_reg_n_1_[344] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[345] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [345]),
        .Q(\ireg_reg_n_1_[345] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[346] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [346]),
        .Q(\ireg_reg_n_1_[346] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[347] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [347]),
        .Q(\ireg_reg_n_1_[347] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[348] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [348]),
        .Q(\ireg_reg_n_1_[348] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[349] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [349]),
        .Q(\ireg_reg_n_1_[349] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [34]),
        .Q(\ireg_reg_n_1_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[350] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [350]),
        .Q(\ireg_reg_n_1_[350] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[351] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [351]),
        .Q(\ireg_reg_n_1_[351] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[352] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [352]),
        .Q(\ireg_reg_n_1_[352] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[353] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [353]),
        .Q(\ireg_reg_n_1_[353] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[354] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [354]),
        .Q(\ireg_reg_n_1_[354] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[355] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [355]),
        .Q(\ireg_reg_n_1_[355] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[356] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [356]),
        .Q(\ireg_reg_n_1_[356] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[357] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [357]),
        .Q(\ireg_reg_n_1_[357] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[358] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [358]),
        .Q(\ireg_reg_n_1_[358] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[359] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [359]),
        .Q(\ireg_reg_n_1_[359] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [35]),
        .Q(\ireg_reg_n_1_[35] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[360] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [360]),
        .Q(\ireg_reg_n_1_[360] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[361] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [361]),
        .Q(\ireg_reg_n_1_[361] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[362] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [362]),
        .Q(\ireg_reg_n_1_[362] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[363] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [363]),
        .Q(\ireg_reg_n_1_[363] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[364] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [364]),
        .Q(\ireg_reg_n_1_[364] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[365] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [365]),
        .Q(\ireg_reg_n_1_[365] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[366] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [366]),
        .Q(\ireg_reg_n_1_[366] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[367] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [367]),
        .Q(\ireg_reg_n_1_[367] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[368] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [368]),
        .Q(\ireg_reg_n_1_[368] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[369] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [369]),
        .Q(\ireg_reg_n_1_[369] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [36]),
        .Q(\ireg_reg_n_1_[36] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[370] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [370]),
        .Q(\ireg_reg_n_1_[370] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[371] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [371]),
        .Q(\ireg_reg_n_1_[371] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[372] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [372]),
        .Q(\ireg_reg_n_1_[372] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[373] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [373]),
        .Q(\ireg_reg_n_1_[373] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[374] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [374]),
        .Q(\ireg_reg_n_1_[374] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[375] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [375]),
        .Q(\ireg_reg_n_1_[375] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[376] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [376]),
        .Q(\ireg_reg_n_1_[376] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[377] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [377]),
        .Q(\ireg_reg_n_1_[377] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[378] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [378]),
        .Q(\ireg_reg_n_1_[378] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[379] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [379]),
        .Q(\ireg_reg_n_1_[379] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [37]),
        .Q(\ireg_reg_n_1_[37] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[380] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [380]),
        .Q(\ireg_reg_n_1_[380] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[381] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [381]),
        .Q(\ireg_reg_n_1_[381] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[382] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [382]),
        .Q(\ireg_reg_n_1_[382] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[383] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [383]),
        .Q(\ireg_reg_n_1_[383] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[384] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [384]),
        .Q(\ireg_reg_n_1_[384] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[385] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [385]),
        .Q(\ireg_reg_n_1_[385] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[386] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [386]),
        .Q(\ireg_reg_n_1_[386] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[387] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [387]),
        .Q(\ireg_reg_n_1_[387] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[388] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [388]),
        .Q(\ireg_reg_n_1_[388] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[389] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [389]),
        .Q(\ireg_reg_n_1_[389] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [38]),
        .Q(\ireg_reg_n_1_[38] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[390] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [390]),
        .Q(\ireg_reg_n_1_[390] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[391] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [391]),
        .Q(\ireg_reg_n_1_[391] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[392] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [392]),
        .Q(\ireg_reg_n_1_[392] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[393] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [393]),
        .Q(\ireg_reg_n_1_[393] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[394] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [394]),
        .Q(\ireg_reg_n_1_[394] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[395] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [395]),
        .Q(\ireg_reg_n_1_[395] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[396] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [396]),
        .Q(\ireg_reg_n_1_[396] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[397] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [397]),
        .Q(\ireg_reg_n_1_[397] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[398] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [398]),
        .Q(\ireg_reg_n_1_[398] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[399] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [399]),
        .Q(\ireg_reg_n_1_[399] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [39]),
        .Q(\ireg_reg_n_1_[39] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[400] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [400]),
        .Q(\ireg_reg_n_1_[400] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[401] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [401]),
        .Q(\ireg_reg_n_1_[401] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[402] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [402]),
        .Q(\ireg_reg_n_1_[402] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[403] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [403]),
        .Q(\ireg_reg_n_1_[403] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[404] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [404]),
        .Q(\ireg_reg_n_1_[404] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[405] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [405]),
        .Q(\ireg_reg_n_1_[405] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[406] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [406]),
        .Q(\ireg_reg_n_1_[406] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[407] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [407]),
        .Q(\ireg_reg_n_1_[407] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[408] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [408]),
        .Q(\ireg_reg_n_1_[408] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[409] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [409]),
        .Q(\ireg_reg_n_1_[409] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [40]),
        .Q(\ireg_reg_n_1_[40] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[410] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [410]),
        .Q(\ireg_reg_n_1_[410] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[411] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [411]),
        .Q(\ireg_reg_n_1_[411] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[412] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [412]),
        .Q(\ireg_reg_n_1_[412] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[413] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [413]),
        .Q(\ireg_reg_n_1_[413] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[414] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [414]),
        .Q(\ireg_reg_n_1_[414] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[415] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [415]),
        .Q(\ireg_reg_n_1_[415] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[416] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [416]),
        .Q(\ireg_reg_n_1_[416] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[417] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [417]),
        .Q(\ireg_reg_n_1_[417] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[418] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [418]),
        .Q(\ireg_reg_n_1_[418] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[419] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [419]),
        .Q(\ireg_reg_n_1_[419] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [41]),
        .Q(\ireg_reg_n_1_[41] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[420] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [420]),
        .Q(\ireg_reg_n_1_[420] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[421] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [421]),
        .Q(\ireg_reg_n_1_[421] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[422] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [422]),
        .Q(\ireg_reg_n_1_[422] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[423] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [423]),
        .Q(\ireg_reg_n_1_[423] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[424] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [424]),
        .Q(\ireg_reg_n_1_[424] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[425] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [425]),
        .Q(\ireg_reg_n_1_[425] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[426] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [426]),
        .Q(\ireg_reg_n_1_[426] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[427] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [427]),
        .Q(\ireg_reg_n_1_[427] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[428] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [428]),
        .Q(\ireg_reg_n_1_[428] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[429] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [429]),
        .Q(\ireg_reg_n_1_[429] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [42]),
        .Q(\ireg_reg_n_1_[42] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[430] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [430]),
        .Q(\ireg_reg_n_1_[430] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[431] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [431]),
        .Q(\ireg_reg_n_1_[431] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[432] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [432]),
        .Q(\ireg_reg_n_1_[432] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[433] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [433]),
        .Q(\ireg_reg_n_1_[433] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[434] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [434]),
        .Q(\ireg_reg_n_1_[434] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[435] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [435]),
        .Q(\ireg_reg_n_1_[435] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[436] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [436]),
        .Q(\ireg_reg_n_1_[436] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[437] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [437]),
        .Q(\ireg_reg_n_1_[437] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[438] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [438]),
        .Q(\ireg_reg_n_1_[438] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[439] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [439]),
        .Q(\ireg_reg_n_1_[439] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [43]),
        .Q(\ireg_reg_n_1_[43] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[440] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [440]),
        .Q(\ireg_reg_n_1_[440] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[441] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [441]),
        .Q(\ireg_reg_n_1_[441] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[442] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [442]),
        .Q(\ireg_reg_n_1_[442] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[443] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [443]),
        .Q(\ireg_reg_n_1_[443] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[444] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [444]),
        .Q(\ireg_reg_n_1_[444] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[445] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [445]),
        .Q(\ireg_reg_n_1_[445] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[446] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [446]),
        .Q(\ireg_reg_n_1_[446] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[447] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [447]),
        .Q(\ireg_reg_n_1_[447] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[448] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [448]),
        .Q(\ireg_reg_n_1_[448] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[449] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [449]),
        .Q(\ireg_reg_n_1_[449] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [44]),
        .Q(\ireg_reg_n_1_[44] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[450] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [450]),
        .Q(\ireg_reg_n_1_[450] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[451] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [451]),
        .Q(\ireg_reg_n_1_[451] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[452] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [452]),
        .Q(\ireg_reg_n_1_[452] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[453] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [453]),
        .Q(\ireg_reg_n_1_[453] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[454] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [454]),
        .Q(\ireg_reg_n_1_[454] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[455] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [455]),
        .Q(\ireg_reg_n_1_[455] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[456] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [456]),
        .Q(\ireg_reg_n_1_[456] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[457] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [457]),
        .Q(\ireg_reg_n_1_[457] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[458] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [458]),
        .Q(\ireg_reg_n_1_[458] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[459] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [459]),
        .Q(\ireg_reg_n_1_[459] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [45]),
        .Q(\ireg_reg_n_1_[45] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[460] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [460]),
        .Q(\ireg_reg_n_1_[460] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[461] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [461]),
        .Q(\ireg_reg_n_1_[461] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[462] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [462]),
        .Q(\ireg_reg_n_1_[462] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[463] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [463]),
        .Q(\ireg_reg_n_1_[463] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[464] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [464]),
        .Q(\ireg_reg_n_1_[464] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[465] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [465]),
        .Q(\ireg_reg_n_1_[465] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[466] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [466]),
        .Q(\ireg_reg_n_1_[466] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[467] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [467]),
        .Q(\ireg_reg_n_1_[467] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[468] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [468]),
        .Q(\ireg_reg_n_1_[468] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[469] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [469]),
        .Q(\ireg_reg_n_1_[469] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [46]),
        .Q(\ireg_reg_n_1_[46] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[470] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [470]),
        .Q(\ireg_reg_n_1_[470] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[471] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [471]),
        .Q(\ireg_reg_n_1_[471] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[472] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [472]),
        .Q(\ireg_reg_n_1_[472] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[473] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [473]),
        .Q(\ireg_reg_n_1_[473] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[474] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [474]),
        .Q(\ireg_reg_n_1_[474] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[475] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [475]),
        .Q(\ireg_reg_n_1_[475] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[476] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [476]),
        .Q(\ireg_reg_n_1_[476] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[477] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [477]),
        .Q(\ireg_reg_n_1_[477] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[478] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [478]),
        .Q(\ireg_reg_n_1_[478] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[479] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [479]),
        .Q(\ireg_reg_n_1_[479] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [47]),
        .Q(\ireg_reg_n_1_[47] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[480] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [480]),
        .Q(\ireg_reg_n_1_[480] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[481] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [481]),
        .Q(\ireg_reg_n_1_[481] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[482] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [482]),
        .Q(\ireg_reg_n_1_[482] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[483] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [483]),
        .Q(\ireg_reg_n_1_[483] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[484] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [484]),
        .Q(\ireg_reg_n_1_[484] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[485] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [485]),
        .Q(\ireg_reg_n_1_[485] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[486] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [486]),
        .Q(\ireg_reg_n_1_[486] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[487] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [487]),
        .Q(\ireg_reg_n_1_[487] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[488] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [488]),
        .Q(\ireg_reg_n_1_[488] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[489] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [489]),
        .Q(\ireg_reg_n_1_[489] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [48]),
        .Q(\ireg_reg_n_1_[48] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[490] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [490]),
        .Q(\ireg_reg_n_1_[490] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[491] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [491]),
        .Q(\ireg_reg_n_1_[491] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[492] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [492]),
        .Q(\ireg_reg_n_1_[492] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[493] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [493]),
        .Q(\ireg_reg_n_1_[493] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[494] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [494]),
        .Q(\ireg_reg_n_1_[494] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[495] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [495]),
        .Q(\ireg_reg_n_1_[495] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[496] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [496]),
        .Q(\ireg_reg_n_1_[496] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[497] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [497]),
        .Q(\ireg_reg_n_1_[497] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[498] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [498]),
        .Q(\ireg_reg_n_1_[498] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[499] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [499]),
        .Q(\ireg_reg_n_1_[499] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [49]),
        .Q(\ireg_reg_n_1_[49] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [4]),
        .Q(\ireg_reg_n_1_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[500] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [500]),
        .Q(\ireg_reg_n_1_[500] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[501] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [501]),
        .Q(\ireg_reg_n_1_[501] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[502] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [502]),
        .Q(\ireg_reg_n_1_[502] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[503] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [503]),
        .Q(\ireg_reg_n_1_[503] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[504] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [504]),
        .Q(\ireg_reg_n_1_[504] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[505] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [505]),
        .Q(\ireg_reg_n_1_[505] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[506] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [506]),
        .Q(\ireg_reg_n_1_[506] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[507] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [507]),
        .Q(\ireg_reg_n_1_[507] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[508] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [508]),
        .Q(\ireg_reg_n_1_[508] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[509] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [509]),
        .Q(\ireg_reg_n_1_[509] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [50]),
        .Q(\ireg_reg_n_1_[50] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[510] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [510]),
        .Q(\ireg_reg_n_1_[510] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[511] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [511]),
        .Q(\ireg_reg_n_1_[511] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[512] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(\ireg_reg[512]_2 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [51]),
        .Q(\ireg_reg_n_1_[51] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [52]),
        .Q(\ireg_reg_n_1_[52] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [53]),
        .Q(\ireg_reg_n_1_[53] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [54]),
        .Q(\ireg_reg_n_1_[54] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [55]),
        .Q(\ireg_reg_n_1_[55] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [56]),
        .Q(\ireg_reg_n_1_[56] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [57]),
        .Q(\ireg_reg_n_1_[57] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [58]),
        .Q(\ireg_reg_n_1_[58] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [59]),
        .Q(\ireg_reg_n_1_[59] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [5]),
        .Q(\ireg_reg_n_1_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [60]),
        .Q(\ireg_reg_n_1_[60] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [61]),
        .Q(\ireg_reg_n_1_[61] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [62]),
        .Q(\ireg_reg_n_1_[62] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [63]),
        .Q(\ireg_reg_n_1_[63] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [64]),
        .Q(\ireg_reg_n_1_[64] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [65]),
        .Q(\ireg_reg_n_1_[65] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [66]),
        .Q(\ireg_reg_n_1_[66] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [67]),
        .Q(\ireg_reg_n_1_[67] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [68]),
        .Q(\ireg_reg_n_1_[68] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [69]),
        .Q(\ireg_reg_n_1_[69] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [70]),
        .Q(\ireg_reg_n_1_[70] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [71]),
        .Q(\ireg_reg_n_1_[71] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [72]),
        .Q(\ireg_reg_n_1_[72] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [73]),
        .Q(\ireg_reg_n_1_[73] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [74]),
        .Q(\ireg_reg_n_1_[74] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [75]),
        .Q(\ireg_reg_n_1_[75] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [76]),
        .Q(\ireg_reg_n_1_[76] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [77]),
        .Q(\ireg_reg_n_1_[77] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [78]),
        .Q(\ireg_reg_n_1_[78] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [79]),
        .Q(\ireg_reg_n_1_[79] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [80]),
        .Q(\ireg_reg_n_1_[80] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [81]),
        .Q(\ireg_reg_n_1_[81] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [82]),
        .Q(\ireg_reg_n_1_[82] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [83]),
        .Q(\ireg_reg_n_1_[83] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [84]),
        .Q(\ireg_reg_n_1_[84] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [85]),
        .Q(\ireg_reg_n_1_[85] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [86]),
        .Q(\ireg_reg_n_1_[86] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [87]),
        .Q(\ireg_reg_n_1_[87] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [88]),
        .Q(\ireg_reg_n_1_[88] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [89]),
        .Q(\ireg_reg_n_1_[89] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [8]),
        .Q(\ireg_reg_n_1_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [90]),
        .Q(\ireg_reg_n_1_[90] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [91]),
        .Q(\ireg_reg_n_1_[91] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [92]),
        .Q(\ireg_reg_n_1_[92] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [93]),
        .Q(\ireg_reg_n_1_[93] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [94]),
        .Q(\ireg_reg_n_1_[94] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [95]),
        .Q(\ireg_reg_n_1_[95] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[96] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [96]),
        .Q(\ireg_reg_n_1_[96] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[97] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [97]),
        .Q(\ireg_reg_n_1_[97] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[98] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [98]),
        .Q(\ireg_reg_n_1_[98] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[99] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [99]),
        .Q(\ireg_reg_n_1_[99] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[511]_0 [9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[0]_i_1 
       (.I0(\ireg_reg_n_1_[0] ),
        .I1(\ireg_reg[511]_0 [0]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[100]_i_1 
       (.I0(\ireg_reg_n_1_[100] ),
        .I1(\ireg_reg[511]_0 [100]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [100]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[101]_i_1 
       (.I0(\ireg_reg_n_1_[101] ),
        .I1(\ireg_reg[511]_0 [101]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [101]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[102]_i_1 
       (.I0(\ireg_reg_n_1_[102] ),
        .I1(\ireg_reg[511]_0 [102]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [102]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[103]_i_1 
       (.I0(\ireg_reg_n_1_[103] ),
        .I1(\ireg_reg[511]_0 [103]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [103]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[104]_i_1 
       (.I0(\ireg_reg_n_1_[104] ),
        .I1(\ireg_reg[511]_0 [104]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [104]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[105]_i_1 
       (.I0(\ireg_reg_n_1_[105] ),
        .I1(\ireg_reg[511]_0 [105]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [105]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[106]_i_1 
       (.I0(\ireg_reg_n_1_[106] ),
        .I1(\ireg_reg[511]_0 [106]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [106]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[107]_i_1 
       (.I0(\ireg_reg_n_1_[107] ),
        .I1(\ireg_reg[511]_0 [107]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [107]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[108]_i_1 
       (.I0(\ireg_reg_n_1_[108] ),
        .I1(\ireg_reg[511]_0 [108]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [108]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[109]_i_1 
       (.I0(\ireg_reg_n_1_[109] ),
        .I1(\ireg_reg[511]_0 [109]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [109]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[10]_i_1 
       (.I0(\ireg_reg_n_1_[10] ),
        .I1(\ireg_reg[511]_0 [10]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[110]_i_1 
       (.I0(\ireg_reg_n_1_[110] ),
        .I1(\ireg_reg[511]_0 [110]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [110]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[111]_i_1 
       (.I0(\ireg_reg_n_1_[111] ),
        .I1(\ireg_reg[511]_0 [111]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [111]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[112]_i_1 
       (.I0(\ireg_reg_n_1_[112] ),
        .I1(\ireg_reg[511]_0 [112]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [112]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[113]_i_1 
       (.I0(\ireg_reg_n_1_[113] ),
        .I1(\ireg_reg[511]_0 [113]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [113]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[114]_i_1 
       (.I0(\ireg_reg_n_1_[114] ),
        .I1(\ireg_reg[511]_0 [114]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [114]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[115]_i_1 
       (.I0(\ireg_reg_n_1_[115] ),
        .I1(\ireg_reg[511]_0 [115]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [115]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[116]_i_1 
       (.I0(\ireg_reg_n_1_[116] ),
        .I1(\ireg_reg[511]_0 [116]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [116]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[117]_i_1 
       (.I0(\ireg_reg_n_1_[117] ),
        .I1(\ireg_reg[511]_0 [117]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [117]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[118]_i_1 
       (.I0(\ireg_reg_n_1_[118] ),
        .I1(\ireg_reg[511]_0 [118]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [118]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[119]_i_1 
       (.I0(\ireg_reg_n_1_[119] ),
        .I1(\ireg_reg[511]_0 [119]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [119]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[11]_i_1 
       (.I0(\ireg_reg_n_1_[11] ),
        .I1(\ireg_reg[511]_0 [11]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[120]_i_1 
       (.I0(\ireg_reg_n_1_[120] ),
        .I1(\ireg_reg[511]_0 [120]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [120]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[121]_i_1 
       (.I0(\ireg_reg_n_1_[121] ),
        .I1(\ireg_reg[511]_0 [121]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [121]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[122]_i_1 
       (.I0(\ireg_reg_n_1_[122] ),
        .I1(\ireg_reg[511]_0 [122]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [122]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[123]_i_1 
       (.I0(\ireg_reg_n_1_[123] ),
        .I1(\ireg_reg[511]_0 [123]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [123]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[124]_i_1 
       (.I0(\ireg_reg_n_1_[124] ),
        .I1(\ireg_reg[511]_0 [124]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [124]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[125]_i_1 
       (.I0(\ireg_reg_n_1_[125] ),
        .I1(\ireg_reg[511]_0 [125]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [125]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[126]_i_1 
       (.I0(\ireg_reg_n_1_[126] ),
        .I1(\ireg_reg[511]_0 [126]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [126]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[127]_i_1 
       (.I0(\ireg_reg_n_1_[127] ),
        .I1(\ireg_reg[511]_0 [127]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [127]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[128]_i_1 
       (.I0(\ireg_reg_n_1_[128] ),
        .I1(\ireg_reg[511]_0 [128]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [128]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[129]_i_1 
       (.I0(\ireg_reg_n_1_[129] ),
        .I1(\ireg_reg[511]_0 [129]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [129]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[12]_i_1 
       (.I0(\ireg_reg_n_1_[12] ),
        .I1(\ireg_reg[511]_0 [12]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[130]_i_1 
       (.I0(\ireg_reg_n_1_[130] ),
        .I1(\ireg_reg[511]_0 [130]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [130]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[131]_i_1 
       (.I0(\ireg_reg_n_1_[131] ),
        .I1(\ireg_reg[511]_0 [131]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [131]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[132]_i_1 
       (.I0(\ireg_reg_n_1_[132] ),
        .I1(\ireg_reg[511]_0 [132]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [132]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[133]_i_1 
       (.I0(\ireg_reg_n_1_[133] ),
        .I1(\ireg_reg[511]_0 [133]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [133]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[134]_i_1 
       (.I0(\ireg_reg_n_1_[134] ),
        .I1(\ireg_reg[511]_0 [134]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [134]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[135]_i_1 
       (.I0(\ireg_reg_n_1_[135] ),
        .I1(\ireg_reg[511]_0 [135]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [135]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[136]_i_1 
       (.I0(\ireg_reg_n_1_[136] ),
        .I1(\ireg_reg[511]_0 [136]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [136]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[137]_i_1 
       (.I0(\ireg_reg_n_1_[137] ),
        .I1(\ireg_reg[511]_0 [137]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [137]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[138]_i_1 
       (.I0(\ireg_reg_n_1_[138] ),
        .I1(\ireg_reg[511]_0 [138]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [138]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[139]_i_1 
       (.I0(\ireg_reg_n_1_[139] ),
        .I1(\ireg_reg[511]_0 [139]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [139]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[13]_i_1 
       (.I0(\ireg_reg_n_1_[13] ),
        .I1(\ireg_reg[511]_0 [13]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[140]_i_1 
       (.I0(\ireg_reg_n_1_[140] ),
        .I1(\ireg_reg[511]_0 [140]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [140]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[141]_i_1 
       (.I0(\ireg_reg_n_1_[141] ),
        .I1(\ireg_reg[511]_0 [141]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [141]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[142]_i_1 
       (.I0(\ireg_reg_n_1_[142] ),
        .I1(\ireg_reg[511]_0 [142]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [142]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[143]_i_1 
       (.I0(\ireg_reg_n_1_[143] ),
        .I1(\ireg_reg[511]_0 [143]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [143]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[144]_i_1 
       (.I0(\ireg_reg_n_1_[144] ),
        .I1(\ireg_reg[511]_0 [144]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [144]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[145]_i_1 
       (.I0(\ireg_reg_n_1_[145] ),
        .I1(\ireg_reg[511]_0 [145]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [145]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[146]_i_1 
       (.I0(\ireg_reg_n_1_[146] ),
        .I1(\ireg_reg[511]_0 [146]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [146]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[147]_i_1 
       (.I0(\ireg_reg_n_1_[147] ),
        .I1(\ireg_reg[511]_0 [147]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [147]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[148]_i_1 
       (.I0(\ireg_reg_n_1_[148] ),
        .I1(\ireg_reg[511]_0 [148]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [148]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[149]_i_1 
       (.I0(\ireg_reg_n_1_[149] ),
        .I1(\ireg_reg[511]_0 [149]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [149]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[14]_i_1 
       (.I0(\ireg_reg_n_1_[14] ),
        .I1(\ireg_reg[511]_0 [14]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[150]_i_1 
       (.I0(\ireg_reg_n_1_[150] ),
        .I1(\ireg_reg[511]_0 [150]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [150]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[151]_i_1 
       (.I0(\ireg_reg_n_1_[151] ),
        .I1(\ireg_reg[511]_0 [151]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [151]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[152]_i_1 
       (.I0(\ireg_reg_n_1_[152] ),
        .I1(\ireg_reg[511]_0 [152]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [152]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[153]_i_1 
       (.I0(\ireg_reg_n_1_[153] ),
        .I1(\ireg_reg[511]_0 [153]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [153]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[154]_i_1 
       (.I0(\ireg_reg_n_1_[154] ),
        .I1(\ireg_reg[511]_0 [154]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [154]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[155]_i_1 
       (.I0(\ireg_reg_n_1_[155] ),
        .I1(\ireg_reg[511]_0 [155]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [155]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[156]_i_1 
       (.I0(\ireg_reg_n_1_[156] ),
        .I1(\ireg_reg[511]_0 [156]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [156]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[157]_i_1 
       (.I0(\ireg_reg_n_1_[157] ),
        .I1(\ireg_reg[511]_0 [157]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [157]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[158]_i_1 
       (.I0(\ireg_reg_n_1_[158] ),
        .I1(\ireg_reg[511]_0 [158]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [158]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[159]_i_1 
       (.I0(\ireg_reg_n_1_[159] ),
        .I1(\ireg_reg[511]_0 [159]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [159]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[15]_i_1 
       (.I0(\ireg_reg_n_1_[15] ),
        .I1(\ireg_reg[511]_0 [15]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[160]_i_1 
       (.I0(\ireg_reg_n_1_[160] ),
        .I1(\ireg_reg[511]_0 [160]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [160]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[161]_i_1 
       (.I0(\ireg_reg_n_1_[161] ),
        .I1(\ireg_reg[511]_0 [161]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [161]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[162]_i_1 
       (.I0(\ireg_reg_n_1_[162] ),
        .I1(\ireg_reg[511]_0 [162]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [162]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[163]_i_1 
       (.I0(\ireg_reg_n_1_[163] ),
        .I1(\ireg_reg[511]_0 [163]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [163]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[164]_i_1 
       (.I0(\ireg_reg_n_1_[164] ),
        .I1(\ireg_reg[511]_0 [164]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [164]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[165]_i_1 
       (.I0(\ireg_reg_n_1_[165] ),
        .I1(\ireg_reg[511]_0 [165]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [165]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[166]_i_1 
       (.I0(\ireg_reg_n_1_[166] ),
        .I1(\ireg_reg[511]_0 [166]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [166]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[167]_i_1 
       (.I0(\ireg_reg_n_1_[167] ),
        .I1(\ireg_reg[511]_0 [167]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [167]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[168]_i_1 
       (.I0(\ireg_reg_n_1_[168] ),
        .I1(\ireg_reg[511]_0 [168]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [168]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[169]_i_1 
       (.I0(\ireg_reg_n_1_[169] ),
        .I1(\ireg_reg[511]_0 [169]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [169]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[16]_i_1 
       (.I0(\ireg_reg_n_1_[16] ),
        .I1(\ireg_reg[511]_0 [16]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[170]_i_1 
       (.I0(\ireg_reg_n_1_[170] ),
        .I1(\ireg_reg[511]_0 [170]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [170]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[171]_i_1 
       (.I0(\ireg_reg_n_1_[171] ),
        .I1(\ireg_reg[511]_0 [171]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [171]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[172]_i_1 
       (.I0(\ireg_reg_n_1_[172] ),
        .I1(\ireg_reg[511]_0 [172]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [172]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[173]_i_1 
       (.I0(\ireg_reg_n_1_[173] ),
        .I1(\ireg_reg[511]_0 [173]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [173]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[174]_i_1 
       (.I0(\ireg_reg_n_1_[174] ),
        .I1(\ireg_reg[511]_0 [174]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [174]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[175]_i_1 
       (.I0(\ireg_reg_n_1_[175] ),
        .I1(\ireg_reg[511]_0 [175]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [175]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[176]_i_1 
       (.I0(\ireg_reg_n_1_[176] ),
        .I1(\ireg_reg[511]_0 [176]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [176]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[177]_i_1 
       (.I0(\ireg_reg_n_1_[177] ),
        .I1(\ireg_reg[511]_0 [177]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [177]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[178]_i_1 
       (.I0(\ireg_reg_n_1_[178] ),
        .I1(\ireg_reg[511]_0 [178]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [178]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[179]_i_1 
       (.I0(\ireg_reg_n_1_[179] ),
        .I1(\ireg_reg[511]_0 [179]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [179]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[17]_i_1 
       (.I0(\ireg_reg_n_1_[17] ),
        .I1(\ireg_reg[511]_0 [17]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[180]_i_1 
       (.I0(\ireg_reg_n_1_[180] ),
        .I1(\ireg_reg[511]_0 [180]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [180]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[181]_i_1 
       (.I0(\ireg_reg_n_1_[181] ),
        .I1(\ireg_reg[511]_0 [181]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [181]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[182]_i_1 
       (.I0(\ireg_reg_n_1_[182] ),
        .I1(\ireg_reg[511]_0 [182]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [182]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[183]_i_1 
       (.I0(\ireg_reg_n_1_[183] ),
        .I1(\ireg_reg[511]_0 [183]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [183]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[184]_i_1 
       (.I0(\ireg_reg_n_1_[184] ),
        .I1(\ireg_reg[511]_0 [184]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [184]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[185]_i_1 
       (.I0(\ireg_reg_n_1_[185] ),
        .I1(\ireg_reg[511]_0 [185]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [185]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[186]_i_1 
       (.I0(\ireg_reg_n_1_[186] ),
        .I1(\ireg_reg[511]_0 [186]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [186]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[187]_i_1 
       (.I0(\ireg_reg_n_1_[187] ),
        .I1(\ireg_reg[511]_0 [187]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [187]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[188]_i_1 
       (.I0(\ireg_reg_n_1_[188] ),
        .I1(\ireg_reg[511]_0 [188]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [188]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[189]_i_1 
       (.I0(\ireg_reg_n_1_[189] ),
        .I1(\ireg_reg[511]_0 [189]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [189]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[18]_i_1 
       (.I0(\ireg_reg_n_1_[18] ),
        .I1(\ireg_reg[511]_0 [18]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[190]_i_1 
       (.I0(\ireg_reg_n_1_[190] ),
        .I1(\ireg_reg[511]_0 [190]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [190]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[191]_i_1 
       (.I0(\ireg_reg_n_1_[191] ),
        .I1(\ireg_reg[511]_0 [191]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [191]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[192]_i_1 
       (.I0(\ireg_reg_n_1_[192] ),
        .I1(\ireg_reg[511]_0 [192]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [192]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[193]_i_1 
       (.I0(\ireg_reg_n_1_[193] ),
        .I1(\ireg_reg[511]_0 [193]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [193]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[194]_i_1 
       (.I0(\ireg_reg_n_1_[194] ),
        .I1(\ireg_reg[511]_0 [194]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [194]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[195]_i_1 
       (.I0(\ireg_reg_n_1_[195] ),
        .I1(\ireg_reg[511]_0 [195]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [195]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[196]_i_1 
       (.I0(\ireg_reg_n_1_[196] ),
        .I1(\ireg_reg[511]_0 [196]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [196]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[197]_i_1 
       (.I0(\ireg_reg_n_1_[197] ),
        .I1(\ireg_reg[511]_0 [197]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [197]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[198]_i_1 
       (.I0(\ireg_reg_n_1_[198] ),
        .I1(\ireg_reg[511]_0 [198]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [198]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[199]_i_1 
       (.I0(\ireg_reg_n_1_[199] ),
        .I1(\ireg_reg[511]_0 [199]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [199]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[19]_i_1 
       (.I0(\ireg_reg_n_1_[19] ),
        .I1(\ireg_reg[511]_0 [19]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[1]_i_1 
       (.I0(\ireg_reg_n_1_[1] ),
        .I1(\ireg_reg[511]_0 [1]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[200]_i_1 
       (.I0(\ireg_reg_n_1_[200] ),
        .I1(\ireg_reg[511]_0 [200]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [200]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[201]_i_1 
       (.I0(\ireg_reg_n_1_[201] ),
        .I1(\ireg_reg[511]_0 [201]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [201]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[202]_i_1 
       (.I0(\ireg_reg_n_1_[202] ),
        .I1(\ireg_reg[511]_0 [202]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [202]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[203]_i_1 
       (.I0(\ireg_reg_n_1_[203] ),
        .I1(\ireg_reg[511]_0 [203]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [203]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[204]_i_1 
       (.I0(\ireg_reg_n_1_[204] ),
        .I1(\ireg_reg[511]_0 [204]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [204]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[205]_i_1 
       (.I0(\ireg_reg_n_1_[205] ),
        .I1(\ireg_reg[511]_0 [205]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [205]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[206]_i_1 
       (.I0(\ireg_reg_n_1_[206] ),
        .I1(\ireg_reg[511]_0 [206]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [206]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[207]_i_1 
       (.I0(\ireg_reg_n_1_[207] ),
        .I1(\ireg_reg[511]_0 [207]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [207]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[208]_i_1 
       (.I0(\ireg_reg_n_1_[208] ),
        .I1(\ireg_reg[511]_0 [208]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [208]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[209]_i_1 
       (.I0(\ireg_reg_n_1_[209] ),
        .I1(\ireg_reg[511]_0 [209]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [209]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[20]_i_1 
       (.I0(\ireg_reg_n_1_[20] ),
        .I1(\ireg_reg[511]_0 [20]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[210]_i_1 
       (.I0(\ireg_reg_n_1_[210] ),
        .I1(\ireg_reg[511]_0 [210]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [210]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[211]_i_1 
       (.I0(\ireg_reg_n_1_[211] ),
        .I1(\ireg_reg[511]_0 [211]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [211]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[212]_i_1 
       (.I0(\ireg_reg_n_1_[212] ),
        .I1(\ireg_reg[511]_0 [212]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [212]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[213]_i_1 
       (.I0(\ireg_reg_n_1_[213] ),
        .I1(\ireg_reg[511]_0 [213]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [213]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[214]_i_1 
       (.I0(\ireg_reg_n_1_[214] ),
        .I1(\ireg_reg[511]_0 [214]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [214]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[215]_i_1 
       (.I0(\ireg_reg_n_1_[215] ),
        .I1(\ireg_reg[511]_0 [215]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [215]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[216]_i_1 
       (.I0(\ireg_reg_n_1_[216] ),
        .I1(\ireg_reg[511]_0 [216]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [216]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[217]_i_1 
       (.I0(\ireg_reg_n_1_[217] ),
        .I1(\ireg_reg[511]_0 [217]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [217]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[218]_i_1 
       (.I0(\ireg_reg_n_1_[218] ),
        .I1(\ireg_reg[511]_0 [218]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [218]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[219]_i_1 
       (.I0(\ireg_reg_n_1_[219] ),
        .I1(\ireg_reg[511]_0 [219]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [219]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[21]_i_1 
       (.I0(\ireg_reg_n_1_[21] ),
        .I1(\ireg_reg[511]_0 [21]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[220]_i_1 
       (.I0(\ireg_reg_n_1_[220] ),
        .I1(\ireg_reg[511]_0 [220]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [220]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[221]_i_1 
       (.I0(\ireg_reg_n_1_[221] ),
        .I1(\ireg_reg[511]_0 [221]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [221]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[222]_i_1 
       (.I0(\ireg_reg_n_1_[222] ),
        .I1(\ireg_reg[511]_0 [222]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [222]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[223]_i_1 
       (.I0(\ireg_reg_n_1_[223] ),
        .I1(\ireg_reg[511]_0 [223]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [223]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[224]_i_1 
       (.I0(\ireg_reg_n_1_[224] ),
        .I1(\ireg_reg[511]_0 [224]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [224]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[225]_i_1 
       (.I0(\ireg_reg_n_1_[225] ),
        .I1(\ireg_reg[511]_0 [225]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [225]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[226]_i_1 
       (.I0(\ireg_reg_n_1_[226] ),
        .I1(\ireg_reg[511]_0 [226]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [226]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[227]_i_1 
       (.I0(\ireg_reg_n_1_[227] ),
        .I1(\ireg_reg[511]_0 [227]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [227]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[228]_i_1 
       (.I0(\ireg_reg_n_1_[228] ),
        .I1(\ireg_reg[511]_0 [228]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [228]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[229]_i_1 
       (.I0(\ireg_reg_n_1_[229] ),
        .I1(\ireg_reg[511]_0 [229]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [229]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[22]_i_1 
       (.I0(\ireg_reg_n_1_[22] ),
        .I1(\ireg_reg[511]_0 [22]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[230]_i_1 
       (.I0(\ireg_reg_n_1_[230] ),
        .I1(\ireg_reg[511]_0 [230]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [230]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[231]_i_1 
       (.I0(\ireg_reg_n_1_[231] ),
        .I1(\ireg_reg[511]_0 [231]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [231]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[232]_i_1 
       (.I0(\ireg_reg_n_1_[232] ),
        .I1(\ireg_reg[511]_0 [232]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [232]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[233]_i_1 
       (.I0(\ireg_reg_n_1_[233] ),
        .I1(\ireg_reg[511]_0 [233]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [233]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[234]_i_1 
       (.I0(\ireg_reg_n_1_[234] ),
        .I1(\ireg_reg[511]_0 [234]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [234]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[235]_i_1 
       (.I0(\ireg_reg_n_1_[235] ),
        .I1(\ireg_reg[511]_0 [235]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [235]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[236]_i_1 
       (.I0(\ireg_reg_n_1_[236] ),
        .I1(\ireg_reg[511]_0 [236]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [236]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[237]_i_1 
       (.I0(\ireg_reg_n_1_[237] ),
        .I1(\ireg_reg[511]_0 [237]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [237]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[238]_i_1 
       (.I0(\ireg_reg_n_1_[238] ),
        .I1(\ireg_reg[511]_0 [238]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [238]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[239]_i_1 
       (.I0(\ireg_reg_n_1_[239] ),
        .I1(\ireg_reg[511]_0 [239]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [239]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[23]_i_1 
       (.I0(\ireg_reg_n_1_[23] ),
        .I1(\ireg_reg[511]_0 [23]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[240]_i_1 
       (.I0(\ireg_reg_n_1_[240] ),
        .I1(\ireg_reg[511]_0 [240]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [240]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[241]_i_1 
       (.I0(\ireg_reg_n_1_[241] ),
        .I1(\ireg_reg[511]_0 [241]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [241]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[242]_i_1 
       (.I0(\ireg_reg_n_1_[242] ),
        .I1(\ireg_reg[511]_0 [242]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [242]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[243]_i_1 
       (.I0(\ireg_reg_n_1_[243] ),
        .I1(\ireg_reg[511]_0 [243]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [243]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[244]_i_1 
       (.I0(\ireg_reg_n_1_[244] ),
        .I1(\ireg_reg[511]_0 [244]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [244]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[245]_i_1 
       (.I0(\ireg_reg_n_1_[245] ),
        .I1(\ireg_reg[511]_0 [245]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [245]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[246]_i_1 
       (.I0(\ireg_reg_n_1_[246] ),
        .I1(\ireg_reg[511]_0 [246]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [246]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[247]_i_1 
       (.I0(\ireg_reg_n_1_[247] ),
        .I1(\ireg_reg[511]_0 [247]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [247]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[248]_i_1 
       (.I0(\ireg_reg_n_1_[248] ),
        .I1(\ireg_reg[511]_0 [248]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [248]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[249]_i_1 
       (.I0(\ireg_reg_n_1_[249] ),
        .I1(\ireg_reg[511]_0 [249]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [249]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[24]_i_1 
       (.I0(\ireg_reg_n_1_[24] ),
        .I1(\ireg_reg[511]_0 [24]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[250]_i_1 
       (.I0(\ireg_reg_n_1_[250] ),
        .I1(\ireg_reg[511]_0 [250]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [250]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[251]_i_1 
       (.I0(\ireg_reg_n_1_[251] ),
        .I1(\ireg_reg[511]_0 [251]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [251]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[252]_i_1 
       (.I0(\ireg_reg_n_1_[252] ),
        .I1(\ireg_reg[511]_0 [252]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [252]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[253]_i_1 
       (.I0(\ireg_reg_n_1_[253] ),
        .I1(\ireg_reg[511]_0 [253]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [253]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[254]_i_1 
       (.I0(\ireg_reg_n_1_[254] ),
        .I1(\ireg_reg[511]_0 [254]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [254]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[255]_i_1 
       (.I0(\ireg_reg_n_1_[255] ),
        .I1(\ireg_reg[511]_0 [255]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [255]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[256]_i_1 
       (.I0(\ireg_reg_n_1_[256] ),
        .I1(\ireg_reg[511]_0 [256]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [256]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[257]_i_1 
       (.I0(\ireg_reg_n_1_[257] ),
        .I1(\ireg_reg[511]_0 [257]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [257]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[258]_i_1 
       (.I0(\ireg_reg_n_1_[258] ),
        .I1(\ireg_reg[511]_0 [258]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [258]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[259]_i_1 
       (.I0(\ireg_reg_n_1_[259] ),
        .I1(\ireg_reg[511]_0 [259]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [259]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[25]_i_1 
       (.I0(\ireg_reg_n_1_[25] ),
        .I1(\ireg_reg[511]_0 [25]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[260]_i_1 
       (.I0(\ireg_reg_n_1_[260] ),
        .I1(\ireg_reg[511]_0 [260]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [260]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[261]_i_1 
       (.I0(\ireg_reg_n_1_[261] ),
        .I1(\ireg_reg[511]_0 [261]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [261]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[262]_i_1 
       (.I0(\ireg_reg_n_1_[262] ),
        .I1(\ireg_reg[511]_0 [262]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [262]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[263]_i_1 
       (.I0(\ireg_reg_n_1_[263] ),
        .I1(\ireg_reg[511]_0 [263]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [263]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[264]_i_1 
       (.I0(\ireg_reg_n_1_[264] ),
        .I1(\ireg_reg[511]_0 [264]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [264]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[265]_i_1 
       (.I0(\ireg_reg_n_1_[265] ),
        .I1(\ireg_reg[511]_0 [265]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [265]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[266]_i_1 
       (.I0(\ireg_reg_n_1_[266] ),
        .I1(\ireg_reg[511]_0 [266]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [266]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[267]_i_1 
       (.I0(\ireg_reg_n_1_[267] ),
        .I1(\ireg_reg[511]_0 [267]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [267]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[268]_i_1 
       (.I0(\ireg_reg_n_1_[268] ),
        .I1(\ireg_reg[511]_0 [268]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [268]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[269]_i_1 
       (.I0(\ireg_reg_n_1_[269] ),
        .I1(\ireg_reg[511]_0 [269]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [269]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[26]_i_1 
       (.I0(\ireg_reg_n_1_[26] ),
        .I1(\ireg_reg[511]_0 [26]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[270]_i_1 
       (.I0(\ireg_reg_n_1_[270] ),
        .I1(\ireg_reg[511]_0 [270]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [270]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[271]_i_1 
       (.I0(\ireg_reg_n_1_[271] ),
        .I1(\ireg_reg[511]_0 [271]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [271]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[272]_i_1 
       (.I0(\ireg_reg_n_1_[272] ),
        .I1(\ireg_reg[511]_0 [272]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [272]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[273]_i_1 
       (.I0(\ireg_reg_n_1_[273] ),
        .I1(\ireg_reg[511]_0 [273]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [273]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[274]_i_1 
       (.I0(\ireg_reg_n_1_[274] ),
        .I1(\ireg_reg[511]_0 [274]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [274]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[275]_i_1 
       (.I0(\ireg_reg_n_1_[275] ),
        .I1(\ireg_reg[511]_0 [275]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [275]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[276]_i_1 
       (.I0(\ireg_reg_n_1_[276] ),
        .I1(\ireg_reg[511]_0 [276]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [276]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[277]_i_1 
       (.I0(\ireg_reg_n_1_[277] ),
        .I1(\ireg_reg[511]_0 [277]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [277]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[278]_i_1 
       (.I0(\ireg_reg_n_1_[278] ),
        .I1(\ireg_reg[511]_0 [278]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [278]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[279]_i_1 
       (.I0(\ireg_reg_n_1_[279] ),
        .I1(\ireg_reg[511]_0 [279]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [279]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[27]_i_1 
       (.I0(\ireg_reg_n_1_[27] ),
        .I1(\ireg_reg[511]_0 [27]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[280]_i_1 
       (.I0(\ireg_reg_n_1_[280] ),
        .I1(\ireg_reg[511]_0 [280]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [280]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[281]_i_1 
       (.I0(\ireg_reg_n_1_[281] ),
        .I1(\ireg_reg[511]_0 [281]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [281]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[282]_i_1 
       (.I0(\ireg_reg_n_1_[282] ),
        .I1(\ireg_reg[511]_0 [282]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [282]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[283]_i_1 
       (.I0(\ireg_reg_n_1_[283] ),
        .I1(\ireg_reg[511]_0 [283]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [283]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[284]_i_1 
       (.I0(\ireg_reg_n_1_[284] ),
        .I1(\ireg_reg[511]_0 [284]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [284]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[285]_i_1 
       (.I0(\ireg_reg_n_1_[285] ),
        .I1(\ireg_reg[511]_0 [285]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [285]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[286]_i_1 
       (.I0(\ireg_reg_n_1_[286] ),
        .I1(\ireg_reg[511]_0 [286]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [286]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[287]_i_1 
       (.I0(\ireg_reg_n_1_[287] ),
        .I1(\ireg_reg[511]_0 [287]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [287]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[288]_i_1 
       (.I0(\ireg_reg_n_1_[288] ),
        .I1(\ireg_reg[511]_0 [288]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [288]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[289]_i_1 
       (.I0(\ireg_reg_n_1_[289] ),
        .I1(\ireg_reg[511]_0 [289]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [289]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[28]_i_1 
       (.I0(\ireg_reg_n_1_[28] ),
        .I1(\ireg_reg[511]_0 [28]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[290]_i_1 
       (.I0(\ireg_reg_n_1_[290] ),
        .I1(\ireg_reg[511]_0 [290]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [290]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[291]_i_1 
       (.I0(\ireg_reg_n_1_[291] ),
        .I1(\ireg_reg[511]_0 [291]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [291]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[292]_i_1 
       (.I0(\ireg_reg_n_1_[292] ),
        .I1(\ireg_reg[511]_0 [292]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [292]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[293]_i_1 
       (.I0(\ireg_reg_n_1_[293] ),
        .I1(\ireg_reg[511]_0 [293]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [293]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[294]_i_1 
       (.I0(\ireg_reg_n_1_[294] ),
        .I1(\ireg_reg[511]_0 [294]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [294]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[295]_i_1 
       (.I0(\ireg_reg_n_1_[295] ),
        .I1(\ireg_reg[511]_0 [295]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [295]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[296]_i_1 
       (.I0(\ireg_reg_n_1_[296] ),
        .I1(\ireg_reg[511]_0 [296]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [296]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[297]_i_1 
       (.I0(\ireg_reg_n_1_[297] ),
        .I1(\ireg_reg[511]_0 [297]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [297]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[298]_i_1 
       (.I0(\ireg_reg_n_1_[298] ),
        .I1(\ireg_reg[511]_0 [298]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [298]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[299]_i_1 
       (.I0(\ireg_reg_n_1_[299] ),
        .I1(\ireg_reg[511]_0 [299]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [299]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[29]_i_1 
       (.I0(\ireg_reg_n_1_[29] ),
        .I1(\ireg_reg[511]_0 [29]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[2]_i_1 
       (.I0(\ireg_reg_n_1_[2] ),
        .I1(\ireg_reg[511]_0 [2]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[300]_i_1 
       (.I0(\ireg_reg_n_1_[300] ),
        .I1(\ireg_reg[511]_0 [300]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [300]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[301]_i_1 
       (.I0(\ireg_reg_n_1_[301] ),
        .I1(\ireg_reg[511]_0 [301]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [301]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[302]_i_1 
       (.I0(\ireg_reg_n_1_[302] ),
        .I1(\ireg_reg[511]_0 [302]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [302]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[303]_i_1 
       (.I0(\ireg_reg_n_1_[303] ),
        .I1(\ireg_reg[511]_0 [303]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [303]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[304]_i_1 
       (.I0(\ireg_reg_n_1_[304] ),
        .I1(\ireg_reg[511]_0 [304]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [304]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[305]_i_1 
       (.I0(\ireg_reg_n_1_[305] ),
        .I1(\ireg_reg[511]_0 [305]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [305]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[306]_i_1 
       (.I0(\ireg_reg_n_1_[306] ),
        .I1(\ireg_reg[511]_0 [306]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [306]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[307]_i_1 
       (.I0(\ireg_reg_n_1_[307] ),
        .I1(\ireg_reg[511]_0 [307]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [307]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[308]_i_1 
       (.I0(\ireg_reg_n_1_[308] ),
        .I1(\ireg_reg[511]_0 [308]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [308]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[309]_i_1 
       (.I0(\ireg_reg_n_1_[309] ),
        .I1(\ireg_reg[511]_0 [309]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [309]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[30]_i_1 
       (.I0(\ireg_reg_n_1_[30] ),
        .I1(\ireg_reg[511]_0 [30]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[310]_i_1 
       (.I0(\ireg_reg_n_1_[310] ),
        .I1(\ireg_reg[511]_0 [310]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [310]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[311]_i_1 
       (.I0(\ireg_reg_n_1_[311] ),
        .I1(\ireg_reg[511]_0 [311]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [311]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[312]_i_1 
       (.I0(\ireg_reg_n_1_[312] ),
        .I1(\ireg_reg[511]_0 [312]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [312]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[313]_i_1 
       (.I0(\ireg_reg_n_1_[313] ),
        .I1(\ireg_reg[511]_0 [313]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [313]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[314]_i_1 
       (.I0(\ireg_reg_n_1_[314] ),
        .I1(\ireg_reg[511]_0 [314]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [314]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[315]_i_1 
       (.I0(\ireg_reg_n_1_[315] ),
        .I1(\ireg_reg[511]_0 [315]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [315]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[316]_i_1 
       (.I0(\ireg_reg_n_1_[316] ),
        .I1(\ireg_reg[511]_0 [316]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [316]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[317]_i_1 
       (.I0(\ireg_reg_n_1_[317] ),
        .I1(\ireg_reg[511]_0 [317]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [317]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[318]_i_1 
       (.I0(\ireg_reg_n_1_[318] ),
        .I1(\ireg_reg[511]_0 [318]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [318]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[319]_i_1 
       (.I0(\ireg_reg_n_1_[319] ),
        .I1(\ireg_reg[511]_0 [319]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [319]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[31]_i_1 
       (.I0(\ireg_reg_n_1_[31] ),
        .I1(\ireg_reg[511]_0 [31]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[320]_i_1 
       (.I0(\ireg_reg_n_1_[320] ),
        .I1(\ireg_reg[511]_0 [320]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [320]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[321]_i_1 
       (.I0(\ireg_reg_n_1_[321] ),
        .I1(\ireg_reg[511]_0 [321]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [321]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[322]_i_1 
       (.I0(\ireg_reg_n_1_[322] ),
        .I1(\ireg_reg[511]_0 [322]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [322]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[323]_i_1 
       (.I0(\ireg_reg_n_1_[323] ),
        .I1(\ireg_reg[511]_0 [323]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [323]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[324]_i_1 
       (.I0(\ireg_reg_n_1_[324] ),
        .I1(\ireg_reg[511]_0 [324]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [324]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[325]_i_1 
       (.I0(\ireg_reg_n_1_[325] ),
        .I1(\ireg_reg[511]_0 [325]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [325]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[326]_i_1 
       (.I0(\ireg_reg_n_1_[326] ),
        .I1(\ireg_reg[511]_0 [326]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [326]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[327]_i_1 
       (.I0(\ireg_reg_n_1_[327] ),
        .I1(\ireg_reg[511]_0 [327]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [327]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[328]_i_1 
       (.I0(\ireg_reg_n_1_[328] ),
        .I1(\ireg_reg[511]_0 [328]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [328]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[329]_i_1 
       (.I0(\ireg_reg_n_1_[329] ),
        .I1(\ireg_reg[511]_0 [329]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [329]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[32]_i_1 
       (.I0(\ireg_reg_n_1_[32] ),
        .I1(\ireg_reg[511]_0 [32]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[330]_i_1 
       (.I0(\ireg_reg_n_1_[330] ),
        .I1(\ireg_reg[511]_0 [330]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [330]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[331]_i_1 
       (.I0(\ireg_reg_n_1_[331] ),
        .I1(\ireg_reg[511]_0 [331]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [331]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[332]_i_1 
       (.I0(\ireg_reg_n_1_[332] ),
        .I1(\ireg_reg[511]_0 [332]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [332]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[333]_i_1 
       (.I0(\ireg_reg_n_1_[333] ),
        .I1(\ireg_reg[511]_0 [333]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [333]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[334]_i_1 
       (.I0(\ireg_reg_n_1_[334] ),
        .I1(\ireg_reg[511]_0 [334]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [334]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[335]_i_1 
       (.I0(\ireg_reg_n_1_[335] ),
        .I1(\ireg_reg[511]_0 [335]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [335]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[336]_i_1 
       (.I0(\ireg_reg_n_1_[336] ),
        .I1(\ireg_reg[511]_0 [336]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [336]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[337]_i_1 
       (.I0(\ireg_reg_n_1_[337] ),
        .I1(\ireg_reg[511]_0 [337]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [337]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[338]_i_1 
       (.I0(\ireg_reg_n_1_[338] ),
        .I1(\ireg_reg[511]_0 [338]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [338]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[339]_i_1 
       (.I0(\ireg_reg_n_1_[339] ),
        .I1(\ireg_reg[511]_0 [339]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [339]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[33]_i_1 
       (.I0(\ireg_reg_n_1_[33] ),
        .I1(\ireg_reg[511]_0 [33]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[340]_i_1 
       (.I0(\ireg_reg_n_1_[340] ),
        .I1(\ireg_reg[511]_0 [340]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [340]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[341]_i_1 
       (.I0(\ireg_reg_n_1_[341] ),
        .I1(\ireg_reg[511]_0 [341]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [341]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[342]_i_1 
       (.I0(\ireg_reg_n_1_[342] ),
        .I1(\ireg_reg[511]_0 [342]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [342]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[343]_i_1 
       (.I0(\ireg_reg_n_1_[343] ),
        .I1(\ireg_reg[511]_0 [343]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [343]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[344]_i_1 
       (.I0(\ireg_reg_n_1_[344] ),
        .I1(\ireg_reg[511]_0 [344]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [344]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[345]_i_1 
       (.I0(\ireg_reg_n_1_[345] ),
        .I1(\ireg_reg[511]_0 [345]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [345]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[346]_i_1 
       (.I0(\ireg_reg_n_1_[346] ),
        .I1(\ireg_reg[511]_0 [346]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [346]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[347]_i_1 
       (.I0(\ireg_reg_n_1_[347] ),
        .I1(\ireg_reg[511]_0 [347]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [347]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[348]_i_1 
       (.I0(\ireg_reg_n_1_[348] ),
        .I1(\ireg_reg[511]_0 [348]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [348]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[349]_i_1 
       (.I0(\ireg_reg_n_1_[349] ),
        .I1(\ireg_reg[511]_0 [349]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [349]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[34]_i_1 
       (.I0(\ireg_reg_n_1_[34] ),
        .I1(\ireg_reg[511]_0 [34]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [34]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[350]_i_1 
       (.I0(\ireg_reg_n_1_[350] ),
        .I1(\ireg_reg[511]_0 [350]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [350]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[351]_i_1 
       (.I0(\ireg_reg_n_1_[351] ),
        .I1(\ireg_reg[511]_0 [351]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [351]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[352]_i_1 
       (.I0(\ireg_reg_n_1_[352] ),
        .I1(\ireg_reg[511]_0 [352]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [352]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[353]_i_1 
       (.I0(\ireg_reg_n_1_[353] ),
        .I1(\ireg_reg[511]_0 [353]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [353]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[354]_i_1 
       (.I0(\ireg_reg_n_1_[354] ),
        .I1(\ireg_reg[511]_0 [354]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [354]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[355]_i_1 
       (.I0(\ireg_reg_n_1_[355] ),
        .I1(\ireg_reg[511]_0 [355]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [355]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[356]_i_1 
       (.I0(\ireg_reg_n_1_[356] ),
        .I1(\ireg_reg[511]_0 [356]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [356]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[357]_i_1 
       (.I0(\ireg_reg_n_1_[357] ),
        .I1(\ireg_reg[511]_0 [357]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [357]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[358]_i_1 
       (.I0(\ireg_reg_n_1_[358] ),
        .I1(\ireg_reg[511]_0 [358]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [358]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[359]_i_1 
       (.I0(\ireg_reg_n_1_[359] ),
        .I1(\ireg_reg[511]_0 [359]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [359]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[35]_i_1 
       (.I0(\ireg_reg_n_1_[35] ),
        .I1(\ireg_reg[511]_0 [35]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[360]_i_1 
       (.I0(\ireg_reg_n_1_[360] ),
        .I1(\ireg_reg[511]_0 [360]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [360]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[361]_i_1 
       (.I0(\ireg_reg_n_1_[361] ),
        .I1(\ireg_reg[511]_0 [361]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [361]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[362]_i_1 
       (.I0(\ireg_reg_n_1_[362] ),
        .I1(\ireg_reg[511]_0 [362]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [362]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[363]_i_1 
       (.I0(\ireg_reg_n_1_[363] ),
        .I1(\ireg_reg[511]_0 [363]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [363]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[364]_i_1 
       (.I0(\ireg_reg_n_1_[364] ),
        .I1(\ireg_reg[511]_0 [364]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [364]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[365]_i_1 
       (.I0(\ireg_reg_n_1_[365] ),
        .I1(\ireg_reg[511]_0 [365]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [365]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[366]_i_1 
       (.I0(\ireg_reg_n_1_[366] ),
        .I1(\ireg_reg[511]_0 [366]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [366]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[367]_i_1 
       (.I0(\ireg_reg_n_1_[367] ),
        .I1(\ireg_reg[511]_0 [367]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [367]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[368]_i_1 
       (.I0(\ireg_reg_n_1_[368] ),
        .I1(\ireg_reg[511]_0 [368]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [368]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[369]_i_1 
       (.I0(\ireg_reg_n_1_[369] ),
        .I1(\ireg_reg[511]_0 [369]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [369]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[36]_i_1 
       (.I0(\ireg_reg_n_1_[36] ),
        .I1(\ireg_reg[511]_0 [36]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[370]_i_1 
       (.I0(\ireg_reg_n_1_[370] ),
        .I1(\ireg_reg[511]_0 [370]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [370]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[371]_i_1 
       (.I0(\ireg_reg_n_1_[371] ),
        .I1(\ireg_reg[511]_0 [371]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [371]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[372]_i_1 
       (.I0(\ireg_reg_n_1_[372] ),
        .I1(\ireg_reg[511]_0 [372]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [372]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[373]_i_1 
       (.I0(\ireg_reg_n_1_[373] ),
        .I1(\ireg_reg[511]_0 [373]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [373]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[374]_i_1 
       (.I0(\ireg_reg_n_1_[374] ),
        .I1(\ireg_reg[511]_0 [374]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [374]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[375]_i_1 
       (.I0(\ireg_reg_n_1_[375] ),
        .I1(\ireg_reg[511]_0 [375]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [375]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[376]_i_1 
       (.I0(\ireg_reg_n_1_[376] ),
        .I1(\ireg_reg[511]_0 [376]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [376]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[377]_i_1 
       (.I0(\ireg_reg_n_1_[377] ),
        .I1(\ireg_reg[511]_0 [377]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [377]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[378]_i_1 
       (.I0(\ireg_reg_n_1_[378] ),
        .I1(\ireg_reg[511]_0 [378]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [378]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[379]_i_1 
       (.I0(\ireg_reg_n_1_[379] ),
        .I1(\ireg_reg[511]_0 [379]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [379]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[37]_i_1 
       (.I0(\ireg_reg_n_1_[37] ),
        .I1(\ireg_reg[511]_0 [37]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [37]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[380]_i_1 
       (.I0(\ireg_reg_n_1_[380] ),
        .I1(\ireg_reg[511]_0 [380]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [380]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[381]_i_1 
       (.I0(\ireg_reg_n_1_[381] ),
        .I1(\ireg_reg[511]_0 [381]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [381]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[382]_i_1 
       (.I0(\ireg_reg_n_1_[382] ),
        .I1(\ireg_reg[511]_0 [382]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [382]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[383]_i_1 
       (.I0(\ireg_reg_n_1_[383] ),
        .I1(\ireg_reg[511]_0 [383]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [383]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[384]_i_1 
       (.I0(\ireg_reg_n_1_[384] ),
        .I1(\ireg_reg[511]_0 [384]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [384]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[385]_i_1 
       (.I0(\ireg_reg_n_1_[385] ),
        .I1(\ireg_reg[511]_0 [385]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [385]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[386]_i_1 
       (.I0(\ireg_reg_n_1_[386] ),
        .I1(\ireg_reg[511]_0 [386]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [386]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[387]_i_1 
       (.I0(\ireg_reg_n_1_[387] ),
        .I1(\ireg_reg[511]_0 [387]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [387]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[388]_i_1 
       (.I0(\ireg_reg_n_1_[388] ),
        .I1(\ireg_reg[511]_0 [388]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [388]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[389]_i_1 
       (.I0(\ireg_reg_n_1_[389] ),
        .I1(\ireg_reg[511]_0 [389]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [389]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[38]_i_1 
       (.I0(\ireg_reg_n_1_[38] ),
        .I1(\ireg_reg[511]_0 [38]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [38]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[390]_i_1 
       (.I0(\ireg_reg_n_1_[390] ),
        .I1(\ireg_reg[511]_0 [390]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [390]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[391]_i_1 
       (.I0(\ireg_reg_n_1_[391] ),
        .I1(\ireg_reg[511]_0 [391]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [391]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[392]_i_1 
       (.I0(\ireg_reg_n_1_[392] ),
        .I1(\ireg_reg[511]_0 [392]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [392]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[393]_i_1 
       (.I0(\ireg_reg_n_1_[393] ),
        .I1(\ireg_reg[511]_0 [393]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [393]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[394]_i_1 
       (.I0(\ireg_reg_n_1_[394] ),
        .I1(\ireg_reg[511]_0 [394]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [394]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[395]_i_1 
       (.I0(\ireg_reg_n_1_[395] ),
        .I1(\ireg_reg[511]_0 [395]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [395]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[396]_i_1 
       (.I0(\ireg_reg_n_1_[396] ),
        .I1(\ireg_reg[511]_0 [396]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [396]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[397]_i_1 
       (.I0(\ireg_reg_n_1_[397] ),
        .I1(\ireg_reg[511]_0 [397]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [397]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[398]_i_1 
       (.I0(\ireg_reg_n_1_[398] ),
        .I1(\ireg_reg[511]_0 [398]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [398]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[399]_i_1 
       (.I0(\ireg_reg_n_1_[399] ),
        .I1(\ireg_reg[511]_0 [399]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [399]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[39]_i_1 
       (.I0(\ireg_reg_n_1_[39] ),
        .I1(\ireg_reg[511]_0 [39]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [39]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[3]_i_1 
       (.I0(\ireg_reg_n_1_[3] ),
        .I1(\ireg_reg[511]_0 [3]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[400]_i_1 
       (.I0(\ireg_reg_n_1_[400] ),
        .I1(\ireg_reg[511]_0 [400]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [400]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[401]_i_1 
       (.I0(\ireg_reg_n_1_[401] ),
        .I1(\ireg_reg[511]_0 [401]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [401]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[402]_i_1 
       (.I0(\ireg_reg_n_1_[402] ),
        .I1(\ireg_reg[511]_0 [402]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [402]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[403]_i_1 
       (.I0(\ireg_reg_n_1_[403] ),
        .I1(\ireg_reg[511]_0 [403]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [403]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[404]_i_1 
       (.I0(\ireg_reg_n_1_[404] ),
        .I1(\ireg_reg[511]_0 [404]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [404]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[405]_i_1 
       (.I0(\ireg_reg_n_1_[405] ),
        .I1(\ireg_reg[511]_0 [405]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [405]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[406]_i_1 
       (.I0(\ireg_reg_n_1_[406] ),
        .I1(\ireg_reg[511]_0 [406]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [406]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[407]_i_1 
       (.I0(\ireg_reg_n_1_[407] ),
        .I1(\ireg_reg[511]_0 [407]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [407]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[408]_i_1 
       (.I0(\ireg_reg_n_1_[408] ),
        .I1(\ireg_reg[511]_0 [408]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [408]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[409]_i_1 
       (.I0(\ireg_reg_n_1_[409] ),
        .I1(\ireg_reg[511]_0 [409]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [409]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[40]_i_1 
       (.I0(\ireg_reg_n_1_[40] ),
        .I1(\ireg_reg[511]_0 [40]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[410]_i_1 
       (.I0(\ireg_reg_n_1_[410] ),
        .I1(\ireg_reg[511]_0 [410]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [410]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[411]_i_1 
       (.I0(\ireg_reg_n_1_[411] ),
        .I1(\ireg_reg[511]_0 [411]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [411]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[412]_i_1 
       (.I0(\ireg_reg_n_1_[412] ),
        .I1(\ireg_reg[511]_0 [412]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [412]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[413]_i_1 
       (.I0(\ireg_reg_n_1_[413] ),
        .I1(\ireg_reg[511]_0 [413]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [413]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[414]_i_1 
       (.I0(\ireg_reg_n_1_[414] ),
        .I1(\ireg_reg[511]_0 [414]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [414]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[415]_i_1 
       (.I0(\ireg_reg_n_1_[415] ),
        .I1(\ireg_reg[511]_0 [415]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [415]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[416]_i_1 
       (.I0(\ireg_reg_n_1_[416] ),
        .I1(\ireg_reg[511]_0 [416]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [416]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[417]_i_1 
       (.I0(\ireg_reg_n_1_[417] ),
        .I1(\ireg_reg[511]_0 [417]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [417]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[418]_i_1 
       (.I0(\ireg_reg_n_1_[418] ),
        .I1(\ireg_reg[511]_0 [418]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [418]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[419]_i_1 
       (.I0(\ireg_reg_n_1_[419] ),
        .I1(\ireg_reg[511]_0 [419]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [419]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[41]_i_1 
       (.I0(\ireg_reg_n_1_[41] ),
        .I1(\ireg_reg[511]_0 [41]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[420]_i_1 
       (.I0(\ireg_reg_n_1_[420] ),
        .I1(\ireg_reg[511]_0 [420]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [420]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[421]_i_1 
       (.I0(\ireg_reg_n_1_[421] ),
        .I1(\ireg_reg[511]_0 [421]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [421]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[422]_i_1 
       (.I0(\ireg_reg_n_1_[422] ),
        .I1(\ireg_reg[511]_0 [422]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [422]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[423]_i_1 
       (.I0(\ireg_reg_n_1_[423] ),
        .I1(\ireg_reg[511]_0 [423]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [423]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[424]_i_1 
       (.I0(\ireg_reg_n_1_[424] ),
        .I1(\ireg_reg[511]_0 [424]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [424]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[425]_i_1 
       (.I0(\ireg_reg_n_1_[425] ),
        .I1(\ireg_reg[511]_0 [425]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [425]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[426]_i_1 
       (.I0(\ireg_reg_n_1_[426] ),
        .I1(\ireg_reg[511]_0 [426]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [426]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[427]_i_1 
       (.I0(\ireg_reg_n_1_[427] ),
        .I1(\ireg_reg[511]_0 [427]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [427]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[428]_i_1 
       (.I0(\ireg_reg_n_1_[428] ),
        .I1(\ireg_reg[511]_0 [428]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [428]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[429]_i_1 
       (.I0(\ireg_reg_n_1_[429] ),
        .I1(\ireg_reg[511]_0 [429]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [429]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[42]_i_1 
       (.I0(\ireg_reg_n_1_[42] ),
        .I1(\ireg_reg[511]_0 [42]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[430]_i_1 
       (.I0(\ireg_reg_n_1_[430] ),
        .I1(\ireg_reg[511]_0 [430]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [430]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[431]_i_1 
       (.I0(\ireg_reg_n_1_[431] ),
        .I1(\ireg_reg[511]_0 [431]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [431]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[432]_i_1 
       (.I0(\ireg_reg_n_1_[432] ),
        .I1(\ireg_reg[511]_0 [432]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [432]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[433]_i_1 
       (.I0(\ireg_reg_n_1_[433] ),
        .I1(\ireg_reg[511]_0 [433]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [433]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[434]_i_1 
       (.I0(\ireg_reg_n_1_[434] ),
        .I1(\ireg_reg[511]_0 [434]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [434]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[435]_i_1 
       (.I0(\ireg_reg_n_1_[435] ),
        .I1(\ireg_reg[511]_0 [435]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [435]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[436]_i_1 
       (.I0(\ireg_reg_n_1_[436] ),
        .I1(\ireg_reg[511]_0 [436]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [436]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[437]_i_1 
       (.I0(\ireg_reg_n_1_[437] ),
        .I1(\ireg_reg[511]_0 [437]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [437]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[438]_i_1 
       (.I0(\ireg_reg_n_1_[438] ),
        .I1(\ireg_reg[511]_0 [438]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [438]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[439]_i_1 
       (.I0(\ireg_reg_n_1_[439] ),
        .I1(\ireg_reg[511]_0 [439]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [439]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[43]_i_1 
       (.I0(\ireg_reg_n_1_[43] ),
        .I1(\ireg_reg[511]_0 [43]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[440]_i_1 
       (.I0(\ireg_reg_n_1_[440] ),
        .I1(\ireg_reg[511]_0 [440]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [440]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[441]_i_1 
       (.I0(\ireg_reg_n_1_[441] ),
        .I1(\ireg_reg[511]_0 [441]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [441]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[442]_i_1 
       (.I0(\ireg_reg_n_1_[442] ),
        .I1(\ireg_reg[511]_0 [442]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [442]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[443]_i_1 
       (.I0(\ireg_reg_n_1_[443] ),
        .I1(\ireg_reg[511]_0 [443]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [443]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[444]_i_1 
       (.I0(\ireg_reg_n_1_[444] ),
        .I1(\ireg_reg[511]_0 [444]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [444]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[445]_i_1 
       (.I0(\ireg_reg_n_1_[445] ),
        .I1(\ireg_reg[511]_0 [445]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [445]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[446]_i_1 
       (.I0(\ireg_reg_n_1_[446] ),
        .I1(\ireg_reg[511]_0 [446]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [446]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[447]_i_1 
       (.I0(\ireg_reg_n_1_[447] ),
        .I1(\ireg_reg[511]_0 [447]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [447]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[448]_i_1 
       (.I0(\ireg_reg_n_1_[448] ),
        .I1(\ireg_reg[511]_0 [448]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [448]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[449]_i_1 
       (.I0(\ireg_reg_n_1_[449] ),
        .I1(\ireg_reg[511]_0 [449]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [449]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[44]_i_1 
       (.I0(\ireg_reg_n_1_[44] ),
        .I1(\ireg_reg[511]_0 [44]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[450]_i_1 
       (.I0(\ireg_reg_n_1_[450] ),
        .I1(\ireg_reg[511]_0 [450]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [450]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[451]_i_1 
       (.I0(\ireg_reg_n_1_[451] ),
        .I1(\ireg_reg[511]_0 [451]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [451]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[452]_i_1 
       (.I0(\ireg_reg_n_1_[452] ),
        .I1(\ireg_reg[511]_0 [452]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [452]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[453]_i_1 
       (.I0(\ireg_reg_n_1_[453] ),
        .I1(\ireg_reg[511]_0 [453]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [453]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[454]_i_1 
       (.I0(\ireg_reg_n_1_[454] ),
        .I1(\ireg_reg[511]_0 [454]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [454]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[455]_i_1 
       (.I0(\ireg_reg_n_1_[455] ),
        .I1(\ireg_reg[511]_0 [455]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [455]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[456]_i_1 
       (.I0(\ireg_reg_n_1_[456] ),
        .I1(\ireg_reg[511]_0 [456]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [456]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[457]_i_1 
       (.I0(\ireg_reg_n_1_[457] ),
        .I1(\ireg_reg[511]_0 [457]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [457]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[458]_i_1 
       (.I0(\ireg_reg_n_1_[458] ),
        .I1(\ireg_reg[511]_0 [458]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [458]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[459]_i_1 
       (.I0(\ireg_reg_n_1_[459] ),
        .I1(\ireg_reg[511]_0 [459]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [459]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[45]_i_1 
       (.I0(\ireg_reg_n_1_[45] ),
        .I1(\ireg_reg[511]_0 [45]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[460]_i_1 
       (.I0(\ireg_reg_n_1_[460] ),
        .I1(\ireg_reg[511]_0 [460]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [460]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[461]_i_1 
       (.I0(\ireg_reg_n_1_[461] ),
        .I1(\ireg_reg[511]_0 [461]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [461]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[462]_i_1 
       (.I0(\ireg_reg_n_1_[462] ),
        .I1(\ireg_reg[511]_0 [462]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [462]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[463]_i_1 
       (.I0(\ireg_reg_n_1_[463] ),
        .I1(\ireg_reg[511]_0 [463]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [463]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[464]_i_1 
       (.I0(\ireg_reg_n_1_[464] ),
        .I1(\ireg_reg[511]_0 [464]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [464]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[465]_i_1 
       (.I0(\ireg_reg_n_1_[465] ),
        .I1(\ireg_reg[511]_0 [465]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [465]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[466]_i_1 
       (.I0(\ireg_reg_n_1_[466] ),
        .I1(\ireg_reg[511]_0 [466]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [466]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[467]_i_1 
       (.I0(\ireg_reg_n_1_[467] ),
        .I1(\ireg_reg[511]_0 [467]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [467]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[468]_i_1 
       (.I0(\ireg_reg_n_1_[468] ),
        .I1(\ireg_reg[511]_0 [468]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [468]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[469]_i_1 
       (.I0(\ireg_reg_n_1_[469] ),
        .I1(\ireg_reg[511]_0 [469]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [469]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[46]_i_1 
       (.I0(\ireg_reg_n_1_[46] ),
        .I1(\ireg_reg[511]_0 [46]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[470]_i_1 
       (.I0(\ireg_reg_n_1_[470] ),
        .I1(\ireg_reg[511]_0 [470]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [470]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[471]_i_1 
       (.I0(\ireg_reg_n_1_[471] ),
        .I1(\ireg_reg[511]_0 [471]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [471]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[472]_i_1 
       (.I0(\ireg_reg_n_1_[472] ),
        .I1(\ireg_reg[511]_0 [472]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [472]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[473]_i_1 
       (.I0(\ireg_reg_n_1_[473] ),
        .I1(\ireg_reg[511]_0 [473]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [473]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[474]_i_1 
       (.I0(\ireg_reg_n_1_[474] ),
        .I1(\ireg_reg[511]_0 [474]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [474]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[475]_i_1 
       (.I0(\ireg_reg_n_1_[475] ),
        .I1(\ireg_reg[511]_0 [475]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [475]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[476]_i_1 
       (.I0(\ireg_reg_n_1_[476] ),
        .I1(\ireg_reg[511]_0 [476]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [476]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[477]_i_1 
       (.I0(\ireg_reg_n_1_[477] ),
        .I1(\ireg_reg[511]_0 [477]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [477]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[478]_i_1 
       (.I0(\ireg_reg_n_1_[478] ),
        .I1(\ireg_reg[511]_0 [478]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [478]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[479]_i_1 
       (.I0(\ireg_reg_n_1_[479] ),
        .I1(\ireg_reg[511]_0 [479]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [479]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[47]_i_1 
       (.I0(\ireg_reg_n_1_[47] ),
        .I1(\ireg_reg[511]_0 [47]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [47]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[480]_i_1 
       (.I0(\ireg_reg_n_1_[480] ),
        .I1(\ireg_reg[511]_0 [480]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [480]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[481]_i_1 
       (.I0(\ireg_reg_n_1_[481] ),
        .I1(\ireg_reg[511]_0 [481]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [481]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[482]_i_1 
       (.I0(\ireg_reg_n_1_[482] ),
        .I1(\ireg_reg[511]_0 [482]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [482]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[483]_i_1 
       (.I0(\ireg_reg_n_1_[483] ),
        .I1(\ireg_reg[511]_0 [483]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [483]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[484]_i_1 
       (.I0(\ireg_reg_n_1_[484] ),
        .I1(\ireg_reg[511]_0 [484]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [484]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[485]_i_1 
       (.I0(\ireg_reg_n_1_[485] ),
        .I1(\ireg_reg[511]_0 [485]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [485]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[486]_i_1 
       (.I0(\ireg_reg_n_1_[486] ),
        .I1(\ireg_reg[511]_0 [486]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [486]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[487]_i_1 
       (.I0(\ireg_reg_n_1_[487] ),
        .I1(\ireg_reg[511]_0 [487]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [487]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[488]_i_1 
       (.I0(\ireg_reg_n_1_[488] ),
        .I1(\ireg_reg[511]_0 [488]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [488]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[489]_i_1 
       (.I0(\ireg_reg_n_1_[489] ),
        .I1(\ireg_reg[511]_0 [489]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [489]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[48]_i_1 
       (.I0(\ireg_reg_n_1_[48] ),
        .I1(\ireg_reg[511]_0 [48]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [48]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[490]_i_1 
       (.I0(\ireg_reg_n_1_[490] ),
        .I1(\ireg_reg[511]_0 [490]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [490]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[491]_i_1 
       (.I0(\ireg_reg_n_1_[491] ),
        .I1(\ireg_reg[511]_0 [491]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [491]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[492]_i_1 
       (.I0(\ireg_reg_n_1_[492] ),
        .I1(\ireg_reg[511]_0 [492]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [492]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[493]_i_1 
       (.I0(\ireg_reg_n_1_[493] ),
        .I1(\ireg_reg[511]_0 [493]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [493]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[494]_i_1 
       (.I0(\ireg_reg_n_1_[494] ),
        .I1(\ireg_reg[511]_0 [494]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [494]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[495]_i_1 
       (.I0(\ireg_reg_n_1_[495] ),
        .I1(\ireg_reg[511]_0 [495]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [495]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[496]_i_1 
       (.I0(\ireg_reg_n_1_[496] ),
        .I1(\ireg_reg[511]_0 [496]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [496]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[497]_i_1 
       (.I0(\ireg_reg_n_1_[497] ),
        .I1(\ireg_reg[511]_0 [497]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [497]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[498]_i_1 
       (.I0(\ireg_reg_n_1_[498] ),
        .I1(\ireg_reg[511]_0 [498]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [498]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[499]_i_1 
       (.I0(\ireg_reg_n_1_[499] ),
        .I1(\ireg_reg[511]_0 [499]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [499]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[49]_i_1 
       (.I0(\ireg_reg_n_1_[49] ),
        .I1(\ireg_reg[511]_0 [49]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [49]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[4]_i_1 
       (.I0(\ireg_reg_n_1_[4] ),
        .I1(\ireg_reg[511]_0 [4]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[500]_i_1 
       (.I0(\ireg_reg_n_1_[500] ),
        .I1(\ireg_reg[511]_0 [500]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [500]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[501]_i_1 
       (.I0(\ireg_reg_n_1_[501] ),
        .I1(\ireg_reg[511]_0 [501]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [501]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[502]_i_1 
       (.I0(\ireg_reg_n_1_[502] ),
        .I1(\ireg_reg[511]_0 [502]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [502]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[503]_i_1 
       (.I0(\ireg_reg_n_1_[503] ),
        .I1(\ireg_reg[511]_0 [503]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [503]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[504]_i_1 
       (.I0(\ireg_reg_n_1_[504] ),
        .I1(\ireg_reg[511]_0 [504]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [504]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[505]_i_1 
       (.I0(\ireg_reg_n_1_[505] ),
        .I1(\ireg_reg[511]_0 [505]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [505]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[506]_i_1 
       (.I0(\ireg_reg_n_1_[506] ),
        .I1(\ireg_reg[511]_0 [506]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [506]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[507]_i_1 
       (.I0(\ireg_reg_n_1_[507] ),
        .I1(\ireg_reg[511]_0 [507]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [507]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[508]_i_1 
       (.I0(\ireg_reg_n_1_[508] ),
        .I1(\ireg_reg[511]_0 [508]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [508]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[509]_i_1 
       (.I0(\ireg_reg_n_1_[509] ),
        .I1(\ireg_reg[511]_0 [509]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [509]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[50]_i_1 
       (.I0(\ireg_reg_n_1_[50] ),
        .I1(\ireg_reg[511]_0 [50]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [50]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[510]_i_1 
       (.I0(\ireg_reg_n_1_[510] ),
        .I1(\ireg_reg[511]_0 [510]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [510]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[511]_i_3 
       (.I0(\ireg_reg_n_1_[511] ),
        .I1(\ireg_reg[511]_0 [511]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [511]));
  LUT2 #(
    .INIT(4'hB)) 
    \odata[511]_i_4 
       (.I0(\ireg_reg[512]_2 ),
        .I1(ap_rst_n),
        .O(\odata[511]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \odata[512]_i_1 
       (.I0(\ireg_reg[512]_2 ),
        .I1(\ireg_reg[512]_0 ),
        .I2(Q),
        .I3(\ireg_reg[512]_3 ),
        .O(\ireg_reg[512]_1 [512]));
  LUT2 #(
    .INIT(4'hB)) 
    \odata[512]_i_2__0 
       (.I0(\ireg_reg[512]_2 ),
        .I1(ap_rst_n),
        .O(\ireg_reg[512]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[51]_i_1 
       (.I0(\ireg_reg_n_1_[51] ),
        .I1(\ireg_reg[511]_0 [51]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [51]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[52]_i_1 
       (.I0(\ireg_reg_n_1_[52] ),
        .I1(\ireg_reg[511]_0 [52]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [52]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[53]_i_1 
       (.I0(\ireg_reg_n_1_[53] ),
        .I1(\ireg_reg[511]_0 [53]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [53]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[54]_i_1 
       (.I0(\ireg_reg_n_1_[54] ),
        .I1(\ireg_reg[511]_0 [54]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [54]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[55]_i_1 
       (.I0(\ireg_reg_n_1_[55] ),
        .I1(\ireg_reg[511]_0 [55]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [55]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[56]_i_1 
       (.I0(\ireg_reg_n_1_[56] ),
        .I1(\ireg_reg[511]_0 [56]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [56]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[57]_i_1 
       (.I0(\ireg_reg_n_1_[57] ),
        .I1(\ireg_reg[511]_0 [57]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [57]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[58]_i_1 
       (.I0(\ireg_reg_n_1_[58] ),
        .I1(\ireg_reg[511]_0 [58]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [58]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[59]_i_1 
       (.I0(\ireg_reg_n_1_[59] ),
        .I1(\ireg_reg[511]_0 [59]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [59]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[5]_i_1 
       (.I0(\ireg_reg_n_1_[5] ),
        .I1(\ireg_reg[511]_0 [5]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[60]_i_1 
       (.I0(\ireg_reg_n_1_[60] ),
        .I1(\ireg_reg[511]_0 [60]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [60]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[61]_i_1 
       (.I0(\ireg_reg_n_1_[61] ),
        .I1(\ireg_reg[511]_0 [61]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [61]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[62]_i_1 
       (.I0(\ireg_reg_n_1_[62] ),
        .I1(\ireg_reg[511]_0 [62]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [62]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[63]_i_1 
       (.I0(\ireg_reg_n_1_[63] ),
        .I1(\ireg_reg[511]_0 [63]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [63]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[64]_i_1 
       (.I0(\ireg_reg_n_1_[64] ),
        .I1(\ireg_reg[511]_0 [64]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [64]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[65]_i_1 
       (.I0(\ireg_reg_n_1_[65] ),
        .I1(\ireg_reg[511]_0 [65]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [65]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[66]_i_1 
       (.I0(\ireg_reg_n_1_[66] ),
        .I1(\ireg_reg[511]_0 [66]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [66]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[67]_i_1 
       (.I0(\ireg_reg_n_1_[67] ),
        .I1(\ireg_reg[511]_0 [67]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [67]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[68]_i_1 
       (.I0(\ireg_reg_n_1_[68] ),
        .I1(\ireg_reg[511]_0 [68]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [68]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[69]_i_1 
       (.I0(\ireg_reg_n_1_[69] ),
        .I1(\ireg_reg[511]_0 [69]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [69]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[6]_i_1 
       (.I0(\ireg_reg_n_1_[6] ),
        .I1(\ireg_reg[511]_0 [6]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[70]_i_1 
       (.I0(\ireg_reg_n_1_[70] ),
        .I1(\ireg_reg[511]_0 [70]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [70]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[71]_i_1 
       (.I0(\ireg_reg_n_1_[71] ),
        .I1(\ireg_reg[511]_0 [71]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [71]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[72]_i_1 
       (.I0(\ireg_reg_n_1_[72] ),
        .I1(\ireg_reg[511]_0 [72]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [72]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[73]_i_1 
       (.I0(\ireg_reg_n_1_[73] ),
        .I1(\ireg_reg[511]_0 [73]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [73]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[74]_i_1 
       (.I0(\ireg_reg_n_1_[74] ),
        .I1(\ireg_reg[511]_0 [74]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [74]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[75]_i_1 
       (.I0(\ireg_reg_n_1_[75] ),
        .I1(\ireg_reg[511]_0 [75]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [75]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[76]_i_1 
       (.I0(\ireg_reg_n_1_[76] ),
        .I1(\ireg_reg[511]_0 [76]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [76]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[77]_i_1 
       (.I0(\ireg_reg_n_1_[77] ),
        .I1(\ireg_reg[511]_0 [77]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [77]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[78]_i_1 
       (.I0(\ireg_reg_n_1_[78] ),
        .I1(\ireg_reg[511]_0 [78]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [78]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[79]_i_1 
       (.I0(\ireg_reg_n_1_[79] ),
        .I1(\ireg_reg[511]_0 [79]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [79]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[7]_i_1 
       (.I0(\ireg_reg_n_1_[7] ),
        .I1(\ireg_reg[511]_0 [7]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[80]_i_1 
       (.I0(\ireg_reg_n_1_[80] ),
        .I1(\ireg_reg[511]_0 [80]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [80]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[81]_i_1 
       (.I0(\ireg_reg_n_1_[81] ),
        .I1(\ireg_reg[511]_0 [81]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [81]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[82]_i_1 
       (.I0(\ireg_reg_n_1_[82] ),
        .I1(\ireg_reg[511]_0 [82]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [82]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[83]_i_1 
       (.I0(\ireg_reg_n_1_[83] ),
        .I1(\ireg_reg[511]_0 [83]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [83]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[84]_i_1 
       (.I0(\ireg_reg_n_1_[84] ),
        .I1(\ireg_reg[511]_0 [84]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [84]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[85]_i_1 
       (.I0(\ireg_reg_n_1_[85] ),
        .I1(\ireg_reg[511]_0 [85]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [85]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[86]_i_1 
       (.I0(\ireg_reg_n_1_[86] ),
        .I1(\ireg_reg[511]_0 [86]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [86]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[87]_i_1 
       (.I0(\ireg_reg_n_1_[87] ),
        .I1(\ireg_reg[511]_0 [87]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [87]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[88]_i_1 
       (.I0(\ireg_reg_n_1_[88] ),
        .I1(\ireg_reg[511]_0 [88]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [88]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[89]_i_1 
       (.I0(\ireg_reg_n_1_[89] ),
        .I1(\ireg_reg[511]_0 [89]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [89]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[8]_i_1 
       (.I0(\ireg_reg_n_1_[8] ),
        .I1(\ireg_reg[511]_0 [8]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[90]_i_1 
       (.I0(\ireg_reg_n_1_[90] ),
        .I1(\ireg_reg[511]_0 [90]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [90]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[91]_i_1 
       (.I0(\ireg_reg_n_1_[91] ),
        .I1(\ireg_reg[511]_0 [91]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [91]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[92]_i_1 
       (.I0(\ireg_reg_n_1_[92] ),
        .I1(\ireg_reg[511]_0 [92]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [92]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[93]_i_1 
       (.I0(\ireg_reg_n_1_[93] ),
        .I1(\ireg_reg[511]_0 [93]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [93]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[94]_i_1 
       (.I0(\ireg_reg_n_1_[94] ),
        .I1(\ireg_reg[511]_0 [94]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [94]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[95]_i_1 
       (.I0(\ireg_reg_n_1_[95] ),
        .I1(\ireg_reg[511]_0 [95]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [95]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[96]_i_1 
       (.I0(\ireg_reg_n_1_[96] ),
        .I1(\ireg_reg[511]_0 [96]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [96]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[97]_i_1 
       (.I0(\ireg_reg_n_1_[97] ),
        .I1(\ireg_reg[511]_0 [97]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [97]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[98]_i_1 
       (.I0(\ireg_reg_n_1_[98] ),
        .I1(\ireg_reg[511]_0 [98]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [98]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[99]_i_1 
       (.I0(\ireg_reg_n_1_[99] ),
        .I1(\ireg_reg[511]_0 [99]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [99]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[9]_i_1 
       (.I0(\ireg_reg_n_1_[9] ),
        .I1(\ireg_reg[511]_0 [9]),
        .I2(\odata[511]_i_4_n_1 ),
        .O(\ireg_reg[512]_1 [9]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1
   (in0_V_V_TREADY,
    Q,
    \ireg_reg[512]_0 ,
    ap_rst_n,
    D,
    SR,
    E,
    ap_clk);
  output in0_V_V_TREADY;
  output [0:0]Q;
  output [512:0]\ireg_reg[512]_0 ;
  input ap_rst_n;
  input [512:0]D;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [512:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire in0_V_V_TREADY;
  wire [512:0]\ireg_reg[512]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire \ireg_reg_n_1_[100] ;
  wire \ireg_reg_n_1_[101] ;
  wire \ireg_reg_n_1_[102] ;
  wire \ireg_reg_n_1_[103] ;
  wire \ireg_reg_n_1_[104] ;
  wire \ireg_reg_n_1_[105] ;
  wire \ireg_reg_n_1_[106] ;
  wire \ireg_reg_n_1_[107] ;
  wire \ireg_reg_n_1_[108] ;
  wire \ireg_reg_n_1_[109] ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[110] ;
  wire \ireg_reg_n_1_[111] ;
  wire \ireg_reg_n_1_[112] ;
  wire \ireg_reg_n_1_[113] ;
  wire \ireg_reg_n_1_[114] ;
  wire \ireg_reg_n_1_[115] ;
  wire \ireg_reg_n_1_[116] ;
  wire \ireg_reg_n_1_[117] ;
  wire \ireg_reg_n_1_[118] ;
  wire \ireg_reg_n_1_[119] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[120] ;
  wire \ireg_reg_n_1_[121] ;
  wire \ireg_reg_n_1_[122] ;
  wire \ireg_reg_n_1_[123] ;
  wire \ireg_reg_n_1_[124] ;
  wire \ireg_reg_n_1_[125] ;
  wire \ireg_reg_n_1_[126] ;
  wire \ireg_reg_n_1_[127] ;
  wire \ireg_reg_n_1_[128] ;
  wire \ireg_reg_n_1_[129] ;
  wire \ireg_reg_n_1_[12] ;
  wire \ireg_reg_n_1_[130] ;
  wire \ireg_reg_n_1_[131] ;
  wire \ireg_reg_n_1_[132] ;
  wire \ireg_reg_n_1_[133] ;
  wire \ireg_reg_n_1_[134] ;
  wire \ireg_reg_n_1_[135] ;
  wire \ireg_reg_n_1_[136] ;
  wire \ireg_reg_n_1_[137] ;
  wire \ireg_reg_n_1_[138] ;
  wire \ireg_reg_n_1_[139] ;
  wire \ireg_reg_n_1_[13] ;
  wire \ireg_reg_n_1_[140] ;
  wire \ireg_reg_n_1_[141] ;
  wire \ireg_reg_n_1_[142] ;
  wire \ireg_reg_n_1_[143] ;
  wire \ireg_reg_n_1_[144] ;
  wire \ireg_reg_n_1_[145] ;
  wire \ireg_reg_n_1_[146] ;
  wire \ireg_reg_n_1_[147] ;
  wire \ireg_reg_n_1_[148] ;
  wire \ireg_reg_n_1_[149] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[150] ;
  wire \ireg_reg_n_1_[151] ;
  wire \ireg_reg_n_1_[152] ;
  wire \ireg_reg_n_1_[153] ;
  wire \ireg_reg_n_1_[154] ;
  wire \ireg_reg_n_1_[155] ;
  wire \ireg_reg_n_1_[156] ;
  wire \ireg_reg_n_1_[157] ;
  wire \ireg_reg_n_1_[158] ;
  wire \ireg_reg_n_1_[159] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[160] ;
  wire \ireg_reg_n_1_[161] ;
  wire \ireg_reg_n_1_[162] ;
  wire \ireg_reg_n_1_[163] ;
  wire \ireg_reg_n_1_[164] ;
  wire \ireg_reg_n_1_[165] ;
  wire \ireg_reg_n_1_[166] ;
  wire \ireg_reg_n_1_[167] ;
  wire \ireg_reg_n_1_[168] ;
  wire \ireg_reg_n_1_[169] ;
  wire \ireg_reg_n_1_[16] ;
  wire \ireg_reg_n_1_[170] ;
  wire \ireg_reg_n_1_[171] ;
  wire \ireg_reg_n_1_[172] ;
  wire \ireg_reg_n_1_[173] ;
  wire \ireg_reg_n_1_[174] ;
  wire \ireg_reg_n_1_[175] ;
  wire \ireg_reg_n_1_[176] ;
  wire \ireg_reg_n_1_[177] ;
  wire \ireg_reg_n_1_[178] ;
  wire \ireg_reg_n_1_[179] ;
  wire \ireg_reg_n_1_[17] ;
  wire \ireg_reg_n_1_[180] ;
  wire \ireg_reg_n_1_[181] ;
  wire \ireg_reg_n_1_[182] ;
  wire \ireg_reg_n_1_[183] ;
  wire \ireg_reg_n_1_[184] ;
  wire \ireg_reg_n_1_[185] ;
  wire \ireg_reg_n_1_[186] ;
  wire \ireg_reg_n_1_[187] ;
  wire \ireg_reg_n_1_[188] ;
  wire \ireg_reg_n_1_[189] ;
  wire \ireg_reg_n_1_[18] ;
  wire \ireg_reg_n_1_[190] ;
  wire \ireg_reg_n_1_[191] ;
  wire \ireg_reg_n_1_[192] ;
  wire \ireg_reg_n_1_[193] ;
  wire \ireg_reg_n_1_[194] ;
  wire \ireg_reg_n_1_[195] ;
  wire \ireg_reg_n_1_[196] ;
  wire \ireg_reg_n_1_[197] ;
  wire \ireg_reg_n_1_[198] ;
  wire \ireg_reg_n_1_[199] ;
  wire \ireg_reg_n_1_[19] ;
  wire \ireg_reg_n_1_[1] ;
  wire \ireg_reg_n_1_[200] ;
  wire \ireg_reg_n_1_[201] ;
  wire \ireg_reg_n_1_[202] ;
  wire \ireg_reg_n_1_[203] ;
  wire \ireg_reg_n_1_[204] ;
  wire \ireg_reg_n_1_[205] ;
  wire \ireg_reg_n_1_[206] ;
  wire \ireg_reg_n_1_[207] ;
  wire \ireg_reg_n_1_[208] ;
  wire \ireg_reg_n_1_[209] ;
  wire \ireg_reg_n_1_[20] ;
  wire \ireg_reg_n_1_[210] ;
  wire \ireg_reg_n_1_[211] ;
  wire \ireg_reg_n_1_[212] ;
  wire \ireg_reg_n_1_[213] ;
  wire \ireg_reg_n_1_[214] ;
  wire \ireg_reg_n_1_[215] ;
  wire \ireg_reg_n_1_[216] ;
  wire \ireg_reg_n_1_[217] ;
  wire \ireg_reg_n_1_[218] ;
  wire \ireg_reg_n_1_[219] ;
  wire \ireg_reg_n_1_[21] ;
  wire \ireg_reg_n_1_[220] ;
  wire \ireg_reg_n_1_[221] ;
  wire \ireg_reg_n_1_[222] ;
  wire \ireg_reg_n_1_[223] ;
  wire \ireg_reg_n_1_[224] ;
  wire \ireg_reg_n_1_[225] ;
  wire \ireg_reg_n_1_[226] ;
  wire \ireg_reg_n_1_[227] ;
  wire \ireg_reg_n_1_[228] ;
  wire \ireg_reg_n_1_[229] ;
  wire \ireg_reg_n_1_[22] ;
  wire \ireg_reg_n_1_[230] ;
  wire \ireg_reg_n_1_[231] ;
  wire \ireg_reg_n_1_[232] ;
  wire \ireg_reg_n_1_[233] ;
  wire \ireg_reg_n_1_[234] ;
  wire \ireg_reg_n_1_[235] ;
  wire \ireg_reg_n_1_[236] ;
  wire \ireg_reg_n_1_[237] ;
  wire \ireg_reg_n_1_[238] ;
  wire \ireg_reg_n_1_[239] ;
  wire \ireg_reg_n_1_[23] ;
  wire \ireg_reg_n_1_[240] ;
  wire \ireg_reg_n_1_[241] ;
  wire \ireg_reg_n_1_[242] ;
  wire \ireg_reg_n_1_[243] ;
  wire \ireg_reg_n_1_[244] ;
  wire \ireg_reg_n_1_[245] ;
  wire \ireg_reg_n_1_[246] ;
  wire \ireg_reg_n_1_[247] ;
  wire \ireg_reg_n_1_[248] ;
  wire \ireg_reg_n_1_[249] ;
  wire \ireg_reg_n_1_[24] ;
  wire \ireg_reg_n_1_[250] ;
  wire \ireg_reg_n_1_[251] ;
  wire \ireg_reg_n_1_[252] ;
  wire \ireg_reg_n_1_[253] ;
  wire \ireg_reg_n_1_[254] ;
  wire \ireg_reg_n_1_[255] ;
  wire \ireg_reg_n_1_[256] ;
  wire \ireg_reg_n_1_[257] ;
  wire \ireg_reg_n_1_[258] ;
  wire \ireg_reg_n_1_[259] ;
  wire \ireg_reg_n_1_[25] ;
  wire \ireg_reg_n_1_[260] ;
  wire \ireg_reg_n_1_[261] ;
  wire \ireg_reg_n_1_[262] ;
  wire \ireg_reg_n_1_[263] ;
  wire \ireg_reg_n_1_[264] ;
  wire \ireg_reg_n_1_[265] ;
  wire \ireg_reg_n_1_[266] ;
  wire \ireg_reg_n_1_[267] ;
  wire \ireg_reg_n_1_[268] ;
  wire \ireg_reg_n_1_[269] ;
  wire \ireg_reg_n_1_[26] ;
  wire \ireg_reg_n_1_[270] ;
  wire \ireg_reg_n_1_[271] ;
  wire \ireg_reg_n_1_[272] ;
  wire \ireg_reg_n_1_[273] ;
  wire \ireg_reg_n_1_[274] ;
  wire \ireg_reg_n_1_[275] ;
  wire \ireg_reg_n_1_[276] ;
  wire \ireg_reg_n_1_[277] ;
  wire \ireg_reg_n_1_[278] ;
  wire \ireg_reg_n_1_[279] ;
  wire \ireg_reg_n_1_[27] ;
  wire \ireg_reg_n_1_[280] ;
  wire \ireg_reg_n_1_[281] ;
  wire \ireg_reg_n_1_[282] ;
  wire \ireg_reg_n_1_[283] ;
  wire \ireg_reg_n_1_[284] ;
  wire \ireg_reg_n_1_[285] ;
  wire \ireg_reg_n_1_[286] ;
  wire \ireg_reg_n_1_[287] ;
  wire \ireg_reg_n_1_[288] ;
  wire \ireg_reg_n_1_[289] ;
  wire \ireg_reg_n_1_[28] ;
  wire \ireg_reg_n_1_[290] ;
  wire \ireg_reg_n_1_[291] ;
  wire \ireg_reg_n_1_[292] ;
  wire \ireg_reg_n_1_[293] ;
  wire \ireg_reg_n_1_[294] ;
  wire \ireg_reg_n_1_[295] ;
  wire \ireg_reg_n_1_[296] ;
  wire \ireg_reg_n_1_[297] ;
  wire \ireg_reg_n_1_[298] ;
  wire \ireg_reg_n_1_[299] ;
  wire \ireg_reg_n_1_[29] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[300] ;
  wire \ireg_reg_n_1_[301] ;
  wire \ireg_reg_n_1_[302] ;
  wire \ireg_reg_n_1_[303] ;
  wire \ireg_reg_n_1_[304] ;
  wire \ireg_reg_n_1_[305] ;
  wire \ireg_reg_n_1_[306] ;
  wire \ireg_reg_n_1_[307] ;
  wire \ireg_reg_n_1_[308] ;
  wire \ireg_reg_n_1_[309] ;
  wire \ireg_reg_n_1_[30] ;
  wire \ireg_reg_n_1_[310] ;
  wire \ireg_reg_n_1_[311] ;
  wire \ireg_reg_n_1_[312] ;
  wire \ireg_reg_n_1_[313] ;
  wire \ireg_reg_n_1_[314] ;
  wire \ireg_reg_n_1_[315] ;
  wire \ireg_reg_n_1_[316] ;
  wire \ireg_reg_n_1_[317] ;
  wire \ireg_reg_n_1_[318] ;
  wire \ireg_reg_n_1_[319] ;
  wire \ireg_reg_n_1_[31] ;
  wire \ireg_reg_n_1_[320] ;
  wire \ireg_reg_n_1_[321] ;
  wire \ireg_reg_n_1_[322] ;
  wire \ireg_reg_n_1_[323] ;
  wire \ireg_reg_n_1_[324] ;
  wire \ireg_reg_n_1_[325] ;
  wire \ireg_reg_n_1_[326] ;
  wire \ireg_reg_n_1_[327] ;
  wire \ireg_reg_n_1_[328] ;
  wire \ireg_reg_n_1_[329] ;
  wire \ireg_reg_n_1_[32] ;
  wire \ireg_reg_n_1_[330] ;
  wire \ireg_reg_n_1_[331] ;
  wire \ireg_reg_n_1_[332] ;
  wire \ireg_reg_n_1_[333] ;
  wire \ireg_reg_n_1_[334] ;
  wire \ireg_reg_n_1_[335] ;
  wire \ireg_reg_n_1_[336] ;
  wire \ireg_reg_n_1_[337] ;
  wire \ireg_reg_n_1_[338] ;
  wire \ireg_reg_n_1_[339] ;
  wire \ireg_reg_n_1_[33] ;
  wire \ireg_reg_n_1_[340] ;
  wire \ireg_reg_n_1_[341] ;
  wire \ireg_reg_n_1_[342] ;
  wire \ireg_reg_n_1_[343] ;
  wire \ireg_reg_n_1_[344] ;
  wire \ireg_reg_n_1_[345] ;
  wire \ireg_reg_n_1_[346] ;
  wire \ireg_reg_n_1_[347] ;
  wire \ireg_reg_n_1_[348] ;
  wire \ireg_reg_n_1_[349] ;
  wire \ireg_reg_n_1_[34] ;
  wire \ireg_reg_n_1_[350] ;
  wire \ireg_reg_n_1_[351] ;
  wire \ireg_reg_n_1_[352] ;
  wire \ireg_reg_n_1_[353] ;
  wire \ireg_reg_n_1_[354] ;
  wire \ireg_reg_n_1_[355] ;
  wire \ireg_reg_n_1_[356] ;
  wire \ireg_reg_n_1_[357] ;
  wire \ireg_reg_n_1_[358] ;
  wire \ireg_reg_n_1_[359] ;
  wire \ireg_reg_n_1_[35] ;
  wire \ireg_reg_n_1_[360] ;
  wire \ireg_reg_n_1_[361] ;
  wire \ireg_reg_n_1_[362] ;
  wire \ireg_reg_n_1_[363] ;
  wire \ireg_reg_n_1_[364] ;
  wire \ireg_reg_n_1_[365] ;
  wire \ireg_reg_n_1_[366] ;
  wire \ireg_reg_n_1_[367] ;
  wire \ireg_reg_n_1_[368] ;
  wire \ireg_reg_n_1_[369] ;
  wire \ireg_reg_n_1_[36] ;
  wire \ireg_reg_n_1_[370] ;
  wire \ireg_reg_n_1_[371] ;
  wire \ireg_reg_n_1_[372] ;
  wire \ireg_reg_n_1_[373] ;
  wire \ireg_reg_n_1_[374] ;
  wire \ireg_reg_n_1_[375] ;
  wire \ireg_reg_n_1_[376] ;
  wire \ireg_reg_n_1_[377] ;
  wire \ireg_reg_n_1_[378] ;
  wire \ireg_reg_n_1_[379] ;
  wire \ireg_reg_n_1_[37] ;
  wire \ireg_reg_n_1_[380] ;
  wire \ireg_reg_n_1_[381] ;
  wire \ireg_reg_n_1_[382] ;
  wire \ireg_reg_n_1_[383] ;
  wire \ireg_reg_n_1_[384] ;
  wire \ireg_reg_n_1_[385] ;
  wire \ireg_reg_n_1_[386] ;
  wire \ireg_reg_n_1_[387] ;
  wire \ireg_reg_n_1_[388] ;
  wire \ireg_reg_n_1_[389] ;
  wire \ireg_reg_n_1_[38] ;
  wire \ireg_reg_n_1_[390] ;
  wire \ireg_reg_n_1_[391] ;
  wire \ireg_reg_n_1_[392] ;
  wire \ireg_reg_n_1_[393] ;
  wire \ireg_reg_n_1_[394] ;
  wire \ireg_reg_n_1_[395] ;
  wire \ireg_reg_n_1_[396] ;
  wire \ireg_reg_n_1_[397] ;
  wire \ireg_reg_n_1_[398] ;
  wire \ireg_reg_n_1_[399] ;
  wire \ireg_reg_n_1_[39] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[400] ;
  wire \ireg_reg_n_1_[401] ;
  wire \ireg_reg_n_1_[402] ;
  wire \ireg_reg_n_1_[403] ;
  wire \ireg_reg_n_1_[404] ;
  wire \ireg_reg_n_1_[405] ;
  wire \ireg_reg_n_1_[406] ;
  wire \ireg_reg_n_1_[407] ;
  wire \ireg_reg_n_1_[408] ;
  wire \ireg_reg_n_1_[409] ;
  wire \ireg_reg_n_1_[40] ;
  wire \ireg_reg_n_1_[410] ;
  wire \ireg_reg_n_1_[411] ;
  wire \ireg_reg_n_1_[412] ;
  wire \ireg_reg_n_1_[413] ;
  wire \ireg_reg_n_1_[414] ;
  wire \ireg_reg_n_1_[415] ;
  wire \ireg_reg_n_1_[416] ;
  wire \ireg_reg_n_1_[417] ;
  wire \ireg_reg_n_1_[418] ;
  wire \ireg_reg_n_1_[419] ;
  wire \ireg_reg_n_1_[41] ;
  wire \ireg_reg_n_1_[420] ;
  wire \ireg_reg_n_1_[421] ;
  wire \ireg_reg_n_1_[422] ;
  wire \ireg_reg_n_1_[423] ;
  wire \ireg_reg_n_1_[424] ;
  wire \ireg_reg_n_1_[425] ;
  wire \ireg_reg_n_1_[426] ;
  wire \ireg_reg_n_1_[427] ;
  wire \ireg_reg_n_1_[428] ;
  wire \ireg_reg_n_1_[429] ;
  wire \ireg_reg_n_1_[42] ;
  wire \ireg_reg_n_1_[430] ;
  wire \ireg_reg_n_1_[431] ;
  wire \ireg_reg_n_1_[432] ;
  wire \ireg_reg_n_1_[433] ;
  wire \ireg_reg_n_1_[434] ;
  wire \ireg_reg_n_1_[435] ;
  wire \ireg_reg_n_1_[436] ;
  wire \ireg_reg_n_1_[437] ;
  wire \ireg_reg_n_1_[438] ;
  wire \ireg_reg_n_1_[439] ;
  wire \ireg_reg_n_1_[43] ;
  wire \ireg_reg_n_1_[440] ;
  wire \ireg_reg_n_1_[441] ;
  wire \ireg_reg_n_1_[442] ;
  wire \ireg_reg_n_1_[443] ;
  wire \ireg_reg_n_1_[444] ;
  wire \ireg_reg_n_1_[445] ;
  wire \ireg_reg_n_1_[446] ;
  wire \ireg_reg_n_1_[447] ;
  wire \ireg_reg_n_1_[448] ;
  wire \ireg_reg_n_1_[449] ;
  wire \ireg_reg_n_1_[44] ;
  wire \ireg_reg_n_1_[450] ;
  wire \ireg_reg_n_1_[451] ;
  wire \ireg_reg_n_1_[452] ;
  wire \ireg_reg_n_1_[453] ;
  wire \ireg_reg_n_1_[454] ;
  wire \ireg_reg_n_1_[455] ;
  wire \ireg_reg_n_1_[456] ;
  wire \ireg_reg_n_1_[457] ;
  wire \ireg_reg_n_1_[458] ;
  wire \ireg_reg_n_1_[459] ;
  wire \ireg_reg_n_1_[45] ;
  wire \ireg_reg_n_1_[460] ;
  wire \ireg_reg_n_1_[461] ;
  wire \ireg_reg_n_1_[462] ;
  wire \ireg_reg_n_1_[463] ;
  wire \ireg_reg_n_1_[464] ;
  wire \ireg_reg_n_1_[465] ;
  wire \ireg_reg_n_1_[466] ;
  wire \ireg_reg_n_1_[467] ;
  wire \ireg_reg_n_1_[468] ;
  wire \ireg_reg_n_1_[469] ;
  wire \ireg_reg_n_1_[46] ;
  wire \ireg_reg_n_1_[470] ;
  wire \ireg_reg_n_1_[471] ;
  wire \ireg_reg_n_1_[472] ;
  wire \ireg_reg_n_1_[473] ;
  wire \ireg_reg_n_1_[474] ;
  wire \ireg_reg_n_1_[475] ;
  wire \ireg_reg_n_1_[476] ;
  wire \ireg_reg_n_1_[477] ;
  wire \ireg_reg_n_1_[478] ;
  wire \ireg_reg_n_1_[479] ;
  wire \ireg_reg_n_1_[47] ;
  wire \ireg_reg_n_1_[480] ;
  wire \ireg_reg_n_1_[481] ;
  wire \ireg_reg_n_1_[482] ;
  wire \ireg_reg_n_1_[483] ;
  wire \ireg_reg_n_1_[484] ;
  wire \ireg_reg_n_1_[485] ;
  wire \ireg_reg_n_1_[486] ;
  wire \ireg_reg_n_1_[487] ;
  wire \ireg_reg_n_1_[488] ;
  wire \ireg_reg_n_1_[489] ;
  wire \ireg_reg_n_1_[48] ;
  wire \ireg_reg_n_1_[490] ;
  wire \ireg_reg_n_1_[491] ;
  wire \ireg_reg_n_1_[492] ;
  wire \ireg_reg_n_1_[493] ;
  wire \ireg_reg_n_1_[494] ;
  wire \ireg_reg_n_1_[495] ;
  wire \ireg_reg_n_1_[496] ;
  wire \ireg_reg_n_1_[497] ;
  wire \ireg_reg_n_1_[498] ;
  wire \ireg_reg_n_1_[499] ;
  wire \ireg_reg_n_1_[49] ;
  wire \ireg_reg_n_1_[4] ;
  wire \ireg_reg_n_1_[500] ;
  wire \ireg_reg_n_1_[501] ;
  wire \ireg_reg_n_1_[502] ;
  wire \ireg_reg_n_1_[503] ;
  wire \ireg_reg_n_1_[504] ;
  wire \ireg_reg_n_1_[505] ;
  wire \ireg_reg_n_1_[506] ;
  wire \ireg_reg_n_1_[507] ;
  wire \ireg_reg_n_1_[508] ;
  wire \ireg_reg_n_1_[509] ;
  wire \ireg_reg_n_1_[50] ;
  wire \ireg_reg_n_1_[510] ;
  wire \ireg_reg_n_1_[511] ;
  wire \ireg_reg_n_1_[51] ;
  wire \ireg_reg_n_1_[52] ;
  wire \ireg_reg_n_1_[53] ;
  wire \ireg_reg_n_1_[54] ;
  wire \ireg_reg_n_1_[55] ;
  wire \ireg_reg_n_1_[56] ;
  wire \ireg_reg_n_1_[57] ;
  wire \ireg_reg_n_1_[58] ;
  wire \ireg_reg_n_1_[59] ;
  wire \ireg_reg_n_1_[5] ;
  wire \ireg_reg_n_1_[60] ;
  wire \ireg_reg_n_1_[61] ;
  wire \ireg_reg_n_1_[62] ;
  wire \ireg_reg_n_1_[63] ;
  wire \ireg_reg_n_1_[64] ;
  wire \ireg_reg_n_1_[65] ;
  wire \ireg_reg_n_1_[66] ;
  wire \ireg_reg_n_1_[67] ;
  wire \ireg_reg_n_1_[68] ;
  wire \ireg_reg_n_1_[69] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[70] ;
  wire \ireg_reg_n_1_[71] ;
  wire \ireg_reg_n_1_[72] ;
  wire \ireg_reg_n_1_[73] ;
  wire \ireg_reg_n_1_[74] ;
  wire \ireg_reg_n_1_[75] ;
  wire \ireg_reg_n_1_[76] ;
  wire \ireg_reg_n_1_[77] ;
  wire \ireg_reg_n_1_[78] ;
  wire \ireg_reg_n_1_[79] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[80] ;
  wire \ireg_reg_n_1_[81] ;
  wire \ireg_reg_n_1_[82] ;
  wire \ireg_reg_n_1_[83] ;
  wire \ireg_reg_n_1_[84] ;
  wire \ireg_reg_n_1_[85] ;
  wire \ireg_reg_n_1_[86] ;
  wire \ireg_reg_n_1_[87] ;
  wire \ireg_reg_n_1_[88] ;
  wire \ireg_reg_n_1_[89] ;
  wire \ireg_reg_n_1_[8] ;
  wire \ireg_reg_n_1_[90] ;
  wire \ireg_reg_n_1_[91] ;
  wire \ireg_reg_n_1_[92] ;
  wire \ireg_reg_n_1_[93] ;
  wire \ireg_reg_n_1_[94] ;
  wire \ireg_reg_n_1_[95] ;
  wire \ireg_reg_n_1_[96] ;
  wire \ireg_reg_n_1_[97] ;
  wire \ireg_reg_n_1_[98] ;
  wire \ireg_reg_n_1_[99] ;
  wire \ireg_reg_n_1_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    in0_V_V_TREADY_INST_0
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(D[512]),
        .O(in0_V_V_TREADY));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\ireg_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[100] 
       (.C(ap_clk),
        .CE(E),
        .D(D[100]),
        .Q(\ireg_reg_n_1_[100] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[101] 
       (.C(ap_clk),
        .CE(E),
        .D(D[101]),
        .Q(\ireg_reg_n_1_[101] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[102] 
       (.C(ap_clk),
        .CE(E),
        .D(D[102]),
        .Q(\ireg_reg_n_1_[102] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[103] 
       (.C(ap_clk),
        .CE(E),
        .D(D[103]),
        .Q(\ireg_reg_n_1_[103] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[104] 
       (.C(ap_clk),
        .CE(E),
        .D(D[104]),
        .Q(\ireg_reg_n_1_[104] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[105] 
       (.C(ap_clk),
        .CE(E),
        .D(D[105]),
        .Q(\ireg_reg_n_1_[105] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[106] 
       (.C(ap_clk),
        .CE(E),
        .D(D[106]),
        .Q(\ireg_reg_n_1_[106] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[107] 
       (.C(ap_clk),
        .CE(E),
        .D(D[107]),
        .Q(\ireg_reg_n_1_[107] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[108] 
       (.C(ap_clk),
        .CE(E),
        .D(D[108]),
        .Q(\ireg_reg_n_1_[108] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[109] 
       (.C(ap_clk),
        .CE(E),
        .D(D[109]),
        .Q(\ireg_reg_n_1_[109] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[110] 
       (.C(ap_clk),
        .CE(E),
        .D(D[110]),
        .Q(\ireg_reg_n_1_[110] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[111] 
       (.C(ap_clk),
        .CE(E),
        .D(D[111]),
        .Q(\ireg_reg_n_1_[111] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[112] 
       (.C(ap_clk),
        .CE(E),
        .D(D[112]),
        .Q(\ireg_reg_n_1_[112] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[113] 
       (.C(ap_clk),
        .CE(E),
        .D(D[113]),
        .Q(\ireg_reg_n_1_[113] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[114] 
       (.C(ap_clk),
        .CE(E),
        .D(D[114]),
        .Q(\ireg_reg_n_1_[114] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[115] 
       (.C(ap_clk),
        .CE(E),
        .D(D[115]),
        .Q(\ireg_reg_n_1_[115] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[116] 
       (.C(ap_clk),
        .CE(E),
        .D(D[116]),
        .Q(\ireg_reg_n_1_[116] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[117] 
       (.C(ap_clk),
        .CE(E),
        .D(D[117]),
        .Q(\ireg_reg_n_1_[117] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[118] 
       (.C(ap_clk),
        .CE(E),
        .D(D[118]),
        .Q(\ireg_reg_n_1_[118] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[119] 
       (.C(ap_clk),
        .CE(E),
        .D(D[119]),
        .Q(\ireg_reg_n_1_[119] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[120] 
       (.C(ap_clk),
        .CE(E),
        .D(D[120]),
        .Q(\ireg_reg_n_1_[120] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[121] 
       (.C(ap_clk),
        .CE(E),
        .D(D[121]),
        .Q(\ireg_reg_n_1_[121] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[122] 
       (.C(ap_clk),
        .CE(E),
        .D(D[122]),
        .Q(\ireg_reg_n_1_[122] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[123] 
       (.C(ap_clk),
        .CE(E),
        .D(D[123]),
        .Q(\ireg_reg_n_1_[123] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[124] 
       (.C(ap_clk),
        .CE(E),
        .D(D[124]),
        .Q(\ireg_reg_n_1_[124] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[125] 
       (.C(ap_clk),
        .CE(E),
        .D(D[125]),
        .Q(\ireg_reg_n_1_[125] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[126] 
       (.C(ap_clk),
        .CE(E),
        .D(D[126]),
        .Q(\ireg_reg_n_1_[126] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[127] 
       (.C(ap_clk),
        .CE(E),
        .D(D[127]),
        .Q(\ireg_reg_n_1_[127] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[128] 
       (.C(ap_clk),
        .CE(E),
        .D(D[128]),
        .Q(\ireg_reg_n_1_[128] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[129] 
       (.C(ap_clk),
        .CE(E),
        .D(D[129]),
        .Q(\ireg_reg_n_1_[129] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\ireg_reg_n_1_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[130] 
       (.C(ap_clk),
        .CE(E),
        .D(D[130]),
        .Q(\ireg_reg_n_1_[130] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[131] 
       (.C(ap_clk),
        .CE(E),
        .D(D[131]),
        .Q(\ireg_reg_n_1_[131] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[132] 
       (.C(ap_clk),
        .CE(E),
        .D(D[132]),
        .Q(\ireg_reg_n_1_[132] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[133] 
       (.C(ap_clk),
        .CE(E),
        .D(D[133]),
        .Q(\ireg_reg_n_1_[133] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[134] 
       (.C(ap_clk),
        .CE(E),
        .D(D[134]),
        .Q(\ireg_reg_n_1_[134] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[135] 
       (.C(ap_clk),
        .CE(E),
        .D(D[135]),
        .Q(\ireg_reg_n_1_[135] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[136] 
       (.C(ap_clk),
        .CE(E),
        .D(D[136]),
        .Q(\ireg_reg_n_1_[136] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[137] 
       (.C(ap_clk),
        .CE(E),
        .D(D[137]),
        .Q(\ireg_reg_n_1_[137] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[138] 
       (.C(ap_clk),
        .CE(E),
        .D(D[138]),
        .Q(\ireg_reg_n_1_[138] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[139] 
       (.C(ap_clk),
        .CE(E),
        .D(D[139]),
        .Q(\ireg_reg_n_1_[139] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\ireg_reg_n_1_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[140] 
       (.C(ap_clk),
        .CE(E),
        .D(D[140]),
        .Q(\ireg_reg_n_1_[140] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[141] 
       (.C(ap_clk),
        .CE(E),
        .D(D[141]),
        .Q(\ireg_reg_n_1_[141] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[142] 
       (.C(ap_clk),
        .CE(E),
        .D(D[142]),
        .Q(\ireg_reg_n_1_[142] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[143] 
       (.C(ap_clk),
        .CE(E),
        .D(D[143]),
        .Q(\ireg_reg_n_1_[143] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[144] 
       (.C(ap_clk),
        .CE(E),
        .D(D[144]),
        .Q(\ireg_reg_n_1_[144] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[145] 
       (.C(ap_clk),
        .CE(E),
        .D(D[145]),
        .Q(\ireg_reg_n_1_[145] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[146] 
       (.C(ap_clk),
        .CE(E),
        .D(D[146]),
        .Q(\ireg_reg_n_1_[146] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[147] 
       (.C(ap_clk),
        .CE(E),
        .D(D[147]),
        .Q(\ireg_reg_n_1_[147] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[148] 
       (.C(ap_clk),
        .CE(E),
        .D(D[148]),
        .Q(\ireg_reg_n_1_[148] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[149] 
       (.C(ap_clk),
        .CE(E),
        .D(D[149]),
        .Q(\ireg_reg_n_1_[149] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[150] 
       (.C(ap_clk),
        .CE(E),
        .D(D[150]),
        .Q(\ireg_reg_n_1_[150] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[151] 
       (.C(ap_clk),
        .CE(E),
        .D(D[151]),
        .Q(\ireg_reg_n_1_[151] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[152] 
       (.C(ap_clk),
        .CE(E),
        .D(D[152]),
        .Q(\ireg_reg_n_1_[152] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[153] 
       (.C(ap_clk),
        .CE(E),
        .D(D[153]),
        .Q(\ireg_reg_n_1_[153] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[154] 
       (.C(ap_clk),
        .CE(E),
        .D(D[154]),
        .Q(\ireg_reg_n_1_[154] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[155] 
       (.C(ap_clk),
        .CE(E),
        .D(D[155]),
        .Q(\ireg_reg_n_1_[155] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[156] 
       (.C(ap_clk),
        .CE(E),
        .D(D[156]),
        .Q(\ireg_reg_n_1_[156] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[157] 
       (.C(ap_clk),
        .CE(E),
        .D(D[157]),
        .Q(\ireg_reg_n_1_[157] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[158] 
       (.C(ap_clk),
        .CE(E),
        .D(D[158]),
        .Q(\ireg_reg_n_1_[158] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[159] 
       (.C(ap_clk),
        .CE(E),
        .D(D[159]),
        .Q(\ireg_reg_n_1_[159] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[160] 
       (.C(ap_clk),
        .CE(E),
        .D(D[160]),
        .Q(\ireg_reg_n_1_[160] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[161] 
       (.C(ap_clk),
        .CE(E),
        .D(D[161]),
        .Q(\ireg_reg_n_1_[161] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[162] 
       (.C(ap_clk),
        .CE(E),
        .D(D[162]),
        .Q(\ireg_reg_n_1_[162] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[163] 
       (.C(ap_clk),
        .CE(E),
        .D(D[163]),
        .Q(\ireg_reg_n_1_[163] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[164] 
       (.C(ap_clk),
        .CE(E),
        .D(D[164]),
        .Q(\ireg_reg_n_1_[164] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[165] 
       (.C(ap_clk),
        .CE(E),
        .D(D[165]),
        .Q(\ireg_reg_n_1_[165] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[166] 
       (.C(ap_clk),
        .CE(E),
        .D(D[166]),
        .Q(\ireg_reg_n_1_[166] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[167] 
       (.C(ap_clk),
        .CE(E),
        .D(D[167]),
        .Q(\ireg_reg_n_1_[167] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[168] 
       (.C(ap_clk),
        .CE(E),
        .D(D[168]),
        .Q(\ireg_reg_n_1_[168] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[169] 
       (.C(ap_clk),
        .CE(E),
        .D(D[169]),
        .Q(\ireg_reg_n_1_[169] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\ireg_reg_n_1_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[170] 
       (.C(ap_clk),
        .CE(E),
        .D(D[170]),
        .Q(\ireg_reg_n_1_[170] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[171] 
       (.C(ap_clk),
        .CE(E),
        .D(D[171]),
        .Q(\ireg_reg_n_1_[171] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[172] 
       (.C(ap_clk),
        .CE(E),
        .D(D[172]),
        .Q(\ireg_reg_n_1_[172] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[173] 
       (.C(ap_clk),
        .CE(E),
        .D(D[173]),
        .Q(\ireg_reg_n_1_[173] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[174] 
       (.C(ap_clk),
        .CE(E),
        .D(D[174]),
        .Q(\ireg_reg_n_1_[174] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[175] 
       (.C(ap_clk),
        .CE(E),
        .D(D[175]),
        .Q(\ireg_reg_n_1_[175] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[176] 
       (.C(ap_clk),
        .CE(E),
        .D(D[176]),
        .Q(\ireg_reg_n_1_[176] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[177] 
       (.C(ap_clk),
        .CE(E),
        .D(D[177]),
        .Q(\ireg_reg_n_1_[177] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[178] 
       (.C(ap_clk),
        .CE(E),
        .D(D[178]),
        .Q(\ireg_reg_n_1_[178] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[179] 
       (.C(ap_clk),
        .CE(E),
        .D(D[179]),
        .Q(\ireg_reg_n_1_[179] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\ireg_reg_n_1_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[180] 
       (.C(ap_clk),
        .CE(E),
        .D(D[180]),
        .Q(\ireg_reg_n_1_[180] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[181] 
       (.C(ap_clk),
        .CE(E),
        .D(D[181]),
        .Q(\ireg_reg_n_1_[181] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[182] 
       (.C(ap_clk),
        .CE(E),
        .D(D[182]),
        .Q(\ireg_reg_n_1_[182] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[183] 
       (.C(ap_clk),
        .CE(E),
        .D(D[183]),
        .Q(\ireg_reg_n_1_[183] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[184] 
       (.C(ap_clk),
        .CE(E),
        .D(D[184]),
        .Q(\ireg_reg_n_1_[184] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[185] 
       (.C(ap_clk),
        .CE(E),
        .D(D[185]),
        .Q(\ireg_reg_n_1_[185] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[186] 
       (.C(ap_clk),
        .CE(E),
        .D(D[186]),
        .Q(\ireg_reg_n_1_[186] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[187] 
       (.C(ap_clk),
        .CE(E),
        .D(D[187]),
        .Q(\ireg_reg_n_1_[187] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[188] 
       (.C(ap_clk),
        .CE(E),
        .D(D[188]),
        .Q(\ireg_reg_n_1_[188] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[189] 
       (.C(ap_clk),
        .CE(E),
        .D(D[189]),
        .Q(\ireg_reg_n_1_[189] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\ireg_reg_n_1_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[190] 
       (.C(ap_clk),
        .CE(E),
        .D(D[190]),
        .Q(\ireg_reg_n_1_[190] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[191] 
       (.C(ap_clk),
        .CE(E),
        .D(D[191]),
        .Q(\ireg_reg_n_1_[191] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[192] 
       (.C(ap_clk),
        .CE(E),
        .D(D[192]),
        .Q(\ireg_reg_n_1_[192] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[193] 
       (.C(ap_clk),
        .CE(E),
        .D(D[193]),
        .Q(\ireg_reg_n_1_[193] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[194] 
       (.C(ap_clk),
        .CE(E),
        .D(D[194]),
        .Q(\ireg_reg_n_1_[194] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[195] 
       (.C(ap_clk),
        .CE(E),
        .D(D[195]),
        .Q(\ireg_reg_n_1_[195] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[196] 
       (.C(ap_clk),
        .CE(E),
        .D(D[196]),
        .Q(\ireg_reg_n_1_[196] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[197] 
       (.C(ap_clk),
        .CE(E),
        .D(D[197]),
        .Q(\ireg_reg_n_1_[197] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[198] 
       (.C(ap_clk),
        .CE(E),
        .D(D[198]),
        .Q(\ireg_reg_n_1_[198] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[199] 
       (.C(ap_clk),
        .CE(E),
        .D(D[199]),
        .Q(\ireg_reg_n_1_[199] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\ireg_reg_n_1_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\ireg_reg_n_1_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[200] 
       (.C(ap_clk),
        .CE(E),
        .D(D[200]),
        .Q(\ireg_reg_n_1_[200] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[201] 
       (.C(ap_clk),
        .CE(E),
        .D(D[201]),
        .Q(\ireg_reg_n_1_[201] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[202] 
       (.C(ap_clk),
        .CE(E),
        .D(D[202]),
        .Q(\ireg_reg_n_1_[202] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[203] 
       (.C(ap_clk),
        .CE(E),
        .D(D[203]),
        .Q(\ireg_reg_n_1_[203] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[204] 
       (.C(ap_clk),
        .CE(E),
        .D(D[204]),
        .Q(\ireg_reg_n_1_[204] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[205] 
       (.C(ap_clk),
        .CE(E),
        .D(D[205]),
        .Q(\ireg_reg_n_1_[205] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[206] 
       (.C(ap_clk),
        .CE(E),
        .D(D[206]),
        .Q(\ireg_reg_n_1_[206] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[207] 
       (.C(ap_clk),
        .CE(E),
        .D(D[207]),
        .Q(\ireg_reg_n_1_[207] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[208] 
       (.C(ap_clk),
        .CE(E),
        .D(D[208]),
        .Q(\ireg_reg_n_1_[208] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[209] 
       (.C(ap_clk),
        .CE(E),
        .D(D[209]),
        .Q(\ireg_reg_n_1_[209] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\ireg_reg_n_1_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[210] 
       (.C(ap_clk),
        .CE(E),
        .D(D[210]),
        .Q(\ireg_reg_n_1_[210] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[211] 
       (.C(ap_clk),
        .CE(E),
        .D(D[211]),
        .Q(\ireg_reg_n_1_[211] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[212] 
       (.C(ap_clk),
        .CE(E),
        .D(D[212]),
        .Q(\ireg_reg_n_1_[212] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[213] 
       (.C(ap_clk),
        .CE(E),
        .D(D[213]),
        .Q(\ireg_reg_n_1_[213] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[214] 
       (.C(ap_clk),
        .CE(E),
        .D(D[214]),
        .Q(\ireg_reg_n_1_[214] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[215] 
       (.C(ap_clk),
        .CE(E),
        .D(D[215]),
        .Q(\ireg_reg_n_1_[215] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[216] 
       (.C(ap_clk),
        .CE(E),
        .D(D[216]),
        .Q(\ireg_reg_n_1_[216] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[217] 
       (.C(ap_clk),
        .CE(E),
        .D(D[217]),
        .Q(\ireg_reg_n_1_[217] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[218] 
       (.C(ap_clk),
        .CE(E),
        .D(D[218]),
        .Q(\ireg_reg_n_1_[218] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[219] 
       (.C(ap_clk),
        .CE(E),
        .D(D[219]),
        .Q(\ireg_reg_n_1_[219] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\ireg_reg_n_1_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[220] 
       (.C(ap_clk),
        .CE(E),
        .D(D[220]),
        .Q(\ireg_reg_n_1_[220] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[221] 
       (.C(ap_clk),
        .CE(E),
        .D(D[221]),
        .Q(\ireg_reg_n_1_[221] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[222] 
       (.C(ap_clk),
        .CE(E),
        .D(D[222]),
        .Q(\ireg_reg_n_1_[222] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[223] 
       (.C(ap_clk),
        .CE(E),
        .D(D[223]),
        .Q(\ireg_reg_n_1_[223] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[224] 
       (.C(ap_clk),
        .CE(E),
        .D(D[224]),
        .Q(\ireg_reg_n_1_[224] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[225] 
       (.C(ap_clk),
        .CE(E),
        .D(D[225]),
        .Q(\ireg_reg_n_1_[225] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[226] 
       (.C(ap_clk),
        .CE(E),
        .D(D[226]),
        .Q(\ireg_reg_n_1_[226] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[227] 
       (.C(ap_clk),
        .CE(E),
        .D(D[227]),
        .Q(\ireg_reg_n_1_[227] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[228] 
       (.C(ap_clk),
        .CE(E),
        .D(D[228]),
        .Q(\ireg_reg_n_1_[228] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[229] 
       (.C(ap_clk),
        .CE(E),
        .D(D[229]),
        .Q(\ireg_reg_n_1_[229] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\ireg_reg_n_1_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[230] 
       (.C(ap_clk),
        .CE(E),
        .D(D[230]),
        .Q(\ireg_reg_n_1_[230] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[231] 
       (.C(ap_clk),
        .CE(E),
        .D(D[231]),
        .Q(\ireg_reg_n_1_[231] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[232] 
       (.C(ap_clk),
        .CE(E),
        .D(D[232]),
        .Q(\ireg_reg_n_1_[232] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[233] 
       (.C(ap_clk),
        .CE(E),
        .D(D[233]),
        .Q(\ireg_reg_n_1_[233] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[234] 
       (.C(ap_clk),
        .CE(E),
        .D(D[234]),
        .Q(\ireg_reg_n_1_[234] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[235] 
       (.C(ap_clk),
        .CE(E),
        .D(D[235]),
        .Q(\ireg_reg_n_1_[235] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[236] 
       (.C(ap_clk),
        .CE(E),
        .D(D[236]),
        .Q(\ireg_reg_n_1_[236] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[237] 
       (.C(ap_clk),
        .CE(E),
        .D(D[237]),
        .Q(\ireg_reg_n_1_[237] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[238] 
       (.C(ap_clk),
        .CE(E),
        .D(D[238]),
        .Q(\ireg_reg_n_1_[238] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[239] 
       (.C(ap_clk),
        .CE(E),
        .D(D[239]),
        .Q(\ireg_reg_n_1_[239] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\ireg_reg_n_1_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[240] 
       (.C(ap_clk),
        .CE(E),
        .D(D[240]),
        .Q(\ireg_reg_n_1_[240] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[241] 
       (.C(ap_clk),
        .CE(E),
        .D(D[241]),
        .Q(\ireg_reg_n_1_[241] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[242] 
       (.C(ap_clk),
        .CE(E),
        .D(D[242]),
        .Q(\ireg_reg_n_1_[242] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[243] 
       (.C(ap_clk),
        .CE(E),
        .D(D[243]),
        .Q(\ireg_reg_n_1_[243] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[244] 
       (.C(ap_clk),
        .CE(E),
        .D(D[244]),
        .Q(\ireg_reg_n_1_[244] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[245] 
       (.C(ap_clk),
        .CE(E),
        .D(D[245]),
        .Q(\ireg_reg_n_1_[245] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[246] 
       (.C(ap_clk),
        .CE(E),
        .D(D[246]),
        .Q(\ireg_reg_n_1_[246] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[247] 
       (.C(ap_clk),
        .CE(E),
        .D(D[247]),
        .Q(\ireg_reg_n_1_[247] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[248] 
       (.C(ap_clk),
        .CE(E),
        .D(D[248]),
        .Q(\ireg_reg_n_1_[248] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[249] 
       (.C(ap_clk),
        .CE(E),
        .D(D[249]),
        .Q(\ireg_reg_n_1_[249] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\ireg_reg_n_1_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[250] 
       (.C(ap_clk),
        .CE(E),
        .D(D[250]),
        .Q(\ireg_reg_n_1_[250] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[251] 
       (.C(ap_clk),
        .CE(E),
        .D(D[251]),
        .Q(\ireg_reg_n_1_[251] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[252] 
       (.C(ap_clk),
        .CE(E),
        .D(D[252]),
        .Q(\ireg_reg_n_1_[252] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[253] 
       (.C(ap_clk),
        .CE(E),
        .D(D[253]),
        .Q(\ireg_reg_n_1_[253] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[254] 
       (.C(ap_clk),
        .CE(E),
        .D(D[254]),
        .Q(\ireg_reg_n_1_[254] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[255] 
       (.C(ap_clk),
        .CE(E),
        .D(D[255]),
        .Q(\ireg_reg_n_1_[255] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[256] 
       (.C(ap_clk),
        .CE(E),
        .D(D[256]),
        .Q(\ireg_reg_n_1_[256] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[257] 
       (.C(ap_clk),
        .CE(E),
        .D(D[257]),
        .Q(\ireg_reg_n_1_[257] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[258] 
       (.C(ap_clk),
        .CE(E),
        .D(D[258]),
        .Q(\ireg_reg_n_1_[258] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[259] 
       (.C(ap_clk),
        .CE(E),
        .D(D[259]),
        .Q(\ireg_reg_n_1_[259] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\ireg_reg_n_1_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[260] 
       (.C(ap_clk),
        .CE(E),
        .D(D[260]),
        .Q(\ireg_reg_n_1_[260] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[261] 
       (.C(ap_clk),
        .CE(E),
        .D(D[261]),
        .Q(\ireg_reg_n_1_[261] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[262] 
       (.C(ap_clk),
        .CE(E),
        .D(D[262]),
        .Q(\ireg_reg_n_1_[262] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[263] 
       (.C(ap_clk),
        .CE(E),
        .D(D[263]),
        .Q(\ireg_reg_n_1_[263] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[264] 
       (.C(ap_clk),
        .CE(E),
        .D(D[264]),
        .Q(\ireg_reg_n_1_[264] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[265] 
       (.C(ap_clk),
        .CE(E),
        .D(D[265]),
        .Q(\ireg_reg_n_1_[265] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[266] 
       (.C(ap_clk),
        .CE(E),
        .D(D[266]),
        .Q(\ireg_reg_n_1_[266] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[267] 
       (.C(ap_clk),
        .CE(E),
        .D(D[267]),
        .Q(\ireg_reg_n_1_[267] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[268] 
       (.C(ap_clk),
        .CE(E),
        .D(D[268]),
        .Q(\ireg_reg_n_1_[268] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[269] 
       (.C(ap_clk),
        .CE(E),
        .D(D[269]),
        .Q(\ireg_reg_n_1_[269] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\ireg_reg_n_1_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[270] 
       (.C(ap_clk),
        .CE(E),
        .D(D[270]),
        .Q(\ireg_reg_n_1_[270] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[271] 
       (.C(ap_clk),
        .CE(E),
        .D(D[271]),
        .Q(\ireg_reg_n_1_[271] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[272] 
       (.C(ap_clk),
        .CE(E),
        .D(D[272]),
        .Q(\ireg_reg_n_1_[272] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[273] 
       (.C(ap_clk),
        .CE(E),
        .D(D[273]),
        .Q(\ireg_reg_n_1_[273] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[274] 
       (.C(ap_clk),
        .CE(E),
        .D(D[274]),
        .Q(\ireg_reg_n_1_[274] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[275] 
       (.C(ap_clk),
        .CE(E),
        .D(D[275]),
        .Q(\ireg_reg_n_1_[275] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[276] 
       (.C(ap_clk),
        .CE(E),
        .D(D[276]),
        .Q(\ireg_reg_n_1_[276] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[277] 
       (.C(ap_clk),
        .CE(E),
        .D(D[277]),
        .Q(\ireg_reg_n_1_[277] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[278] 
       (.C(ap_clk),
        .CE(E),
        .D(D[278]),
        .Q(\ireg_reg_n_1_[278] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[279] 
       (.C(ap_clk),
        .CE(E),
        .D(D[279]),
        .Q(\ireg_reg_n_1_[279] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\ireg_reg_n_1_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[280] 
       (.C(ap_clk),
        .CE(E),
        .D(D[280]),
        .Q(\ireg_reg_n_1_[280] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[281] 
       (.C(ap_clk),
        .CE(E),
        .D(D[281]),
        .Q(\ireg_reg_n_1_[281] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[282] 
       (.C(ap_clk),
        .CE(E),
        .D(D[282]),
        .Q(\ireg_reg_n_1_[282] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[283] 
       (.C(ap_clk),
        .CE(E),
        .D(D[283]),
        .Q(\ireg_reg_n_1_[283] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[284] 
       (.C(ap_clk),
        .CE(E),
        .D(D[284]),
        .Q(\ireg_reg_n_1_[284] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[285] 
       (.C(ap_clk),
        .CE(E),
        .D(D[285]),
        .Q(\ireg_reg_n_1_[285] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[286] 
       (.C(ap_clk),
        .CE(E),
        .D(D[286]),
        .Q(\ireg_reg_n_1_[286] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[287] 
       (.C(ap_clk),
        .CE(E),
        .D(D[287]),
        .Q(\ireg_reg_n_1_[287] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[288] 
       (.C(ap_clk),
        .CE(E),
        .D(D[288]),
        .Q(\ireg_reg_n_1_[288] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[289] 
       (.C(ap_clk),
        .CE(E),
        .D(D[289]),
        .Q(\ireg_reg_n_1_[289] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\ireg_reg_n_1_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[290] 
       (.C(ap_clk),
        .CE(E),
        .D(D[290]),
        .Q(\ireg_reg_n_1_[290] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[291] 
       (.C(ap_clk),
        .CE(E),
        .D(D[291]),
        .Q(\ireg_reg_n_1_[291] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[292] 
       (.C(ap_clk),
        .CE(E),
        .D(D[292]),
        .Q(\ireg_reg_n_1_[292] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[293] 
       (.C(ap_clk),
        .CE(E),
        .D(D[293]),
        .Q(\ireg_reg_n_1_[293] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[294] 
       (.C(ap_clk),
        .CE(E),
        .D(D[294]),
        .Q(\ireg_reg_n_1_[294] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[295] 
       (.C(ap_clk),
        .CE(E),
        .D(D[295]),
        .Q(\ireg_reg_n_1_[295] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[296] 
       (.C(ap_clk),
        .CE(E),
        .D(D[296]),
        .Q(\ireg_reg_n_1_[296] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[297] 
       (.C(ap_clk),
        .CE(E),
        .D(D[297]),
        .Q(\ireg_reg_n_1_[297] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[298] 
       (.C(ap_clk),
        .CE(E),
        .D(D[298]),
        .Q(\ireg_reg_n_1_[298] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[299] 
       (.C(ap_clk),
        .CE(E),
        .D(D[299]),
        .Q(\ireg_reg_n_1_[299] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\ireg_reg_n_1_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[300] 
       (.C(ap_clk),
        .CE(E),
        .D(D[300]),
        .Q(\ireg_reg_n_1_[300] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[301] 
       (.C(ap_clk),
        .CE(E),
        .D(D[301]),
        .Q(\ireg_reg_n_1_[301] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[302] 
       (.C(ap_clk),
        .CE(E),
        .D(D[302]),
        .Q(\ireg_reg_n_1_[302] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[303] 
       (.C(ap_clk),
        .CE(E),
        .D(D[303]),
        .Q(\ireg_reg_n_1_[303] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[304] 
       (.C(ap_clk),
        .CE(E),
        .D(D[304]),
        .Q(\ireg_reg_n_1_[304] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[305] 
       (.C(ap_clk),
        .CE(E),
        .D(D[305]),
        .Q(\ireg_reg_n_1_[305] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[306] 
       (.C(ap_clk),
        .CE(E),
        .D(D[306]),
        .Q(\ireg_reg_n_1_[306] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[307] 
       (.C(ap_clk),
        .CE(E),
        .D(D[307]),
        .Q(\ireg_reg_n_1_[307] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[308] 
       (.C(ap_clk),
        .CE(E),
        .D(D[308]),
        .Q(\ireg_reg_n_1_[308] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[309] 
       (.C(ap_clk),
        .CE(E),
        .D(D[309]),
        .Q(\ireg_reg_n_1_[309] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\ireg_reg_n_1_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[310] 
       (.C(ap_clk),
        .CE(E),
        .D(D[310]),
        .Q(\ireg_reg_n_1_[310] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[311] 
       (.C(ap_clk),
        .CE(E),
        .D(D[311]),
        .Q(\ireg_reg_n_1_[311] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[312] 
       (.C(ap_clk),
        .CE(E),
        .D(D[312]),
        .Q(\ireg_reg_n_1_[312] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[313] 
       (.C(ap_clk),
        .CE(E),
        .D(D[313]),
        .Q(\ireg_reg_n_1_[313] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[314] 
       (.C(ap_clk),
        .CE(E),
        .D(D[314]),
        .Q(\ireg_reg_n_1_[314] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[315] 
       (.C(ap_clk),
        .CE(E),
        .D(D[315]),
        .Q(\ireg_reg_n_1_[315] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[316] 
       (.C(ap_clk),
        .CE(E),
        .D(D[316]),
        .Q(\ireg_reg_n_1_[316] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[317] 
       (.C(ap_clk),
        .CE(E),
        .D(D[317]),
        .Q(\ireg_reg_n_1_[317] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[318] 
       (.C(ap_clk),
        .CE(E),
        .D(D[318]),
        .Q(\ireg_reg_n_1_[318] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[319] 
       (.C(ap_clk),
        .CE(E),
        .D(D[319]),
        .Q(\ireg_reg_n_1_[319] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\ireg_reg_n_1_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[320] 
       (.C(ap_clk),
        .CE(E),
        .D(D[320]),
        .Q(\ireg_reg_n_1_[320] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[321] 
       (.C(ap_clk),
        .CE(E),
        .D(D[321]),
        .Q(\ireg_reg_n_1_[321] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[322] 
       (.C(ap_clk),
        .CE(E),
        .D(D[322]),
        .Q(\ireg_reg_n_1_[322] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[323] 
       (.C(ap_clk),
        .CE(E),
        .D(D[323]),
        .Q(\ireg_reg_n_1_[323] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[324] 
       (.C(ap_clk),
        .CE(E),
        .D(D[324]),
        .Q(\ireg_reg_n_1_[324] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[325] 
       (.C(ap_clk),
        .CE(E),
        .D(D[325]),
        .Q(\ireg_reg_n_1_[325] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[326] 
       (.C(ap_clk),
        .CE(E),
        .D(D[326]),
        .Q(\ireg_reg_n_1_[326] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[327] 
       (.C(ap_clk),
        .CE(E),
        .D(D[327]),
        .Q(\ireg_reg_n_1_[327] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[328] 
       (.C(ap_clk),
        .CE(E),
        .D(D[328]),
        .Q(\ireg_reg_n_1_[328] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[329] 
       (.C(ap_clk),
        .CE(E),
        .D(D[329]),
        .Q(\ireg_reg_n_1_[329] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\ireg_reg_n_1_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[330] 
       (.C(ap_clk),
        .CE(E),
        .D(D[330]),
        .Q(\ireg_reg_n_1_[330] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[331] 
       (.C(ap_clk),
        .CE(E),
        .D(D[331]),
        .Q(\ireg_reg_n_1_[331] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[332] 
       (.C(ap_clk),
        .CE(E),
        .D(D[332]),
        .Q(\ireg_reg_n_1_[332] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[333] 
       (.C(ap_clk),
        .CE(E),
        .D(D[333]),
        .Q(\ireg_reg_n_1_[333] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[334] 
       (.C(ap_clk),
        .CE(E),
        .D(D[334]),
        .Q(\ireg_reg_n_1_[334] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[335] 
       (.C(ap_clk),
        .CE(E),
        .D(D[335]),
        .Q(\ireg_reg_n_1_[335] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[336] 
       (.C(ap_clk),
        .CE(E),
        .D(D[336]),
        .Q(\ireg_reg_n_1_[336] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[337] 
       (.C(ap_clk),
        .CE(E),
        .D(D[337]),
        .Q(\ireg_reg_n_1_[337] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[338] 
       (.C(ap_clk),
        .CE(E),
        .D(D[338]),
        .Q(\ireg_reg_n_1_[338] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[339] 
       (.C(ap_clk),
        .CE(E),
        .D(D[339]),
        .Q(\ireg_reg_n_1_[339] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\ireg_reg_n_1_[33] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[340] 
       (.C(ap_clk),
        .CE(E),
        .D(D[340]),
        .Q(\ireg_reg_n_1_[340] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[341] 
       (.C(ap_clk),
        .CE(E),
        .D(D[341]),
        .Q(\ireg_reg_n_1_[341] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[342] 
       (.C(ap_clk),
        .CE(E),
        .D(D[342]),
        .Q(\ireg_reg_n_1_[342] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[343] 
       (.C(ap_clk),
        .CE(E),
        .D(D[343]),
        .Q(\ireg_reg_n_1_[343] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[344] 
       (.C(ap_clk),
        .CE(E),
        .D(D[344]),
        .Q(\ireg_reg_n_1_[344] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[345] 
       (.C(ap_clk),
        .CE(E),
        .D(D[345]),
        .Q(\ireg_reg_n_1_[345] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[346] 
       (.C(ap_clk),
        .CE(E),
        .D(D[346]),
        .Q(\ireg_reg_n_1_[346] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[347] 
       (.C(ap_clk),
        .CE(E),
        .D(D[347]),
        .Q(\ireg_reg_n_1_[347] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[348] 
       (.C(ap_clk),
        .CE(E),
        .D(D[348]),
        .Q(\ireg_reg_n_1_[348] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[349] 
       (.C(ap_clk),
        .CE(E),
        .D(D[349]),
        .Q(\ireg_reg_n_1_[349] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\ireg_reg_n_1_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[350] 
       (.C(ap_clk),
        .CE(E),
        .D(D[350]),
        .Q(\ireg_reg_n_1_[350] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[351] 
       (.C(ap_clk),
        .CE(E),
        .D(D[351]),
        .Q(\ireg_reg_n_1_[351] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[352] 
       (.C(ap_clk),
        .CE(E),
        .D(D[352]),
        .Q(\ireg_reg_n_1_[352] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[353] 
       (.C(ap_clk),
        .CE(E),
        .D(D[353]),
        .Q(\ireg_reg_n_1_[353] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[354] 
       (.C(ap_clk),
        .CE(E),
        .D(D[354]),
        .Q(\ireg_reg_n_1_[354] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[355] 
       (.C(ap_clk),
        .CE(E),
        .D(D[355]),
        .Q(\ireg_reg_n_1_[355] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[356] 
       (.C(ap_clk),
        .CE(E),
        .D(D[356]),
        .Q(\ireg_reg_n_1_[356] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[357] 
       (.C(ap_clk),
        .CE(E),
        .D(D[357]),
        .Q(\ireg_reg_n_1_[357] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[358] 
       (.C(ap_clk),
        .CE(E),
        .D(D[358]),
        .Q(\ireg_reg_n_1_[358] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[359] 
       (.C(ap_clk),
        .CE(E),
        .D(D[359]),
        .Q(\ireg_reg_n_1_[359] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\ireg_reg_n_1_[35] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[360] 
       (.C(ap_clk),
        .CE(E),
        .D(D[360]),
        .Q(\ireg_reg_n_1_[360] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[361] 
       (.C(ap_clk),
        .CE(E),
        .D(D[361]),
        .Q(\ireg_reg_n_1_[361] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[362] 
       (.C(ap_clk),
        .CE(E),
        .D(D[362]),
        .Q(\ireg_reg_n_1_[362] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[363] 
       (.C(ap_clk),
        .CE(E),
        .D(D[363]),
        .Q(\ireg_reg_n_1_[363] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[364] 
       (.C(ap_clk),
        .CE(E),
        .D(D[364]),
        .Q(\ireg_reg_n_1_[364] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[365] 
       (.C(ap_clk),
        .CE(E),
        .D(D[365]),
        .Q(\ireg_reg_n_1_[365] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[366] 
       (.C(ap_clk),
        .CE(E),
        .D(D[366]),
        .Q(\ireg_reg_n_1_[366] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[367] 
       (.C(ap_clk),
        .CE(E),
        .D(D[367]),
        .Q(\ireg_reg_n_1_[367] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[368] 
       (.C(ap_clk),
        .CE(E),
        .D(D[368]),
        .Q(\ireg_reg_n_1_[368] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[369] 
       (.C(ap_clk),
        .CE(E),
        .D(D[369]),
        .Q(\ireg_reg_n_1_[369] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\ireg_reg_n_1_[36] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[370] 
       (.C(ap_clk),
        .CE(E),
        .D(D[370]),
        .Q(\ireg_reg_n_1_[370] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[371] 
       (.C(ap_clk),
        .CE(E),
        .D(D[371]),
        .Q(\ireg_reg_n_1_[371] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[372] 
       (.C(ap_clk),
        .CE(E),
        .D(D[372]),
        .Q(\ireg_reg_n_1_[372] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[373] 
       (.C(ap_clk),
        .CE(E),
        .D(D[373]),
        .Q(\ireg_reg_n_1_[373] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[374] 
       (.C(ap_clk),
        .CE(E),
        .D(D[374]),
        .Q(\ireg_reg_n_1_[374] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[375] 
       (.C(ap_clk),
        .CE(E),
        .D(D[375]),
        .Q(\ireg_reg_n_1_[375] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[376] 
       (.C(ap_clk),
        .CE(E),
        .D(D[376]),
        .Q(\ireg_reg_n_1_[376] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[377] 
       (.C(ap_clk),
        .CE(E),
        .D(D[377]),
        .Q(\ireg_reg_n_1_[377] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[378] 
       (.C(ap_clk),
        .CE(E),
        .D(D[378]),
        .Q(\ireg_reg_n_1_[378] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[379] 
       (.C(ap_clk),
        .CE(E),
        .D(D[379]),
        .Q(\ireg_reg_n_1_[379] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\ireg_reg_n_1_[37] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[380] 
       (.C(ap_clk),
        .CE(E),
        .D(D[380]),
        .Q(\ireg_reg_n_1_[380] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[381] 
       (.C(ap_clk),
        .CE(E),
        .D(D[381]),
        .Q(\ireg_reg_n_1_[381] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[382] 
       (.C(ap_clk),
        .CE(E),
        .D(D[382]),
        .Q(\ireg_reg_n_1_[382] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[383] 
       (.C(ap_clk),
        .CE(E),
        .D(D[383]),
        .Q(\ireg_reg_n_1_[383] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[384] 
       (.C(ap_clk),
        .CE(E),
        .D(D[384]),
        .Q(\ireg_reg_n_1_[384] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[385] 
       (.C(ap_clk),
        .CE(E),
        .D(D[385]),
        .Q(\ireg_reg_n_1_[385] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[386] 
       (.C(ap_clk),
        .CE(E),
        .D(D[386]),
        .Q(\ireg_reg_n_1_[386] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[387] 
       (.C(ap_clk),
        .CE(E),
        .D(D[387]),
        .Q(\ireg_reg_n_1_[387] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[388] 
       (.C(ap_clk),
        .CE(E),
        .D(D[388]),
        .Q(\ireg_reg_n_1_[388] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[389] 
       (.C(ap_clk),
        .CE(E),
        .D(D[389]),
        .Q(\ireg_reg_n_1_[389] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\ireg_reg_n_1_[38] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[390] 
       (.C(ap_clk),
        .CE(E),
        .D(D[390]),
        .Q(\ireg_reg_n_1_[390] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[391] 
       (.C(ap_clk),
        .CE(E),
        .D(D[391]),
        .Q(\ireg_reg_n_1_[391] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[392] 
       (.C(ap_clk),
        .CE(E),
        .D(D[392]),
        .Q(\ireg_reg_n_1_[392] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[393] 
       (.C(ap_clk),
        .CE(E),
        .D(D[393]),
        .Q(\ireg_reg_n_1_[393] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[394] 
       (.C(ap_clk),
        .CE(E),
        .D(D[394]),
        .Q(\ireg_reg_n_1_[394] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[395] 
       (.C(ap_clk),
        .CE(E),
        .D(D[395]),
        .Q(\ireg_reg_n_1_[395] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[396] 
       (.C(ap_clk),
        .CE(E),
        .D(D[396]),
        .Q(\ireg_reg_n_1_[396] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[397] 
       (.C(ap_clk),
        .CE(E),
        .D(D[397]),
        .Q(\ireg_reg_n_1_[397] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[398] 
       (.C(ap_clk),
        .CE(E),
        .D(D[398]),
        .Q(\ireg_reg_n_1_[398] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[399] 
       (.C(ap_clk),
        .CE(E),
        .D(D[399]),
        .Q(\ireg_reg_n_1_[399] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\ireg_reg_n_1_[39] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[400] 
       (.C(ap_clk),
        .CE(E),
        .D(D[400]),
        .Q(\ireg_reg_n_1_[400] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[401] 
       (.C(ap_clk),
        .CE(E),
        .D(D[401]),
        .Q(\ireg_reg_n_1_[401] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[402] 
       (.C(ap_clk),
        .CE(E),
        .D(D[402]),
        .Q(\ireg_reg_n_1_[402] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[403] 
       (.C(ap_clk),
        .CE(E),
        .D(D[403]),
        .Q(\ireg_reg_n_1_[403] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[404] 
       (.C(ap_clk),
        .CE(E),
        .D(D[404]),
        .Q(\ireg_reg_n_1_[404] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[405] 
       (.C(ap_clk),
        .CE(E),
        .D(D[405]),
        .Q(\ireg_reg_n_1_[405] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[406] 
       (.C(ap_clk),
        .CE(E),
        .D(D[406]),
        .Q(\ireg_reg_n_1_[406] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[407] 
       (.C(ap_clk),
        .CE(E),
        .D(D[407]),
        .Q(\ireg_reg_n_1_[407] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[408] 
       (.C(ap_clk),
        .CE(E),
        .D(D[408]),
        .Q(\ireg_reg_n_1_[408] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[409] 
       (.C(ap_clk),
        .CE(E),
        .D(D[409]),
        .Q(\ireg_reg_n_1_[409] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\ireg_reg_n_1_[40] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[410] 
       (.C(ap_clk),
        .CE(E),
        .D(D[410]),
        .Q(\ireg_reg_n_1_[410] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[411] 
       (.C(ap_clk),
        .CE(E),
        .D(D[411]),
        .Q(\ireg_reg_n_1_[411] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[412] 
       (.C(ap_clk),
        .CE(E),
        .D(D[412]),
        .Q(\ireg_reg_n_1_[412] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[413] 
       (.C(ap_clk),
        .CE(E),
        .D(D[413]),
        .Q(\ireg_reg_n_1_[413] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[414] 
       (.C(ap_clk),
        .CE(E),
        .D(D[414]),
        .Q(\ireg_reg_n_1_[414] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[415] 
       (.C(ap_clk),
        .CE(E),
        .D(D[415]),
        .Q(\ireg_reg_n_1_[415] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[416] 
       (.C(ap_clk),
        .CE(E),
        .D(D[416]),
        .Q(\ireg_reg_n_1_[416] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[417] 
       (.C(ap_clk),
        .CE(E),
        .D(D[417]),
        .Q(\ireg_reg_n_1_[417] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[418] 
       (.C(ap_clk),
        .CE(E),
        .D(D[418]),
        .Q(\ireg_reg_n_1_[418] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[419] 
       (.C(ap_clk),
        .CE(E),
        .D(D[419]),
        .Q(\ireg_reg_n_1_[419] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\ireg_reg_n_1_[41] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[420] 
       (.C(ap_clk),
        .CE(E),
        .D(D[420]),
        .Q(\ireg_reg_n_1_[420] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[421] 
       (.C(ap_clk),
        .CE(E),
        .D(D[421]),
        .Q(\ireg_reg_n_1_[421] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[422] 
       (.C(ap_clk),
        .CE(E),
        .D(D[422]),
        .Q(\ireg_reg_n_1_[422] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[423] 
       (.C(ap_clk),
        .CE(E),
        .D(D[423]),
        .Q(\ireg_reg_n_1_[423] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[424] 
       (.C(ap_clk),
        .CE(E),
        .D(D[424]),
        .Q(\ireg_reg_n_1_[424] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[425] 
       (.C(ap_clk),
        .CE(E),
        .D(D[425]),
        .Q(\ireg_reg_n_1_[425] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[426] 
       (.C(ap_clk),
        .CE(E),
        .D(D[426]),
        .Q(\ireg_reg_n_1_[426] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[427] 
       (.C(ap_clk),
        .CE(E),
        .D(D[427]),
        .Q(\ireg_reg_n_1_[427] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[428] 
       (.C(ap_clk),
        .CE(E),
        .D(D[428]),
        .Q(\ireg_reg_n_1_[428] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[429] 
       (.C(ap_clk),
        .CE(E),
        .D(D[429]),
        .Q(\ireg_reg_n_1_[429] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\ireg_reg_n_1_[42] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[430] 
       (.C(ap_clk),
        .CE(E),
        .D(D[430]),
        .Q(\ireg_reg_n_1_[430] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[431] 
       (.C(ap_clk),
        .CE(E),
        .D(D[431]),
        .Q(\ireg_reg_n_1_[431] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[432] 
       (.C(ap_clk),
        .CE(E),
        .D(D[432]),
        .Q(\ireg_reg_n_1_[432] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[433] 
       (.C(ap_clk),
        .CE(E),
        .D(D[433]),
        .Q(\ireg_reg_n_1_[433] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[434] 
       (.C(ap_clk),
        .CE(E),
        .D(D[434]),
        .Q(\ireg_reg_n_1_[434] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[435] 
       (.C(ap_clk),
        .CE(E),
        .D(D[435]),
        .Q(\ireg_reg_n_1_[435] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[436] 
       (.C(ap_clk),
        .CE(E),
        .D(D[436]),
        .Q(\ireg_reg_n_1_[436] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[437] 
       (.C(ap_clk),
        .CE(E),
        .D(D[437]),
        .Q(\ireg_reg_n_1_[437] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[438] 
       (.C(ap_clk),
        .CE(E),
        .D(D[438]),
        .Q(\ireg_reg_n_1_[438] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[439] 
       (.C(ap_clk),
        .CE(E),
        .D(D[439]),
        .Q(\ireg_reg_n_1_[439] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\ireg_reg_n_1_[43] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[440] 
       (.C(ap_clk),
        .CE(E),
        .D(D[440]),
        .Q(\ireg_reg_n_1_[440] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[441] 
       (.C(ap_clk),
        .CE(E),
        .D(D[441]),
        .Q(\ireg_reg_n_1_[441] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[442] 
       (.C(ap_clk),
        .CE(E),
        .D(D[442]),
        .Q(\ireg_reg_n_1_[442] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[443] 
       (.C(ap_clk),
        .CE(E),
        .D(D[443]),
        .Q(\ireg_reg_n_1_[443] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[444] 
       (.C(ap_clk),
        .CE(E),
        .D(D[444]),
        .Q(\ireg_reg_n_1_[444] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[445] 
       (.C(ap_clk),
        .CE(E),
        .D(D[445]),
        .Q(\ireg_reg_n_1_[445] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[446] 
       (.C(ap_clk),
        .CE(E),
        .D(D[446]),
        .Q(\ireg_reg_n_1_[446] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[447] 
       (.C(ap_clk),
        .CE(E),
        .D(D[447]),
        .Q(\ireg_reg_n_1_[447] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[448] 
       (.C(ap_clk),
        .CE(E),
        .D(D[448]),
        .Q(\ireg_reg_n_1_[448] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[449] 
       (.C(ap_clk),
        .CE(E),
        .D(D[449]),
        .Q(\ireg_reg_n_1_[449] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\ireg_reg_n_1_[44] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[450] 
       (.C(ap_clk),
        .CE(E),
        .D(D[450]),
        .Q(\ireg_reg_n_1_[450] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[451] 
       (.C(ap_clk),
        .CE(E),
        .D(D[451]),
        .Q(\ireg_reg_n_1_[451] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[452] 
       (.C(ap_clk),
        .CE(E),
        .D(D[452]),
        .Q(\ireg_reg_n_1_[452] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[453] 
       (.C(ap_clk),
        .CE(E),
        .D(D[453]),
        .Q(\ireg_reg_n_1_[453] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[454] 
       (.C(ap_clk),
        .CE(E),
        .D(D[454]),
        .Q(\ireg_reg_n_1_[454] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[455] 
       (.C(ap_clk),
        .CE(E),
        .D(D[455]),
        .Q(\ireg_reg_n_1_[455] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[456] 
       (.C(ap_clk),
        .CE(E),
        .D(D[456]),
        .Q(\ireg_reg_n_1_[456] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[457] 
       (.C(ap_clk),
        .CE(E),
        .D(D[457]),
        .Q(\ireg_reg_n_1_[457] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[458] 
       (.C(ap_clk),
        .CE(E),
        .D(D[458]),
        .Q(\ireg_reg_n_1_[458] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[459] 
       (.C(ap_clk),
        .CE(E),
        .D(D[459]),
        .Q(\ireg_reg_n_1_[459] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\ireg_reg_n_1_[45] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[460] 
       (.C(ap_clk),
        .CE(E),
        .D(D[460]),
        .Q(\ireg_reg_n_1_[460] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[461] 
       (.C(ap_clk),
        .CE(E),
        .D(D[461]),
        .Q(\ireg_reg_n_1_[461] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[462] 
       (.C(ap_clk),
        .CE(E),
        .D(D[462]),
        .Q(\ireg_reg_n_1_[462] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[463] 
       (.C(ap_clk),
        .CE(E),
        .D(D[463]),
        .Q(\ireg_reg_n_1_[463] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[464] 
       (.C(ap_clk),
        .CE(E),
        .D(D[464]),
        .Q(\ireg_reg_n_1_[464] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[465] 
       (.C(ap_clk),
        .CE(E),
        .D(D[465]),
        .Q(\ireg_reg_n_1_[465] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[466] 
       (.C(ap_clk),
        .CE(E),
        .D(D[466]),
        .Q(\ireg_reg_n_1_[466] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[467] 
       (.C(ap_clk),
        .CE(E),
        .D(D[467]),
        .Q(\ireg_reg_n_1_[467] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[468] 
       (.C(ap_clk),
        .CE(E),
        .D(D[468]),
        .Q(\ireg_reg_n_1_[468] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[469] 
       (.C(ap_clk),
        .CE(E),
        .D(D[469]),
        .Q(\ireg_reg_n_1_[469] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\ireg_reg_n_1_[46] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[470] 
       (.C(ap_clk),
        .CE(E),
        .D(D[470]),
        .Q(\ireg_reg_n_1_[470] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[471] 
       (.C(ap_clk),
        .CE(E),
        .D(D[471]),
        .Q(\ireg_reg_n_1_[471] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[472] 
       (.C(ap_clk),
        .CE(E),
        .D(D[472]),
        .Q(\ireg_reg_n_1_[472] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[473] 
       (.C(ap_clk),
        .CE(E),
        .D(D[473]),
        .Q(\ireg_reg_n_1_[473] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[474] 
       (.C(ap_clk),
        .CE(E),
        .D(D[474]),
        .Q(\ireg_reg_n_1_[474] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[475] 
       (.C(ap_clk),
        .CE(E),
        .D(D[475]),
        .Q(\ireg_reg_n_1_[475] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[476] 
       (.C(ap_clk),
        .CE(E),
        .D(D[476]),
        .Q(\ireg_reg_n_1_[476] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[477] 
       (.C(ap_clk),
        .CE(E),
        .D(D[477]),
        .Q(\ireg_reg_n_1_[477] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[478] 
       (.C(ap_clk),
        .CE(E),
        .D(D[478]),
        .Q(\ireg_reg_n_1_[478] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[479] 
       (.C(ap_clk),
        .CE(E),
        .D(D[479]),
        .Q(\ireg_reg_n_1_[479] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\ireg_reg_n_1_[47] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[480] 
       (.C(ap_clk),
        .CE(E),
        .D(D[480]),
        .Q(\ireg_reg_n_1_[480] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[481] 
       (.C(ap_clk),
        .CE(E),
        .D(D[481]),
        .Q(\ireg_reg_n_1_[481] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[482] 
       (.C(ap_clk),
        .CE(E),
        .D(D[482]),
        .Q(\ireg_reg_n_1_[482] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[483] 
       (.C(ap_clk),
        .CE(E),
        .D(D[483]),
        .Q(\ireg_reg_n_1_[483] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[484] 
       (.C(ap_clk),
        .CE(E),
        .D(D[484]),
        .Q(\ireg_reg_n_1_[484] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[485] 
       (.C(ap_clk),
        .CE(E),
        .D(D[485]),
        .Q(\ireg_reg_n_1_[485] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[486] 
       (.C(ap_clk),
        .CE(E),
        .D(D[486]),
        .Q(\ireg_reg_n_1_[486] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[487] 
       (.C(ap_clk),
        .CE(E),
        .D(D[487]),
        .Q(\ireg_reg_n_1_[487] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[488] 
       (.C(ap_clk),
        .CE(E),
        .D(D[488]),
        .Q(\ireg_reg_n_1_[488] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[489] 
       (.C(ap_clk),
        .CE(E),
        .D(D[489]),
        .Q(\ireg_reg_n_1_[489] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\ireg_reg_n_1_[48] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[490] 
       (.C(ap_clk),
        .CE(E),
        .D(D[490]),
        .Q(\ireg_reg_n_1_[490] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[491] 
       (.C(ap_clk),
        .CE(E),
        .D(D[491]),
        .Q(\ireg_reg_n_1_[491] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[492] 
       (.C(ap_clk),
        .CE(E),
        .D(D[492]),
        .Q(\ireg_reg_n_1_[492] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[493] 
       (.C(ap_clk),
        .CE(E),
        .D(D[493]),
        .Q(\ireg_reg_n_1_[493] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[494] 
       (.C(ap_clk),
        .CE(E),
        .D(D[494]),
        .Q(\ireg_reg_n_1_[494] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[495] 
       (.C(ap_clk),
        .CE(E),
        .D(D[495]),
        .Q(\ireg_reg_n_1_[495] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[496] 
       (.C(ap_clk),
        .CE(E),
        .D(D[496]),
        .Q(\ireg_reg_n_1_[496] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[497] 
       (.C(ap_clk),
        .CE(E),
        .D(D[497]),
        .Q(\ireg_reg_n_1_[497] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[498] 
       (.C(ap_clk),
        .CE(E),
        .D(D[498]),
        .Q(\ireg_reg_n_1_[498] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[499] 
       (.C(ap_clk),
        .CE(E),
        .D(D[499]),
        .Q(\ireg_reg_n_1_[499] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\ireg_reg_n_1_[49] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\ireg_reg_n_1_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[500] 
       (.C(ap_clk),
        .CE(E),
        .D(D[500]),
        .Q(\ireg_reg_n_1_[500] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[501] 
       (.C(ap_clk),
        .CE(E),
        .D(D[501]),
        .Q(\ireg_reg_n_1_[501] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[502] 
       (.C(ap_clk),
        .CE(E),
        .D(D[502]),
        .Q(\ireg_reg_n_1_[502] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[503] 
       (.C(ap_clk),
        .CE(E),
        .D(D[503]),
        .Q(\ireg_reg_n_1_[503] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[504] 
       (.C(ap_clk),
        .CE(E),
        .D(D[504]),
        .Q(\ireg_reg_n_1_[504] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[505] 
       (.C(ap_clk),
        .CE(E),
        .D(D[505]),
        .Q(\ireg_reg_n_1_[505] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[506] 
       (.C(ap_clk),
        .CE(E),
        .D(D[506]),
        .Q(\ireg_reg_n_1_[506] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[507] 
       (.C(ap_clk),
        .CE(E),
        .D(D[507]),
        .Q(\ireg_reg_n_1_[507] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[508] 
       (.C(ap_clk),
        .CE(E),
        .D(D[508]),
        .Q(\ireg_reg_n_1_[508] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[509] 
       (.C(ap_clk),
        .CE(E),
        .D(D[509]),
        .Q(\ireg_reg_n_1_[509] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\ireg_reg_n_1_[50] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[510] 
       (.C(ap_clk),
        .CE(E),
        .D(D[510]),
        .Q(\ireg_reg_n_1_[510] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[511] 
       (.C(ap_clk),
        .CE(E),
        .D(D[511]),
        .Q(\ireg_reg_n_1_[511] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[512] 
       (.C(ap_clk),
        .CE(E),
        .D(D[512]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\ireg_reg_n_1_[51] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\ireg_reg_n_1_[52] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\ireg_reg_n_1_[53] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\ireg_reg_n_1_[54] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\ireg_reg_n_1_[55] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\ireg_reg_n_1_[56] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\ireg_reg_n_1_[57] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\ireg_reg_n_1_[58] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\ireg_reg_n_1_[59] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\ireg_reg_n_1_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\ireg_reg_n_1_[60] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\ireg_reg_n_1_[61] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\ireg_reg_n_1_[62] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\ireg_reg_n_1_[63] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\ireg_reg_n_1_[64] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\ireg_reg_n_1_[65] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[66]),
        .Q(\ireg_reg_n_1_[66] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[67]),
        .Q(\ireg_reg_n_1_[67] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(D[68]),
        .Q(\ireg_reg_n_1_[68] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(D[69]),
        .Q(\ireg_reg_n_1_[69] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(D[70]),
        .Q(\ireg_reg_n_1_[70] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(D[71]),
        .Q(\ireg_reg_n_1_[71] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(D[72]),
        .Q(\ireg_reg_n_1_[72] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(D[73]),
        .Q(\ireg_reg_n_1_[73] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(D[74]),
        .Q(\ireg_reg_n_1_[74] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(D[75]),
        .Q(\ireg_reg_n_1_[75] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(D[76]),
        .Q(\ireg_reg_n_1_[76] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(D[77]),
        .Q(\ireg_reg_n_1_[77] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(D[78]),
        .Q(\ireg_reg_n_1_[78] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(D[79]),
        .Q(\ireg_reg_n_1_[79] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(D[80]),
        .Q(\ireg_reg_n_1_[80] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(D[81]),
        .Q(\ireg_reg_n_1_[81] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(D[82]),
        .Q(\ireg_reg_n_1_[82] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(D[83]),
        .Q(\ireg_reg_n_1_[83] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(D[84]),
        .Q(\ireg_reg_n_1_[84] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(D[85]),
        .Q(\ireg_reg_n_1_[85] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(D[86]),
        .Q(\ireg_reg_n_1_[86] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(D[87]),
        .Q(\ireg_reg_n_1_[87] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(D[88]),
        .Q(\ireg_reg_n_1_[88] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(D[89]),
        .Q(\ireg_reg_n_1_[89] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\ireg_reg_n_1_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(D[90]),
        .Q(\ireg_reg_n_1_[90] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(D[91]),
        .Q(\ireg_reg_n_1_[91] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(D[92]),
        .Q(\ireg_reg_n_1_[92] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(D[93]),
        .Q(\ireg_reg_n_1_[93] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(D[94]),
        .Q(\ireg_reg_n_1_[94] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(D[95]),
        .Q(\ireg_reg_n_1_[95] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[96] 
       (.C(ap_clk),
        .CE(E),
        .D(D[96]),
        .Q(\ireg_reg_n_1_[96] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[97] 
       (.C(ap_clk),
        .CE(E),
        .D(D[97]),
        .Q(\ireg_reg_n_1_[97] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[98] 
       (.C(ap_clk),
        .CE(E),
        .D(D[98]),
        .Q(\ireg_reg_n_1_[98] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[99] 
       (.C(ap_clk),
        .CE(E),
        .D(D[99]),
        .Q(\ireg_reg_n_1_[99] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[0]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[0] ),
        .I3(D[0]),
        .O(\ireg_reg[512]_0 [0]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[100]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[100] ),
        .I3(D[100]),
        .O(\ireg_reg[512]_0 [100]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[101]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[101] ),
        .I3(D[101]),
        .O(\ireg_reg[512]_0 [101]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[102]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[102] ),
        .I3(D[102]),
        .O(\ireg_reg[512]_0 [102]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[103]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[103] ),
        .I3(D[103]),
        .O(\ireg_reg[512]_0 [103]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[104]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[104] ),
        .I3(D[104]),
        .O(\ireg_reg[512]_0 [104]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[105]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[105] ),
        .I3(D[105]),
        .O(\ireg_reg[512]_0 [105]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[106]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[106] ),
        .I3(D[106]),
        .O(\ireg_reg[512]_0 [106]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[107]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[107] ),
        .I3(D[107]),
        .O(\ireg_reg[512]_0 [107]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[108]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[108] ),
        .I3(D[108]),
        .O(\ireg_reg[512]_0 [108]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[109]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[109] ),
        .I3(D[109]),
        .O(\ireg_reg[512]_0 [109]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[10]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[10] ),
        .I3(D[10]),
        .O(\ireg_reg[512]_0 [10]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[110]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[110] ),
        .I3(D[110]),
        .O(\ireg_reg[512]_0 [110]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[111]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[111] ),
        .I3(D[111]),
        .O(\ireg_reg[512]_0 [111]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[112]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[112] ),
        .I3(D[112]),
        .O(\ireg_reg[512]_0 [112]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[113]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[113] ),
        .I3(D[113]),
        .O(\ireg_reg[512]_0 [113]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[114]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[114] ),
        .I3(D[114]),
        .O(\ireg_reg[512]_0 [114]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[115]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[115] ),
        .I3(D[115]),
        .O(\ireg_reg[512]_0 [115]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[116]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[116] ),
        .I3(D[116]),
        .O(\ireg_reg[512]_0 [116]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[117]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[117] ),
        .I3(D[117]),
        .O(\ireg_reg[512]_0 [117]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[118]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[118] ),
        .I3(D[118]),
        .O(\ireg_reg[512]_0 [118]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[119]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[119] ),
        .I3(D[119]),
        .O(\ireg_reg[512]_0 [119]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[11]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[11] ),
        .I3(D[11]),
        .O(\ireg_reg[512]_0 [11]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[120]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[120] ),
        .I3(D[120]),
        .O(\ireg_reg[512]_0 [120]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[121]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[121] ),
        .I3(D[121]),
        .O(\ireg_reg[512]_0 [121]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[122]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[122] ),
        .I3(D[122]),
        .O(\ireg_reg[512]_0 [122]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[123]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[123] ),
        .I3(D[123]),
        .O(\ireg_reg[512]_0 [123]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[124]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[124] ),
        .I3(D[124]),
        .O(\ireg_reg[512]_0 [124]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[125]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[125] ),
        .I3(D[125]),
        .O(\ireg_reg[512]_0 [125]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[126]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[126] ),
        .I3(D[126]),
        .O(\ireg_reg[512]_0 [126]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[127]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[127] ),
        .I3(D[127]),
        .O(\ireg_reg[512]_0 [127]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[128]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[128] ),
        .I3(D[128]),
        .O(\ireg_reg[512]_0 [128]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[129]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[129] ),
        .I3(D[129]),
        .O(\ireg_reg[512]_0 [129]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[12]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[12] ),
        .I3(D[12]),
        .O(\ireg_reg[512]_0 [12]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[130]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[130] ),
        .I3(D[130]),
        .O(\ireg_reg[512]_0 [130]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[131]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[131] ),
        .I3(D[131]),
        .O(\ireg_reg[512]_0 [131]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[132]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[132] ),
        .I3(D[132]),
        .O(\ireg_reg[512]_0 [132]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[133]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[133] ),
        .I3(D[133]),
        .O(\ireg_reg[512]_0 [133]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[134]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[134] ),
        .I3(D[134]),
        .O(\ireg_reg[512]_0 [134]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[135]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[135] ),
        .I3(D[135]),
        .O(\ireg_reg[512]_0 [135]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[136]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[136] ),
        .I3(D[136]),
        .O(\ireg_reg[512]_0 [136]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[137]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[137] ),
        .I3(D[137]),
        .O(\ireg_reg[512]_0 [137]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[138]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[138] ),
        .I3(D[138]),
        .O(\ireg_reg[512]_0 [138]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[139]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[139] ),
        .I3(D[139]),
        .O(\ireg_reg[512]_0 [139]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[13]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[13] ),
        .I3(D[13]),
        .O(\ireg_reg[512]_0 [13]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[140]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[140] ),
        .I3(D[140]),
        .O(\ireg_reg[512]_0 [140]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[141]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[141] ),
        .I3(D[141]),
        .O(\ireg_reg[512]_0 [141]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[142]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[142] ),
        .I3(D[142]),
        .O(\ireg_reg[512]_0 [142]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[143]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[143] ),
        .I3(D[143]),
        .O(\ireg_reg[512]_0 [143]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[144]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[144] ),
        .I3(D[144]),
        .O(\ireg_reg[512]_0 [144]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[145]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[145] ),
        .I3(D[145]),
        .O(\ireg_reg[512]_0 [145]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[146]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[146] ),
        .I3(D[146]),
        .O(\ireg_reg[512]_0 [146]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[147]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[147] ),
        .I3(D[147]),
        .O(\ireg_reg[512]_0 [147]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[148]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[148] ),
        .I3(D[148]),
        .O(\ireg_reg[512]_0 [148]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[149]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[149] ),
        .I3(D[149]),
        .O(\ireg_reg[512]_0 [149]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[14]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[14] ),
        .I3(D[14]),
        .O(\ireg_reg[512]_0 [14]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[150]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[150] ),
        .I3(D[150]),
        .O(\ireg_reg[512]_0 [150]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[151]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[151] ),
        .I3(D[151]),
        .O(\ireg_reg[512]_0 [151]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[152]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[152] ),
        .I3(D[152]),
        .O(\ireg_reg[512]_0 [152]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[153]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[153] ),
        .I3(D[153]),
        .O(\ireg_reg[512]_0 [153]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[154]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[154] ),
        .I3(D[154]),
        .O(\ireg_reg[512]_0 [154]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[155]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[155] ),
        .I3(D[155]),
        .O(\ireg_reg[512]_0 [155]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[156]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[156] ),
        .I3(D[156]),
        .O(\ireg_reg[512]_0 [156]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[157]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[157] ),
        .I3(D[157]),
        .O(\ireg_reg[512]_0 [157]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[158]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[158] ),
        .I3(D[158]),
        .O(\ireg_reg[512]_0 [158]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[159]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[159] ),
        .I3(D[159]),
        .O(\ireg_reg[512]_0 [159]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[15]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[15] ),
        .I3(D[15]),
        .O(\ireg_reg[512]_0 [15]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[160]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[160] ),
        .I3(D[160]),
        .O(\ireg_reg[512]_0 [160]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[161]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[161] ),
        .I3(D[161]),
        .O(\ireg_reg[512]_0 [161]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[162]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[162] ),
        .I3(D[162]),
        .O(\ireg_reg[512]_0 [162]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[163]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[163] ),
        .I3(D[163]),
        .O(\ireg_reg[512]_0 [163]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[164]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[164] ),
        .I3(D[164]),
        .O(\ireg_reg[512]_0 [164]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[165]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[165] ),
        .I3(D[165]),
        .O(\ireg_reg[512]_0 [165]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[166]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[166] ),
        .I3(D[166]),
        .O(\ireg_reg[512]_0 [166]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[167]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[167] ),
        .I3(D[167]),
        .O(\ireg_reg[512]_0 [167]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[168]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[168] ),
        .I3(D[168]),
        .O(\ireg_reg[512]_0 [168]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[169]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[169] ),
        .I3(D[169]),
        .O(\ireg_reg[512]_0 [169]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[16]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[16] ),
        .I3(D[16]),
        .O(\ireg_reg[512]_0 [16]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[170]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[170] ),
        .I3(D[170]),
        .O(\ireg_reg[512]_0 [170]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[171]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[171] ),
        .I3(D[171]),
        .O(\ireg_reg[512]_0 [171]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[172]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[172] ),
        .I3(D[172]),
        .O(\ireg_reg[512]_0 [172]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[173]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[173] ),
        .I3(D[173]),
        .O(\ireg_reg[512]_0 [173]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[174]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[174] ),
        .I3(D[174]),
        .O(\ireg_reg[512]_0 [174]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[175]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[175] ),
        .I3(D[175]),
        .O(\ireg_reg[512]_0 [175]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[176]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[176] ),
        .I3(D[176]),
        .O(\ireg_reg[512]_0 [176]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[177]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[177] ),
        .I3(D[177]),
        .O(\ireg_reg[512]_0 [177]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[178]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[178] ),
        .I3(D[178]),
        .O(\ireg_reg[512]_0 [178]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[179]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[179] ),
        .I3(D[179]),
        .O(\ireg_reg[512]_0 [179]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[17]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[17] ),
        .I3(D[17]),
        .O(\ireg_reg[512]_0 [17]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[180]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[180] ),
        .I3(D[180]),
        .O(\ireg_reg[512]_0 [180]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[181]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[181] ),
        .I3(D[181]),
        .O(\ireg_reg[512]_0 [181]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[182]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[182] ),
        .I3(D[182]),
        .O(\ireg_reg[512]_0 [182]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[183]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[183] ),
        .I3(D[183]),
        .O(\ireg_reg[512]_0 [183]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[184]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[184] ),
        .I3(D[184]),
        .O(\ireg_reg[512]_0 [184]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[185]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[185] ),
        .I3(D[185]),
        .O(\ireg_reg[512]_0 [185]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[186]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[186] ),
        .I3(D[186]),
        .O(\ireg_reg[512]_0 [186]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[187]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[187] ),
        .I3(D[187]),
        .O(\ireg_reg[512]_0 [187]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[188]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[188] ),
        .I3(D[188]),
        .O(\ireg_reg[512]_0 [188]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[189]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[189] ),
        .I3(D[189]),
        .O(\ireg_reg[512]_0 [189]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[18]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[18] ),
        .I3(D[18]),
        .O(\ireg_reg[512]_0 [18]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[190]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[190] ),
        .I3(D[190]),
        .O(\ireg_reg[512]_0 [190]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[191]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[191] ),
        .I3(D[191]),
        .O(\ireg_reg[512]_0 [191]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[192]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[192] ),
        .I3(D[192]),
        .O(\ireg_reg[512]_0 [192]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[193]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[193] ),
        .I3(D[193]),
        .O(\ireg_reg[512]_0 [193]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[194]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[194] ),
        .I3(D[194]),
        .O(\ireg_reg[512]_0 [194]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[195]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[195] ),
        .I3(D[195]),
        .O(\ireg_reg[512]_0 [195]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[196]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[196] ),
        .I3(D[196]),
        .O(\ireg_reg[512]_0 [196]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[197]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[197] ),
        .I3(D[197]),
        .O(\ireg_reg[512]_0 [197]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[198]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[198] ),
        .I3(D[198]),
        .O(\ireg_reg[512]_0 [198]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[199]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[199] ),
        .I3(D[199]),
        .O(\ireg_reg[512]_0 [199]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[19]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[19] ),
        .I3(D[19]),
        .O(\ireg_reg[512]_0 [19]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[1]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[1] ),
        .I3(D[1]),
        .O(\ireg_reg[512]_0 [1]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[200]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[200] ),
        .I3(D[200]),
        .O(\ireg_reg[512]_0 [200]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[201]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[201] ),
        .I3(D[201]),
        .O(\ireg_reg[512]_0 [201]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[202]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[202] ),
        .I3(D[202]),
        .O(\ireg_reg[512]_0 [202]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[203]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[203] ),
        .I3(D[203]),
        .O(\ireg_reg[512]_0 [203]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[204]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[204] ),
        .I3(D[204]),
        .O(\ireg_reg[512]_0 [204]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[205]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[205] ),
        .I3(D[205]),
        .O(\ireg_reg[512]_0 [205]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[206]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[206] ),
        .I3(D[206]),
        .O(\ireg_reg[512]_0 [206]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[207]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[207] ),
        .I3(D[207]),
        .O(\ireg_reg[512]_0 [207]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[208]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[208] ),
        .I3(D[208]),
        .O(\ireg_reg[512]_0 [208]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[209]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[209] ),
        .I3(D[209]),
        .O(\ireg_reg[512]_0 [209]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[20]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[20] ),
        .I3(D[20]),
        .O(\ireg_reg[512]_0 [20]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[210]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[210] ),
        .I3(D[210]),
        .O(\ireg_reg[512]_0 [210]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[211]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[211] ),
        .I3(D[211]),
        .O(\ireg_reg[512]_0 [211]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[212]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[212] ),
        .I3(D[212]),
        .O(\ireg_reg[512]_0 [212]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[213]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[213] ),
        .I3(D[213]),
        .O(\ireg_reg[512]_0 [213]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[214]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[214] ),
        .I3(D[214]),
        .O(\ireg_reg[512]_0 [214]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[215]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[215] ),
        .I3(D[215]),
        .O(\ireg_reg[512]_0 [215]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[216]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[216] ),
        .I3(D[216]),
        .O(\ireg_reg[512]_0 [216]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[217]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[217] ),
        .I3(D[217]),
        .O(\ireg_reg[512]_0 [217]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[218]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[218] ),
        .I3(D[218]),
        .O(\ireg_reg[512]_0 [218]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[219]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[219] ),
        .I3(D[219]),
        .O(\ireg_reg[512]_0 [219]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[21]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[21] ),
        .I3(D[21]),
        .O(\ireg_reg[512]_0 [21]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[220]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[220] ),
        .I3(D[220]),
        .O(\ireg_reg[512]_0 [220]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[221]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[221] ),
        .I3(D[221]),
        .O(\ireg_reg[512]_0 [221]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[222]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[222] ),
        .I3(D[222]),
        .O(\ireg_reg[512]_0 [222]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[223]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[223] ),
        .I3(D[223]),
        .O(\ireg_reg[512]_0 [223]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[224]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[224] ),
        .I3(D[224]),
        .O(\ireg_reg[512]_0 [224]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[225]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[225] ),
        .I3(D[225]),
        .O(\ireg_reg[512]_0 [225]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[226]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[226] ),
        .I3(D[226]),
        .O(\ireg_reg[512]_0 [226]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[227]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[227] ),
        .I3(D[227]),
        .O(\ireg_reg[512]_0 [227]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[228]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[228] ),
        .I3(D[228]),
        .O(\ireg_reg[512]_0 [228]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[229]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[229] ),
        .I3(D[229]),
        .O(\ireg_reg[512]_0 [229]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[22]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[22] ),
        .I3(D[22]),
        .O(\ireg_reg[512]_0 [22]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[230]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[230] ),
        .I3(D[230]),
        .O(\ireg_reg[512]_0 [230]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[231]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[231] ),
        .I3(D[231]),
        .O(\ireg_reg[512]_0 [231]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[232]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[232] ),
        .I3(D[232]),
        .O(\ireg_reg[512]_0 [232]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[233]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[233] ),
        .I3(D[233]),
        .O(\ireg_reg[512]_0 [233]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[234]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[234] ),
        .I3(D[234]),
        .O(\ireg_reg[512]_0 [234]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[235]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[235] ),
        .I3(D[235]),
        .O(\ireg_reg[512]_0 [235]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[236]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[236] ),
        .I3(D[236]),
        .O(\ireg_reg[512]_0 [236]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[237]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[237] ),
        .I3(D[237]),
        .O(\ireg_reg[512]_0 [237]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[238]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[238] ),
        .I3(D[238]),
        .O(\ireg_reg[512]_0 [238]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[239]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[239] ),
        .I3(D[239]),
        .O(\ireg_reg[512]_0 [239]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[23]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[23] ),
        .I3(D[23]),
        .O(\ireg_reg[512]_0 [23]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[240]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[240] ),
        .I3(D[240]),
        .O(\ireg_reg[512]_0 [240]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[241]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[241] ),
        .I3(D[241]),
        .O(\ireg_reg[512]_0 [241]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[242]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[242] ),
        .I3(D[242]),
        .O(\ireg_reg[512]_0 [242]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[243]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[243] ),
        .I3(D[243]),
        .O(\ireg_reg[512]_0 [243]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[244]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[244] ),
        .I3(D[244]),
        .O(\ireg_reg[512]_0 [244]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[245]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[245] ),
        .I3(D[245]),
        .O(\ireg_reg[512]_0 [245]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[246]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[246] ),
        .I3(D[246]),
        .O(\ireg_reg[512]_0 [246]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[247]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[247] ),
        .I3(D[247]),
        .O(\ireg_reg[512]_0 [247]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[248]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[248] ),
        .I3(D[248]),
        .O(\ireg_reg[512]_0 [248]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[249]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[249] ),
        .I3(D[249]),
        .O(\ireg_reg[512]_0 [249]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[24]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[24] ),
        .I3(D[24]),
        .O(\ireg_reg[512]_0 [24]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[250]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[250] ),
        .I3(D[250]),
        .O(\ireg_reg[512]_0 [250]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[251]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[251] ),
        .I3(D[251]),
        .O(\ireg_reg[512]_0 [251]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[252]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[252] ),
        .I3(D[252]),
        .O(\ireg_reg[512]_0 [252]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[253]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[253] ),
        .I3(D[253]),
        .O(\ireg_reg[512]_0 [253]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[254]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[254] ),
        .I3(D[254]),
        .O(\ireg_reg[512]_0 [254]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[255]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[255] ),
        .I3(D[255]),
        .O(\ireg_reg[512]_0 [255]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[256]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[256] ),
        .I3(D[256]),
        .O(\ireg_reg[512]_0 [256]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[257]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[257] ),
        .I3(D[257]),
        .O(\ireg_reg[512]_0 [257]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[258]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[258] ),
        .I3(D[258]),
        .O(\ireg_reg[512]_0 [258]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[259]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[259] ),
        .I3(D[259]),
        .O(\ireg_reg[512]_0 [259]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[25]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[25] ),
        .I3(D[25]),
        .O(\ireg_reg[512]_0 [25]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[260]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[260] ),
        .I3(D[260]),
        .O(\ireg_reg[512]_0 [260]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[261]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[261] ),
        .I3(D[261]),
        .O(\ireg_reg[512]_0 [261]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[262]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[262] ),
        .I3(D[262]),
        .O(\ireg_reg[512]_0 [262]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[263]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[263] ),
        .I3(D[263]),
        .O(\ireg_reg[512]_0 [263]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[264]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[264] ),
        .I3(D[264]),
        .O(\ireg_reg[512]_0 [264]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[265]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[265] ),
        .I3(D[265]),
        .O(\ireg_reg[512]_0 [265]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[266]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[266] ),
        .I3(D[266]),
        .O(\ireg_reg[512]_0 [266]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[267]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[267] ),
        .I3(D[267]),
        .O(\ireg_reg[512]_0 [267]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[268]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[268] ),
        .I3(D[268]),
        .O(\ireg_reg[512]_0 [268]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[269]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[269] ),
        .I3(D[269]),
        .O(\ireg_reg[512]_0 [269]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[26]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[26] ),
        .I3(D[26]),
        .O(\ireg_reg[512]_0 [26]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[270]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[270] ),
        .I3(D[270]),
        .O(\ireg_reg[512]_0 [270]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[271]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[271] ),
        .I3(D[271]),
        .O(\ireg_reg[512]_0 [271]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[272]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[272] ),
        .I3(D[272]),
        .O(\ireg_reg[512]_0 [272]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[273]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[273] ),
        .I3(D[273]),
        .O(\ireg_reg[512]_0 [273]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[274]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[274] ),
        .I3(D[274]),
        .O(\ireg_reg[512]_0 [274]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[275]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[275] ),
        .I3(D[275]),
        .O(\ireg_reg[512]_0 [275]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[276]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[276] ),
        .I3(D[276]),
        .O(\ireg_reg[512]_0 [276]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[277]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[277] ),
        .I3(D[277]),
        .O(\ireg_reg[512]_0 [277]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[278]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[278] ),
        .I3(D[278]),
        .O(\ireg_reg[512]_0 [278]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[279]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[279] ),
        .I3(D[279]),
        .O(\ireg_reg[512]_0 [279]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[27]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[27] ),
        .I3(D[27]),
        .O(\ireg_reg[512]_0 [27]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[280]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[280] ),
        .I3(D[280]),
        .O(\ireg_reg[512]_0 [280]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[281]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[281] ),
        .I3(D[281]),
        .O(\ireg_reg[512]_0 [281]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[282]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[282] ),
        .I3(D[282]),
        .O(\ireg_reg[512]_0 [282]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[283]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[283] ),
        .I3(D[283]),
        .O(\ireg_reg[512]_0 [283]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[284]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[284] ),
        .I3(D[284]),
        .O(\ireg_reg[512]_0 [284]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[285]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[285] ),
        .I3(D[285]),
        .O(\ireg_reg[512]_0 [285]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[286]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[286] ),
        .I3(D[286]),
        .O(\ireg_reg[512]_0 [286]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[287]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[287] ),
        .I3(D[287]),
        .O(\ireg_reg[512]_0 [287]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[288]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[288] ),
        .I3(D[288]),
        .O(\ireg_reg[512]_0 [288]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[289]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[289] ),
        .I3(D[289]),
        .O(\ireg_reg[512]_0 [289]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[28]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[28] ),
        .I3(D[28]),
        .O(\ireg_reg[512]_0 [28]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[290]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[290] ),
        .I3(D[290]),
        .O(\ireg_reg[512]_0 [290]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[291]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[291] ),
        .I3(D[291]),
        .O(\ireg_reg[512]_0 [291]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[292]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[292] ),
        .I3(D[292]),
        .O(\ireg_reg[512]_0 [292]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[293]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[293] ),
        .I3(D[293]),
        .O(\ireg_reg[512]_0 [293]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[294]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[294] ),
        .I3(D[294]),
        .O(\ireg_reg[512]_0 [294]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[295]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[295] ),
        .I3(D[295]),
        .O(\ireg_reg[512]_0 [295]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[296]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[296] ),
        .I3(D[296]),
        .O(\ireg_reg[512]_0 [296]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[297]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[297] ),
        .I3(D[297]),
        .O(\ireg_reg[512]_0 [297]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[298]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[298] ),
        .I3(D[298]),
        .O(\ireg_reg[512]_0 [298]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[299]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[299] ),
        .I3(D[299]),
        .O(\ireg_reg[512]_0 [299]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[29]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[29] ),
        .I3(D[29]),
        .O(\ireg_reg[512]_0 [29]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[2]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[2] ),
        .I3(D[2]),
        .O(\ireg_reg[512]_0 [2]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[300]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[300] ),
        .I3(D[300]),
        .O(\ireg_reg[512]_0 [300]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[301]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[301] ),
        .I3(D[301]),
        .O(\ireg_reg[512]_0 [301]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[302]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[302] ),
        .I3(D[302]),
        .O(\ireg_reg[512]_0 [302]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[303]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[303] ),
        .I3(D[303]),
        .O(\ireg_reg[512]_0 [303]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[304]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[304] ),
        .I3(D[304]),
        .O(\ireg_reg[512]_0 [304]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[305]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[305] ),
        .I3(D[305]),
        .O(\ireg_reg[512]_0 [305]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[306]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[306] ),
        .I3(D[306]),
        .O(\ireg_reg[512]_0 [306]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[307]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[307] ),
        .I3(D[307]),
        .O(\ireg_reg[512]_0 [307]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[308]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[308] ),
        .I3(D[308]),
        .O(\ireg_reg[512]_0 [308]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[309]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[309] ),
        .I3(D[309]),
        .O(\ireg_reg[512]_0 [309]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[30]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[30] ),
        .I3(D[30]),
        .O(\ireg_reg[512]_0 [30]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[310]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[310] ),
        .I3(D[310]),
        .O(\ireg_reg[512]_0 [310]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[311]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[311] ),
        .I3(D[311]),
        .O(\ireg_reg[512]_0 [311]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[312]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[312] ),
        .I3(D[312]),
        .O(\ireg_reg[512]_0 [312]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[313]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[313] ),
        .I3(D[313]),
        .O(\ireg_reg[512]_0 [313]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[314]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[314] ),
        .I3(D[314]),
        .O(\ireg_reg[512]_0 [314]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[315]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[315] ),
        .I3(D[315]),
        .O(\ireg_reg[512]_0 [315]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[316]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[316] ),
        .I3(D[316]),
        .O(\ireg_reg[512]_0 [316]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[317]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[317] ),
        .I3(D[317]),
        .O(\ireg_reg[512]_0 [317]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[318]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[318] ),
        .I3(D[318]),
        .O(\ireg_reg[512]_0 [318]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[319]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[319] ),
        .I3(D[319]),
        .O(\ireg_reg[512]_0 [319]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[31]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[31] ),
        .I3(D[31]),
        .O(\ireg_reg[512]_0 [31]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[320]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[320] ),
        .I3(D[320]),
        .O(\ireg_reg[512]_0 [320]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[321]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[321] ),
        .I3(D[321]),
        .O(\ireg_reg[512]_0 [321]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[322]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[322] ),
        .I3(D[322]),
        .O(\ireg_reg[512]_0 [322]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[323]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[323] ),
        .I3(D[323]),
        .O(\ireg_reg[512]_0 [323]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[324]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[324] ),
        .I3(D[324]),
        .O(\ireg_reg[512]_0 [324]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[325]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[325] ),
        .I3(D[325]),
        .O(\ireg_reg[512]_0 [325]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[326]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[326] ),
        .I3(D[326]),
        .O(\ireg_reg[512]_0 [326]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[327]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[327] ),
        .I3(D[327]),
        .O(\ireg_reg[512]_0 [327]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[328]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[328] ),
        .I3(D[328]),
        .O(\ireg_reg[512]_0 [328]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[329]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[329] ),
        .I3(D[329]),
        .O(\ireg_reg[512]_0 [329]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[32]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[32] ),
        .I3(D[32]),
        .O(\ireg_reg[512]_0 [32]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[330]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[330] ),
        .I3(D[330]),
        .O(\ireg_reg[512]_0 [330]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[331]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[331] ),
        .I3(D[331]),
        .O(\ireg_reg[512]_0 [331]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[332]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[332] ),
        .I3(D[332]),
        .O(\ireg_reg[512]_0 [332]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[333]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[333] ),
        .I3(D[333]),
        .O(\ireg_reg[512]_0 [333]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[334]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[334] ),
        .I3(D[334]),
        .O(\ireg_reg[512]_0 [334]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[335]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[335] ),
        .I3(D[335]),
        .O(\ireg_reg[512]_0 [335]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[336]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[336] ),
        .I3(D[336]),
        .O(\ireg_reg[512]_0 [336]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[337]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[337] ),
        .I3(D[337]),
        .O(\ireg_reg[512]_0 [337]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[338]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[338] ),
        .I3(D[338]),
        .O(\ireg_reg[512]_0 [338]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[339]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[339] ),
        .I3(D[339]),
        .O(\ireg_reg[512]_0 [339]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[33]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[33] ),
        .I3(D[33]),
        .O(\ireg_reg[512]_0 [33]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[340]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[340] ),
        .I3(D[340]),
        .O(\ireg_reg[512]_0 [340]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[341]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[341] ),
        .I3(D[341]),
        .O(\ireg_reg[512]_0 [341]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[342]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[342] ),
        .I3(D[342]),
        .O(\ireg_reg[512]_0 [342]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[343]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[343] ),
        .I3(D[343]),
        .O(\ireg_reg[512]_0 [343]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[344]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[344] ),
        .I3(D[344]),
        .O(\ireg_reg[512]_0 [344]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[345]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[345] ),
        .I3(D[345]),
        .O(\ireg_reg[512]_0 [345]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[346]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[346] ),
        .I3(D[346]),
        .O(\ireg_reg[512]_0 [346]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[347]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[347] ),
        .I3(D[347]),
        .O(\ireg_reg[512]_0 [347]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[348]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[348] ),
        .I3(D[348]),
        .O(\ireg_reg[512]_0 [348]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[349]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[349] ),
        .I3(D[349]),
        .O(\ireg_reg[512]_0 [349]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[34]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[34] ),
        .I3(D[34]),
        .O(\ireg_reg[512]_0 [34]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[350]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[350] ),
        .I3(D[350]),
        .O(\ireg_reg[512]_0 [350]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[351]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[351] ),
        .I3(D[351]),
        .O(\ireg_reg[512]_0 [351]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[352]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[352] ),
        .I3(D[352]),
        .O(\ireg_reg[512]_0 [352]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[353]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[353] ),
        .I3(D[353]),
        .O(\ireg_reg[512]_0 [353]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[354]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[354] ),
        .I3(D[354]),
        .O(\ireg_reg[512]_0 [354]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[355]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[355] ),
        .I3(D[355]),
        .O(\ireg_reg[512]_0 [355]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[356]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[356] ),
        .I3(D[356]),
        .O(\ireg_reg[512]_0 [356]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[357]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[357] ),
        .I3(D[357]),
        .O(\ireg_reg[512]_0 [357]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[358]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[358] ),
        .I3(D[358]),
        .O(\ireg_reg[512]_0 [358]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[359]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[359] ),
        .I3(D[359]),
        .O(\ireg_reg[512]_0 [359]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[35]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[35] ),
        .I3(D[35]),
        .O(\ireg_reg[512]_0 [35]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[360]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[360] ),
        .I3(D[360]),
        .O(\ireg_reg[512]_0 [360]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[361]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[361] ),
        .I3(D[361]),
        .O(\ireg_reg[512]_0 [361]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[362]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[362] ),
        .I3(D[362]),
        .O(\ireg_reg[512]_0 [362]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[363]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[363] ),
        .I3(D[363]),
        .O(\ireg_reg[512]_0 [363]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[364]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[364] ),
        .I3(D[364]),
        .O(\ireg_reg[512]_0 [364]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[365]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[365] ),
        .I3(D[365]),
        .O(\ireg_reg[512]_0 [365]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[366]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[366] ),
        .I3(D[366]),
        .O(\ireg_reg[512]_0 [366]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[367]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[367] ),
        .I3(D[367]),
        .O(\ireg_reg[512]_0 [367]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[368]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[368] ),
        .I3(D[368]),
        .O(\ireg_reg[512]_0 [368]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[369]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[369] ),
        .I3(D[369]),
        .O(\ireg_reg[512]_0 [369]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[36]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[36] ),
        .I3(D[36]),
        .O(\ireg_reg[512]_0 [36]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[370]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[370] ),
        .I3(D[370]),
        .O(\ireg_reg[512]_0 [370]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[371]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[371] ),
        .I3(D[371]),
        .O(\ireg_reg[512]_0 [371]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[372]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[372] ),
        .I3(D[372]),
        .O(\ireg_reg[512]_0 [372]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[373]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[373] ),
        .I3(D[373]),
        .O(\ireg_reg[512]_0 [373]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[374]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[374] ),
        .I3(D[374]),
        .O(\ireg_reg[512]_0 [374]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[375]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[375] ),
        .I3(D[375]),
        .O(\ireg_reg[512]_0 [375]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[376]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[376] ),
        .I3(D[376]),
        .O(\ireg_reg[512]_0 [376]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[377]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[377] ),
        .I3(D[377]),
        .O(\ireg_reg[512]_0 [377]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[378]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[378] ),
        .I3(D[378]),
        .O(\ireg_reg[512]_0 [378]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[379]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[379] ),
        .I3(D[379]),
        .O(\ireg_reg[512]_0 [379]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[37]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[37] ),
        .I3(D[37]),
        .O(\ireg_reg[512]_0 [37]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[380]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[380] ),
        .I3(D[380]),
        .O(\ireg_reg[512]_0 [380]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[381]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[381] ),
        .I3(D[381]),
        .O(\ireg_reg[512]_0 [381]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[382]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[382] ),
        .I3(D[382]),
        .O(\ireg_reg[512]_0 [382]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[383]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[383] ),
        .I3(D[383]),
        .O(\ireg_reg[512]_0 [383]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[384]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[384] ),
        .I3(D[384]),
        .O(\ireg_reg[512]_0 [384]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[385]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[385] ),
        .I3(D[385]),
        .O(\ireg_reg[512]_0 [385]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[386]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[386] ),
        .I3(D[386]),
        .O(\ireg_reg[512]_0 [386]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[387]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[387] ),
        .I3(D[387]),
        .O(\ireg_reg[512]_0 [387]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[388]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[388] ),
        .I3(D[388]),
        .O(\ireg_reg[512]_0 [388]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[389]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[389] ),
        .I3(D[389]),
        .O(\ireg_reg[512]_0 [389]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[38]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[38] ),
        .I3(D[38]),
        .O(\ireg_reg[512]_0 [38]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[390]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[390] ),
        .I3(D[390]),
        .O(\ireg_reg[512]_0 [390]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[391]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[391] ),
        .I3(D[391]),
        .O(\ireg_reg[512]_0 [391]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[392]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[392] ),
        .I3(D[392]),
        .O(\ireg_reg[512]_0 [392]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[393]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[393] ),
        .I3(D[393]),
        .O(\ireg_reg[512]_0 [393]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[394]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[394] ),
        .I3(D[394]),
        .O(\ireg_reg[512]_0 [394]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[395]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[395] ),
        .I3(D[395]),
        .O(\ireg_reg[512]_0 [395]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[396]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[396] ),
        .I3(D[396]),
        .O(\ireg_reg[512]_0 [396]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[397]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[397] ),
        .I3(D[397]),
        .O(\ireg_reg[512]_0 [397]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[398]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[398] ),
        .I3(D[398]),
        .O(\ireg_reg[512]_0 [398]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[399]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[399] ),
        .I3(D[399]),
        .O(\ireg_reg[512]_0 [399]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[39]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[39] ),
        .I3(D[39]),
        .O(\ireg_reg[512]_0 [39]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[3]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[3] ),
        .I3(D[3]),
        .O(\ireg_reg[512]_0 [3]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[400]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[400] ),
        .I3(D[400]),
        .O(\ireg_reg[512]_0 [400]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[401]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[401] ),
        .I3(D[401]),
        .O(\ireg_reg[512]_0 [401]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[402]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[402] ),
        .I3(D[402]),
        .O(\ireg_reg[512]_0 [402]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[403]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[403] ),
        .I3(D[403]),
        .O(\ireg_reg[512]_0 [403]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[404]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[404] ),
        .I3(D[404]),
        .O(\ireg_reg[512]_0 [404]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[405]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[405] ),
        .I3(D[405]),
        .O(\ireg_reg[512]_0 [405]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[406]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[406] ),
        .I3(D[406]),
        .O(\ireg_reg[512]_0 [406]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[407]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[407] ),
        .I3(D[407]),
        .O(\ireg_reg[512]_0 [407]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[408]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[408] ),
        .I3(D[408]),
        .O(\ireg_reg[512]_0 [408]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[409]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[409] ),
        .I3(D[409]),
        .O(\ireg_reg[512]_0 [409]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[40]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[40] ),
        .I3(D[40]),
        .O(\ireg_reg[512]_0 [40]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[410]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[410] ),
        .I3(D[410]),
        .O(\ireg_reg[512]_0 [410]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[411]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[411] ),
        .I3(D[411]),
        .O(\ireg_reg[512]_0 [411]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[412]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[412] ),
        .I3(D[412]),
        .O(\ireg_reg[512]_0 [412]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[413]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[413] ),
        .I3(D[413]),
        .O(\ireg_reg[512]_0 [413]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[414]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[414] ),
        .I3(D[414]),
        .O(\ireg_reg[512]_0 [414]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[415]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[415] ),
        .I3(D[415]),
        .O(\ireg_reg[512]_0 [415]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[416]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[416] ),
        .I3(D[416]),
        .O(\ireg_reg[512]_0 [416]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[417]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[417] ),
        .I3(D[417]),
        .O(\ireg_reg[512]_0 [417]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[418]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[418] ),
        .I3(D[418]),
        .O(\ireg_reg[512]_0 [418]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[419]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[419] ),
        .I3(D[419]),
        .O(\ireg_reg[512]_0 [419]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[41]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[41] ),
        .I3(D[41]),
        .O(\ireg_reg[512]_0 [41]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[420]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[420] ),
        .I3(D[420]),
        .O(\ireg_reg[512]_0 [420]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[421]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[421] ),
        .I3(D[421]),
        .O(\ireg_reg[512]_0 [421]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[422]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[422] ),
        .I3(D[422]),
        .O(\ireg_reg[512]_0 [422]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[423]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[423] ),
        .I3(D[423]),
        .O(\ireg_reg[512]_0 [423]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[424]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[424] ),
        .I3(D[424]),
        .O(\ireg_reg[512]_0 [424]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[425]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[425] ),
        .I3(D[425]),
        .O(\ireg_reg[512]_0 [425]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[426]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[426] ),
        .I3(D[426]),
        .O(\ireg_reg[512]_0 [426]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[427]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[427] ),
        .I3(D[427]),
        .O(\ireg_reg[512]_0 [427]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[428]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[428] ),
        .I3(D[428]),
        .O(\ireg_reg[512]_0 [428]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[429]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[429] ),
        .I3(D[429]),
        .O(\ireg_reg[512]_0 [429]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[42]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[42] ),
        .I3(D[42]),
        .O(\ireg_reg[512]_0 [42]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[430]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[430] ),
        .I3(D[430]),
        .O(\ireg_reg[512]_0 [430]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[431]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[431] ),
        .I3(D[431]),
        .O(\ireg_reg[512]_0 [431]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[432]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[432] ),
        .I3(D[432]),
        .O(\ireg_reg[512]_0 [432]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[433]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[433] ),
        .I3(D[433]),
        .O(\ireg_reg[512]_0 [433]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[434]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[434] ),
        .I3(D[434]),
        .O(\ireg_reg[512]_0 [434]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[435]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[435] ),
        .I3(D[435]),
        .O(\ireg_reg[512]_0 [435]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[436]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[436] ),
        .I3(D[436]),
        .O(\ireg_reg[512]_0 [436]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[437]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[437] ),
        .I3(D[437]),
        .O(\ireg_reg[512]_0 [437]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[438]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[438] ),
        .I3(D[438]),
        .O(\ireg_reg[512]_0 [438]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[439]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[439] ),
        .I3(D[439]),
        .O(\ireg_reg[512]_0 [439]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[43]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[43] ),
        .I3(D[43]),
        .O(\ireg_reg[512]_0 [43]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[440]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[440] ),
        .I3(D[440]),
        .O(\ireg_reg[512]_0 [440]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[441]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[441] ),
        .I3(D[441]),
        .O(\ireg_reg[512]_0 [441]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[442]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[442] ),
        .I3(D[442]),
        .O(\ireg_reg[512]_0 [442]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[443]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[443] ),
        .I3(D[443]),
        .O(\ireg_reg[512]_0 [443]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[444]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[444] ),
        .I3(D[444]),
        .O(\ireg_reg[512]_0 [444]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[445]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[445] ),
        .I3(D[445]),
        .O(\ireg_reg[512]_0 [445]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[446]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[446] ),
        .I3(D[446]),
        .O(\ireg_reg[512]_0 [446]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[447]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[447] ),
        .I3(D[447]),
        .O(\ireg_reg[512]_0 [447]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[448]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[448] ),
        .I3(D[448]),
        .O(\ireg_reg[512]_0 [448]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[449]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[449] ),
        .I3(D[449]),
        .O(\ireg_reg[512]_0 [449]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[44]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[44] ),
        .I3(D[44]),
        .O(\ireg_reg[512]_0 [44]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[450]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[450] ),
        .I3(D[450]),
        .O(\ireg_reg[512]_0 [450]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[451]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[451] ),
        .I3(D[451]),
        .O(\ireg_reg[512]_0 [451]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[452]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[452] ),
        .I3(D[452]),
        .O(\ireg_reg[512]_0 [452]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[453]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[453] ),
        .I3(D[453]),
        .O(\ireg_reg[512]_0 [453]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[454]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[454] ),
        .I3(D[454]),
        .O(\ireg_reg[512]_0 [454]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[455]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[455] ),
        .I3(D[455]),
        .O(\ireg_reg[512]_0 [455]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[456]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[456] ),
        .I3(D[456]),
        .O(\ireg_reg[512]_0 [456]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[457]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[457] ),
        .I3(D[457]),
        .O(\ireg_reg[512]_0 [457]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[458]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[458] ),
        .I3(D[458]),
        .O(\ireg_reg[512]_0 [458]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[459]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[459] ),
        .I3(D[459]),
        .O(\ireg_reg[512]_0 [459]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[45]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[45] ),
        .I3(D[45]),
        .O(\ireg_reg[512]_0 [45]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[460]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[460] ),
        .I3(D[460]),
        .O(\ireg_reg[512]_0 [460]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[461]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[461] ),
        .I3(D[461]),
        .O(\ireg_reg[512]_0 [461]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[462]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[462] ),
        .I3(D[462]),
        .O(\ireg_reg[512]_0 [462]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[463]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[463] ),
        .I3(D[463]),
        .O(\ireg_reg[512]_0 [463]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[464]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[464] ),
        .I3(D[464]),
        .O(\ireg_reg[512]_0 [464]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[465]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[465] ),
        .I3(D[465]),
        .O(\ireg_reg[512]_0 [465]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[466]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[466] ),
        .I3(D[466]),
        .O(\ireg_reg[512]_0 [466]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[467]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[467] ),
        .I3(D[467]),
        .O(\ireg_reg[512]_0 [467]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[468]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[468] ),
        .I3(D[468]),
        .O(\ireg_reg[512]_0 [468]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[469]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[469] ),
        .I3(D[469]),
        .O(\ireg_reg[512]_0 [469]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[46]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[46] ),
        .I3(D[46]),
        .O(\ireg_reg[512]_0 [46]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[470]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[470] ),
        .I3(D[470]),
        .O(\ireg_reg[512]_0 [470]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[471]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[471] ),
        .I3(D[471]),
        .O(\ireg_reg[512]_0 [471]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[472]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[472] ),
        .I3(D[472]),
        .O(\ireg_reg[512]_0 [472]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[473]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[473] ),
        .I3(D[473]),
        .O(\ireg_reg[512]_0 [473]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[474]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[474] ),
        .I3(D[474]),
        .O(\ireg_reg[512]_0 [474]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[475]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[475] ),
        .I3(D[475]),
        .O(\ireg_reg[512]_0 [475]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[476]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[476] ),
        .I3(D[476]),
        .O(\ireg_reg[512]_0 [476]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[477]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[477] ),
        .I3(D[477]),
        .O(\ireg_reg[512]_0 [477]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[478]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[478] ),
        .I3(D[478]),
        .O(\ireg_reg[512]_0 [478]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[479]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[479] ),
        .I3(D[479]),
        .O(\ireg_reg[512]_0 [479]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[47]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[47] ),
        .I3(D[47]),
        .O(\ireg_reg[512]_0 [47]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[480]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[480] ),
        .I3(D[480]),
        .O(\ireg_reg[512]_0 [480]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[481]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[481] ),
        .I3(D[481]),
        .O(\ireg_reg[512]_0 [481]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[482]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[482] ),
        .I3(D[482]),
        .O(\ireg_reg[512]_0 [482]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[483]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[483] ),
        .I3(D[483]),
        .O(\ireg_reg[512]_0 [483]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[484]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[484] ),
        .I3(D[484]),
        .O(\ireg_reg[512]_0 [484]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[485]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[485] ),
        .I3(D[485]),
        .O(\ireg_reg[512]_0 [485]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[486]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[486] ),
        .I3(D[486]),
        .O(\ireg_reg[512]_0 [486]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[487]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[487] ),
        .I3(D[487]),
        .O(\ireg_reg[512]_0 [487]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[488]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[488] ),
        .I3(D[488]),
        .O(\ireg_reg[512]_0 [488]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[489]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[489] ),
        .I3(D[489]),
        .O(\ireg_reg[512]_0 [489]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[48]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[48] ),
        .I3(D[48]),
        .O(\ireg_reg[512]_0 [48]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[490]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[490] ),
        .I3(D[490]),
        .O(\ireg_reg[512]_0 [490]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[491]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[491] ),
        .I3(D[491]),
        .O(\ireg_reg[512]_0 [491]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[492]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[492] ),
        .I3(D[492]),
        .O(\ireg_reg[512]_0 [492]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[493]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[493] ),
        .I3(D[493]),
        .O(\ireg_reg[512]_0 [493]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[494]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[494] ),
        .I3(D[494]),
        .O(\ireg_reg[512]_0 [494]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[495]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[495] ),
        .I3(D[495]),
        .O(\ireg_reg[512]_0 [495]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[496]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[496] ),
        .I3(D[496]),
        .O(\ireg_reg[512]_0 [496]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[497]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[497] ),
        .I3(D[497]),
        .O(\ireg_reg[512]_0 [497]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[498]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[498] ),
        .I3(D[498]),
        .O(\ireg_reg[512]_0 [498]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[499]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[499] ),
        .I3(D[499]),
        .O(\ireg_reg[512]_0 [499]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[49]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[49] ),
        .I3(D[49]),
        .O(\ireg_reg[512]_0 [49]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[4]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[4] ),
        .I3(D[4]),
        .O(\ireg_reg[512]_0 [4]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[500]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[500] ),
        .I3(D[500]),
        .O(\ireg_reg[512]_0 [500]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[501]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[501] ),
        .I3(D[501]),
        .O(\ireg_reg[512]_0 [501]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[502]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[502] ),
        .I3(D[502]),
        .O(\ireg_reg[512]_0 [502]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[503]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[503] ),
        .I3(D[503]),
        .O(\ireg_reg[512]_0 [503]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[504]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[504] ),
        .I3(D[504]),
        .O(\ireg_reg[512]_0 [504]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[505]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[505] ),
        .I3(D[505]),
        .O(\ireg_reg[512]_0 [505]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[506]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[506] ),
        .I3(D[506]),
        .O(\ireg_reg[512]_0 [506]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[507]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[507] ),
        .I3(D[507]),
        .O(\ireg_reg[512]_0 [507]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[508]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[508] ),
        .I3(D[508]),
        .O(\ireg_reg[512]_0 [508]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[509]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[509] ),
        .I3(D[509]),
        .O(\ireg_reg[512]_0 [509]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[50]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[50] ),
        .I3(D[50]),
        .O(\ireg_reg[512]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[510]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[510] ),
        .I3(D[510]),
        .O(\ireg_reg[512]_0 [510]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[511]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[511] ),
        .I3(D[511]),
        .O(\ireg_reg[512]_0 [511]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \odata[512]_i_2 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(D[512]),
        .O(\ireg_reg[512]_0 [512]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[51]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[51] ),
        .I3(D[51]),
        .O(\ireg_reg[512]_0 [51]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[52]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[52] ),
        .I3(D[52]),
        .O(\ireg_reg[512]_0 [52]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[53]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[53] ),
        .I3(D[53]),
        .O(\ireg_reg[512]_0 [53]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[54]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[54] ),
        .I3(D[54]),
        .O(\ireg_reg[512]_0 [54]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[55]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[55] ),
        .I3(D[55]),
        .O(\ireg_reg[512]_0 [55]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[56]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[56] ),
        .I3(D[56]),
        .O(\ireg_reg[512]_0 [56]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[57]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[57] ),
        .I3(D[57]),
        .O(\ireg_reg[512]_0 [57]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[58]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[58] ),
        .I3(D[58]),
        .O(\ireg_reg[512]_0 [58]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[59]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[59] ),
        .I3(D[59]),
        .O(\ireg_reg[512]_0 [59]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[5]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[5] ),
        .I3(D[5]),
        .O(\ireg_reg[512]_0 [5]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[60]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[60] ),
        .I3(D[60]),
        .O(\ireg_reg[512]_0 [60]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[61]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[61] ),
        .I3(D[61]),
        .O(\ireg_reg[512]_0 [61]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[62]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[62] ),
        .I3(D[62]),
        .O(\ireg_reg[512]_0 [62]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[63]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[63] ),
        .I3(D[63]),
        .O(\ireg_reg[512]_0 [63]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[64]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[64] ),
        .I3(D[64]),
        .O(\ireg_reg[512]_0 [64]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[65]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[65] ),
        .I3(D[65]),
        .O(\ireg_reg[512]_0 [65]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[66]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[66] ),
        .I3(D[66]),
        .O(\ireg_reg[512]_0 [66]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[67]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[67] ),
        .I3(D[67]),
        .O(\ireg_reg[512]_0 [67]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[68]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[68] ),
        .I3(D[68]),
        .O(\ireg_reg[512]_0 [68]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[69]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[69] ),
        .I3(D[69]),
        .O(\ireg_reg[512]_0 [69]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[6]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[6] ),
        .I3(D[6]),
        .O(\ireg_reg[512]_0 [6]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[70]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[70] ),
        .I3(D[70]),
        .O(\ireg_reg[512]_0 [70]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[71]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[71] ),
        .I3(D[71]),
        .O(\ireg_reg[512]_0 [71]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[72]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[72] ),
        .I3(D[72]),
        .O(\ireg_reg[512]_0 [72]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[73]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[73] ),
        .I3(D[73]),
        .O(\ireg_reg[512]_0 [73]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[74]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[74] ),
        .I3(D[74]),
        .O(\ireg_reg[512]_0 [74]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[75]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[75] ),
        .I3(D[75]),
        .O(\ireg_reg[512]_0 [75]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[76]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[76] ),
        .I3(D[76]),
        .O(\ireg_reg[512]_0 [76]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[77]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[77] ),
        .I3(D[77]),
        .O(\ireg_reg[512]_0 [77]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[78]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[78] ),
        .I3(D[78]),
        .O(\ireg_reg[512]_0 [78]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[79]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[79] ),
        .I3(D[79]),
        .O(\ireg_reg[512]_0 [79]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[7]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[7] ),
        .I3(D[7]),
        .O(\ireg_reg[512]_0 [7]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[80]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[80] ),
        .I3(D[80]),
        .O(\ireg_reg[512]_0 [80]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[81]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[81] ),
        .I3(D[81]),
        .O(\ireg_reg[512]_0 [81]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[82]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[82] ),
        .I3(D[82]),
        .O(\ireg_reg[512]_0 [82]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[83]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[83] ),
        .I3(D[83]),
        .O(\ireg_reg[512]_0 [83]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[84]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[84] ),
        .I3(D[84]),
        .O(\ireg_reg[512]_0 [84]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[85]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[85] ),
        .I3(D[85]),
        .O(\ireg_reg[512]_0 [85]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[86]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[86] ),
        .I3(D[86]),
        .O(\ireg_reg[512]_0 [86]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[87]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[87] ),
        .I3(D[87]),
        .O(\ireg_reg[512]_0 [87]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[88]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[88] ),
        .I3(D[88]),
        .O(\ireg_reg[512]_0 [88]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[89]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[89] ),
        .I3(D[89]),
        .O(\ireg_reg[512]_0 [89]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[8]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[8] ),
        .I3(D[8]),
        .O(\ireg_reg[512]_0 [8]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[90]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[90] ),
        .I3(D[90]),
        .O(\ireg_reg[512]_0 [90]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[91]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[91] ),
        .I3(D[91]),
        .O(\ireg_reg[512]_0 [91]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[92]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[92] ),
        .I3(D[92]),
        .O(\ireg_reg[512]_0 [92]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[93]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[93] ),
        .I3(D[93]),
        .O(\ireg_reg[512]_0 [93]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[94]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[94] ),
        .I3(D[94]),
        .O(\ireg_reg[512]_0 [94]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[95]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[95] ),
        .I3(D[95]),
        .O(\ireg_reg[512]_0 [95]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[96]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[96] ),
        .I3(D[96]),
        .O(\ireg_reg[512]_0 [96]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[97]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[97] ),
        .I3(D[97]),
        .O(\ireg_reg[512]_0 [97]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[98]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[98] ),
        .I3(D[98]),
        .O(\ireg_reg[512]_0 [98]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[99]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[99] ),
        .I3(D[99]),
        .O(\ireg_reg[512]_0 [99]));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \odata[9]_i_1__0 
       (.I0(Q),
        .I1(ap_rst_n),
        .I2(\ireg_reg_n_1_[9] ),
        .I3(D[9]),
        .O(\ireg_reg[512]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf
   (SR,
    Q,
    E,
    out_V_V_TREADY_0,
    ap_rst_n,
    out_V_V_TREADY,
    \ireg_reg[0] ,
    D,
    ap_clk);
  output [0:0]SR;
  output [512:0]Q;
  output [0:0]E;
  output [0:0]out_V_V_TREADY_0;
  input ap_rst_n;
  input out_V_V_TREADY;
  input [0:0]\ireg_reg[0] ;
  input [512:0]D;
  input ap_clk;

  wire [512:0]D;
  wire [0:0]E;
  wire [512:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]\ireg_reg[0] ;
  wire \odata[511]_i_2_n_1 ;
  wire out_V_V_TREADY;
  wire [0:0]out_V_V_TREADY_0;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \ireg[512]_i_1__0 
       (.I0(out_V_V_TREADY),
        .I1(Q[512]),
        .I2(\ireg_reg[0] ),
        .I3(ap_rst_n),
        .O(out_V_V_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ireg[512]_i_2__0 
       (.I0(Q[512]),
        .I1(out_V_V_TREADY),
        .I2(\ireg_reg[0] ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \odata[511]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[511]_i_2 
       (.I0(Q[512]),
        .I1(out_V_V_TREADY),
        .O(\odata[511]_i_2_n_1 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \odata_reg[100] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[100]),
        .Q(Q[100]),
        .R(SR));
  FDRE \odata_reg[101] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[101]),
        .Q(Q[101]),
        .R(SR));
  FDRE \odata_reg[102] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[102]),
        .Q(Q[102]),
        .R(SR));
  FDRE \odata_reg[103] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[103]),
        .Q(Q[103]),
        .R(SR));
  FDRE \odata_reg[104] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[104]),
        .Q(Q[104]),
        .R(SR));
  FDRE \odata_reg[105] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[105]),
        .Q(Q[105]),
        .R(SR));
  FDRE \odata_reg[106] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[106]),
        .Q(Q[106]),
        .R(SR));
  FDRE \odata_reg[107] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[107]),
        .Q(Q[107]),
        .R(SR));
  FDRE \odata_reg[108] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[108]),
        .Q(Q[108]),
        .R(SR));
  FDRE \odata_reg[109] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[109]),
        .Q(Q[109]),
        .R(SR));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \odata_reg[110] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[110]),
        .Q(Q[110]),
        .R(SR));
  FDRE \odata_reg[111] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[111]),
        .Q(Q[111]),
        .R(SR));
  FDRE \odata_reg[112] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[112]),
        .Q(Q[112]),
        .R(SR));
  FDRE \odata_reg[113] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[113]),
        .Q(Q[113]),
        .R(SR));
  FDRE \odata_reg[114] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[114]),
        .Q(Q[114]),
        .R(SR));
  FDRE \odata_reg[115] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[115]),
        .Q(Q[115]),
        .R(SR));
  FDRE \odata_reg[116] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[116]),
        .Q(Q[116]),
        .R(SR));
  FDRE \odata_reg[117] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[117]),
        .Q(Q[117]),
        .R(SR));
  FDRE \odata_reg[118] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[118]),
        .Q(Q[118]),
        .R(SR));
  FDRE \odata_reg[119] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[119]),
        .Q(Q[119]),
        .R(SR));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \odata_reg[120] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[120]),
        .Q(Q[120]),
        .R(SR));
  FDRE \odata_reg[121] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[121]),
        .Q(Q[121]),
        .R(SR));
  FDRE \odata_reg[122] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[122]),
        .Q(Q[122]),
        .R(SR));
  FDRE \odata_reg[123] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[123]),
        .Q(Q[123]),
        .R(SR));
  FDRE \odata_reg[124] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[124]),
        .Q(Q[124]),
        .R(SR));
  FDRE \odata_reg[125] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[125]),
        .Q(Q[125]),
        .R(SR));
  FDRE \odata_reg[126] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[126]),
        .Q(Q[126]),
        .R(SR));
  FDRE \odata_reg[127] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[127]),
        .Q(Q[127]),
        .R(SR));
  FDRE \odata_reg[128] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[128]),
        .Q(Q[128]),
        .R(SR));
  FDRE \odata_reg[129] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[129]),
        .Q(Q[129]),
        .R(SR));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \odata_reg[130] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[130]),
        .Q(Q[130]),
        .R(SR));
  FDRE \odata_reg[131] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[131]),
        .Q(Q[131]),
        .R(SR));
  FDRE \odata_reg[132] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[132]),
        .Q(Q[132]),
        .R(SR));
  FDRE \odata_reg[133] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[133]),
        .Q(Q[133]),
        .R(SR));
  FDRE \odata_reg[134] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[134]),
        .Q(Q[134]),
        .R(SR));
  FDRE \odata_reg[135] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[135]),
        .Q(Q[135]),
        .R(SR));
  FDRE \odata_reg[136] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[136]),
        .Q(Q[136]),
        .R(SR));
  FDRE \odata_reg[137] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[137]),
        .Q(Q[137]),
        .R(SR));
  FDRE \odata_reg[138] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[138]),
        .Q(Q[138]),
        .R(SR));
  FDRE \odata_reg[139] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[139]),
        .Q(Q[139]),
        .R(SR));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \odata_reg[140] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[140]),
        .Q(Q[140]),
        .R(SR));
  FDRE \odata_reg[141] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[141]),
        .Q(Q[141]),
        .R(SR));
  FDRE \odata_reg[142] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[142]),
        .Q(Q[142]),
        .R(SR));
  FDRE \odata_reg[143] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[143]),
        .Q(Q[143]),
        .R(SR));
  FDRE \odata_reg[144] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[144]),
        .Q(Q[144]),
        .R(SR));
  FDRE \odata_reg[145] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[145]),
        .Q(Q[145]),
        .R(SR));
  FDRE \odata_reg[146] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[146]),
        .Q(Q[146]),
        .R(SR));
  FDRE \odata_reg[147] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[147]),
        .Q(Q[147]),
        .R(SR));
  FDRE \odata_reg[148] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[148]),
        .Q(Q[148]),
        .R(SR));
  FDRE \odata_reg[149] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[149]),
        .Q(Q[149]),
        .R(SR));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \odata_reg[150] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[150]),
        .Q(Q[150]),
        .R(SR));
  FDRE \odata_reg[151] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[151]),
        .Q(Q[151]),
        .R(SR));
  FDRE \odata_reg[152] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[152]),
        .Q(Q[152]),
        .R(SR));
  FDRE \odata_reg[153] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[153]),
        .Q(Q[153]),
        .R(SR));
  FDRE \odata_reg[154] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[154]),
        .Q(Q[154]),
        .R(SR));
  FDRE \odata_reg[155] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[155]),
        .Q(Q[155]),
        .R(SR));
  FDRE \odata_reg[156] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[156]),
        .Q(Q[156]),
        .R(SR));
  FDRE \odata_reg[157] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[157]),
        .Q(Q[157]),
        .R(SR));
  FDRE \odata_reg[158] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[158]),
        .Q(Q[158]),
        .R(SR));
  FDRE \odata_reg[159] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[159]),
        .Q(Q[159]),
        .R(SR));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \odata_reg[160] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[160]),
        .Q(Q[160]),
        .R(SR));
  FDRE \odata_reg[161] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[161]),
        .Q(Q[161]),
        .R(SR));
  FDRE \odata_reg[162] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[162]),
        .Q(Q[162]),
        .R(SR));
  FDRE \odata_reg[163] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[163]),
        .Q(Q[163]),
        .R(SR));
  FDRE \odata_reg[164] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[164]),
        .Q(Q[164]),
        .R(SR));
  FDRE \odata_reg[165] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[165]),
        .Q(Q[165]),
        .R(SR));
  FDRE \odata_reg[166] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[166]),
        .Q(Q[166]),
        .R(SR));
  FDRE \odata_reg[167] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[167]),
        .Q(Q[167]),
        .R(SR));
  FDRE \odata_reg[168] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[168]),
        .Q(Q[168]),
        .R(SR));
  FDRE \odata_reg[169] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[169]),
        .Q(Q[169]),
        .R(SR));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \odata_reg[170] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[170]),
        .Q(Q[170]),
        .R(SR));
  FDRE \odata_reg[171] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[171]),
        .Q(Q[171]),
        .R(SR));
  FDRE \odata_reg[172] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[172]),
        .Q(Q[172]),
        .R(SR));
  FDRE \odata_reg[173] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[173]),
        .Q(Q[173]),
        .R(SR));
  FDRE \odata_reg[174] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[174]),
        .Q(Q[174]),
        .R(SR));
  FDRE \odata_reg[175] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[175]),
        .Q(Q[175]),
        .R(SR));
  FDRE \odata_reg[176] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[176]),
        .Q(Q[176]),
        .R(SR));
  FDRE \odata_reg[177] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[177]),
        .Q(Q[177]),
        .R(SR));
  FDRE \odata_reg[178] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[178]),
        .Q(Q[178]),
        .R(SR));
  FDRE \odata_reg[179] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[179]),
        .Q(Q[179]),
        .R(SR));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \odata_reg[180] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[180]),
        .Q(Q[180]),
        .R(SR));
  FDRE \odata_reg[181] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[181]),
        .Q(Q[181]),
        .R(SR));
  FDRE \odata_reg[182] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[182]),
        .Q(Q[182]),
        .R(SR));
  FDRE \odata_reg[183] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[183]),
        .Q(Q[183]),
        .R(SR));
  FDRE \odata_reg[184] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[184]),
        .Q(Q[184]),
        .R(SR));
  FDRE \odata_reg[185] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[185]),
        .Q(Q[185]),
        .R(SR));
  FDRE \odata_reg[186] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[186]),
        .Q(Q[186]),
        .R(SR));
  FDRE \odata_reg[187] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[187]),
        .Q(Q[187]),
        .R(SR));
  FDRE \odata_reg[188] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[188]),
        .Q(Q[188]),
        .R(SR));
  FDRE \odata_reg[189] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[189]),
        .Q(Q[189]),
        .R(SR));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \odata_reg[190] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[190]),
        .Q(Q[190]),
        .R(SR));
  FDRE \odata_reg[191] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[191]),
        .Q(Q[191]),
        .R(SR));
  FDRE \odata_reg[192] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[192]),
        .Q(Q[192]),
        .R(SR));
  FDRE \odata_reg[193] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[193]),
        .Q(Q[193]),
        .R(SR));
  FDRE \odata_reg[194] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[194]),
        .Q(Q[194]),
        .R(SR));
  FDRE \odata_reg[195] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[195]),
        .Q(Q[195]),
        .R(SR));
  FDRE \odata_reg[196] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[196]),
        .Q(Q[196]),
        .R(SR));
  FDRE \odata_reg[197] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[197]),
        .Q(Q[197]),
        .R(SR));
  FDRE \odata_reg[198] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[198]),
        .Q(Q[198]),
        .R(SR));
  FDRE \odata_reg[199] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[199]),
        .Q(Q[199]),
        .R(SR));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \odata_reg[200] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[200]),
        .Q(Q[200]),
        .R(SR));
  FDRE \odata_reg[201] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[201]),
        .Q(Q[201]),
        .R(SR));
  FDRE \odata_reg[202] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[202]),
        .Q(Q[202]),
        .R(SR));
  FDRE \odata_reg[203] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[203]),
        .Q(Q[203]),
        .R(SR));
  FDRE \odata_reg[204] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[204]),
        .Q(Q[204]),
        .R(SR));
  FDRE \odata_reg[205] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[205]),
        .Q(Q[205]),
        .R(SR));
  FDRE \odata_reg[206] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[206]),
        .Q(Q[206]),
        .R(SR));
  FDRE \odata_reg[207] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[207]),
        .Q(Q[207]),
        .R(SR));
  FDRE \odata_reg[208] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[208]),
        .Q(Q[208]),
        .R(SR));
  FDRE \odata_reg[209] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[209]),
        .Q(Q[209]),
        .R(SR));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \odata_reg[210] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[210]),
        .Q(Q[210]),
        .R(SR));
  FDRE \odata_reg[211] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[211]),
        .Q(Q[211]),
        .R(SR));
  FDRE \odata_reg[212] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[212]),
        .Q(Q[212]),
        .R(SR));
  FDRE \odata_reg[213] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[213]),
        .Q(Q[213]),
        .R(SR));
  FDRE \odata_reg[214] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[214]),
        .Q(Q[214]),
        .R(SR));
  FDRE \odata_reg[215] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[215]),
        .Q(Q[215]),
        .R(SR));
  FDRE \odata_reg[216] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[216]),
        .Q(Q[216]),
        .R(SR));
  FDRE \odata_reg[217] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[217]),
        .Q(Q[217]),
        .R(SR));
  FDRE \odata_reg[218] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[218]),
        .Q(Q[218]),
        .R(SR));
  FDRE \odata_reg[219] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[219]),
        .Q(Q[219]),
        .R(SR));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \odata_reg[220] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[220]),
        .Q(Q[220]),
        .R(SR));
  FDRE \odata_reg[221] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[221]),
        .Q(Q[221]),
        .R(SR));
  FDRE \odata_reg[222] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[222]),
        .Q(Q[222]),
        .R(SR));
  FDRE \odata_reg[223] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[223]),
        .Q(Q[223]),
        .R(SR));
  FDRE \odata_reg[224] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[224]),
        .Q(Q[224]),
        .R(SR));
  FDRE \odata_reg[225] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[225]),
        .Q(Q[225]),
        .R(SR));
  FDRE \odata_reg[226] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[226]),
        .Q(Q[226]),
        .R(SR));
  FDRE \odata_reg[227] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[227]),
        .Q(Q[227]),
        .R(SR));
  FDRE \odata_reg[228] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[228]),
        .Q(Q[228]),
        .R(SR));
  FDRE \odata_reg[229] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[229]),
        .Q(Q[229]),
        .R(SR));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \odata_reg[230] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[230]),
        .Q(Q[230]),
        .R(SR));
  FDRE \odata_reg[231] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[231]),
        .Q(Q[231]),
        .R(SR));
  FDRE \odata_reg[232] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[232]),
        .Q(Q[232]),
        .R(SR));
  FDRE \odata_reg[233] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[233]),
        .Q(Q[233]),
        .R(SR));
  FDRE \odata_reg[234] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[234]),
        .Q(Q[234]),
        .R(SR));
  FDRE \odata_reg[235] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[235]),
        .Q(Q[235]),
        .R(SR));
  FDRE \odata_reg[236] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[236]),
        .Q(Q[236]),
        .R(SR));
  FDRE \odata_reg[237] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[237]),
        .Q(Q[237]),
        .R(SR));
  FDRE \odata_reg[238] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[238]),
        .Q(Q[238]),
        .R(SR));
  FDRE \odata_reg[239] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[239]),
        .Q(Q[239]),
        .R(SR));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \odata_reg[240] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[240]),
        .Q(Q[240]),
        .R(SR));
  FDRE \odata_reg[241] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[241]),
        .Q(Q[241]),
        .R(SR));
  FDRE \odata_reg[242] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[242]),
        .Q(Q[242]),
        .R(SR));
  FDRE \odata_reg[243] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[243]),
        .Q(Q[243]),
        .R(SR));
  FDRE \odata_reg[244] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[244]),
        .Q(Q[244]),
        .R(SR));
  FDRE \odata_reg[245] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[245]),
        .Q(Q[245]),
        .R(SR));
  FDRE \odata_reg[246] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[246]),
        .Q(Q[246]),
        .R(SR));
  FDRE \odata_reg[247] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[247]),
        .Q(Q[247]),
        .R(SR));
  FDRE \odata_reg[248] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[248]),
        .Q(Q[248]),
        .R(SR));
  FDRE \odata_reg[249] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[249]),
        .Q(Q[249]),
        .R(SR));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \odata_reg[250] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[250]),
        .Q(Q[250]),
        .R(SR));
  FDRE \odata_reg[251] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[251]),
        .Q(Q[251]),
        .R(SR));
  FDRE \odata_reg[252] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[252]),
        .Q(Q[252]),
        .R(SR));
  FDRE \odata_reg[253] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[253]),
        .Q(Q[253]),
        .R(SR));
  FDRE \odata_reg[254] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[254]),
        .Q(Q[254]),
        .R(SR));
  FDRE \odata_reg[255] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[255]),
        .Q(Q[255]),
        .R(SR));
  FDRE \odata_reg[256] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[256]),
        .Q(Q[256]),
        .R(SR));
  FDRE \odata_reg[257] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[257]),
        .Q(Q[257]),
        .R(SR));
  FDRE \odata_reg[258] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[258]),
        .Q(Q[258]),
        .R(SR));
  FDRE \odata_reg[259] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[259]),
        .Q(Q[259]),
        .R(SR));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \odata_reg[260] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[260]),
        .Q(Q[260]),
        .R(SR));
  FDRE \odata_reg[261] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[261]),
        .Q(Q[261]),
        .R(SR));
  FDRE \odata_reg[262] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[262]),
        .Q(Q[262]),
        .R(SR));
  FDRE \odata_reg[263] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[263]),
        .Q(Q[263]),
        .R(SR));
  FDRE \odata_reg[264] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[264]),
        .Q(Q[264]),
        .R(SR));
  FDRE \odata_reg[265] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[265]),
        .Q(Q[265]),
        .R(SR));
  FDRE \odata_reg[266] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[266]),
        .Q(Q[266]),
        .R(SR));
  FDRE \odata_reg[267] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[267]),
        .Q(Q[267]),
        .R(SR));
  FDRE \odata_reg[268] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[268]),
        .Q(Q[268]),
        .R(SR));
  FDRE \odata_reg[269] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[269]),
        .Q(Q[269]),
        .R(SR));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \odata_reg[270] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[270]),
        .Q(Q[270]),
        .R(SR));
  FDRE \odata_reg[271] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[271]),
        .Q(Q[271]),
        .R(SR));
  FDRE \odata_reg[272] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[272]),
        .Q(Q[272]),
        .R(SR));
  FDRE \odata_reg[273] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[273]),
        .Q(Q[273]),
        .R(SR));
  FDRE \odata_reg[274] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[274]),
        .Q(Q[274]),
        .R(SR));
  FDRE \odata_reg[275] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[275]),
        .Q(Q[275]),
        .R(SR));
  FDRE \odata_reg[276] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[276]),
        .Q(Q[276]),
        .R(SR));
  FDRE \odata_reg[277] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[277]),
        .Q(Q[277]),
        .R(SR));
  FDRE \odata_reg[278] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[278]),
        .Q(Q[278]),
        .R(SR));
  FDRE \odata_reg[279] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[279]),
        .Q(Q[279]),
        .R(SR));
  FDRE \odata_reg[27] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \odata_reg[280] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[280]),
        .Q(Q[280]),
        .R(SR));
  FDRE \odata_reg[281] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[281]),
        .Q(Q[281]),
        .R(SR));
  FDRE \odata_reg[282] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[282]),
        .Q(Q[282]),
        .R(SR));
  FDRE \odata_reg[283] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[283]),
        .Q(Q[283]),
        .R(SR));
  FDRE \odata_reg[284] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[284]),
        .Q(Q[284]),
        .R(SR));
  FDRE \odata_reg[285] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[285]),
        .Q(Q[285]),
        .R(SR));
  FDRE \odata_reg[286] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[286]),
        .Q(Q[286]),
        .R(SR));
  FDRE \odata_reg[287] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[287]),
        .Q(Q[287]),
        .R(SR));
  FDRE \odata_reg[288] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[288]),
        .Q(Q[288]),
        .R(SR));
  FDRE \odata_reg[289] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[289]),
        .Q(Q[289]),
        .R(SR));
  FDRE \odata_reg[28] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \odata_reg[290] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[290]),
        .Q(Q[290]),
        .R(SR));
  FDRE \odata_reg[291] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[291]),
        .Q(Q[291]),
        .R(SR));
  FDRE \odata_reg[292] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[292]),
        .Q(Q[292]),
        .R(SR));
  FDRE \odata_reg[293] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[293]),
        .Q(Q[293]),
        .R(SR));
  FDRE \odata_reg[294] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[294]),
        .Q(Q[294]),
        .R(SR));
  FDRE \odata_reg[295] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[295]),
        .Q(Q[295]),
        .R(SR));
  FDRE \odata_reg[296] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[296]),
        .Q(Q[296]),
        .R(SR));
  FDRE \odata_reg[297] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[297]),
        .Q(Q[297]),
        .R(SR));
  FDRE \odata_reg[298] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[298]),
        .Q(Q[298]),
        .R(SR));
  FDRE \odata_reg[299] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[299]),
        .Q(Q[299]),
        .R(SR));
  FDRE \odata_reg[29] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \odata_reg[300] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[300]),
        .Q(Q[300]),
        .R(SR));
  FDRE \odata_reg[301] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[301]),
        .Q(Q[301]),
        .R(SR));
  FDRE \odata_reg[302] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[302]),
        .Q(Q[302]),
        .R(SR));
  FDRE \odata_reg[303] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[303]),
        .Q(Q[303]),
        .R(SR));
  FDRE \odata_reg[304] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[304]),
        .Q(Q[304]),
        .R(SR));
  FDRE \odata_reg[305] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[305]),
        .Q(Q[305]),
        .R(SR));
  FDRE \odata_reg[306] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[306]),
        .Q(Q[306]),
        .R(SR));
  FDRE \odata_reg[307] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[307]),
        .Q(Q[307]),
        .R(SR));
  FDRE \odata_reg[308] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[308]),
        .Q(Q[308]),
        .R(SR));
  FDRE \odata_reg[309] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[309]),
        .Q(Q[309]),
        .R(SR));
  FDRE \odata_reg[30] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \odata_reg[310] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[310]),
        .Q(Q[310]),
        .R(SR));
  FDRE \odata_reg[311] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[311]),
        .Q(Q[311]),
        .R(SR));
  FDRE \odata_reg[312] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[312]),
        .Q(Q[312]),
        .R(SR));
  FDRE \odata_reg[313] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[313]),
        .Q(Q[313]),
        .R(SR));
  FDRE \odata_reg[314] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[314]),
        .Q(Q[314]),
        .R(SR));
  FDRE \odata_reg[315] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[315]),
        .Q(Q[315]),
        .R(SR));
  FDRE \odata_reg[316] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[316]),
        .Q(Q[316]),
        .R(SR));
  FDRE \odata_reg[317] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[317]),
        .Q(Q[317]),
        .R(SR));
  FDRE \odata_reg[318] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[318]),
        .Q(Q[318]),
        .R(SR));
  FDRE \odata_reg[319] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[319]),
        .Q(Q[319]),
        .R(SR));
  FDRE \odata_reg[31] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \odata_reg[320] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[320]),
        .Q(Q[320]),
        .R(SR));
  FDRE \odata_reg[321] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[321]),
        .Q(Q[321]),
        .R(SR));
  FDRE \odata_reg[322] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[322]),
        .Q(Q[322]),
        .R(SR));
  FDRE \odata_reg[323] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[323]),
        .Q(Q[323]),
        .R(SR));
  FDRE \odata_reg[324] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[324]),
        .Q(Q[324]),
        .R(SR));
  FDRE \odata_reg[325] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[325]),
        .Q(Q[325]),
        .R(SR));
  FDRE \odata_reg[326] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[326]),
        .Q(Q[326]),
        .R(SR));
  FDRE \odata_reg[327] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[327]),
        .Q(Q[327]),
        .R(SR));
  FDRE \odata_reg[328] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[328]),
        .Q(Q[328]),
        .R(SR));
  FDRE \odata_reg[329] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[329]),
        .Q(Q[329]),
        .R(SR));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \odata_reg[330] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[330]),
        .Q(Q[330]),
        .R(SR));
  FDRE \odata_reg[331] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[331]),
        .Q(Q[331]),
        .R(SR));
  FDRE \odata_reg[332] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[332]),
        .Q(Q[332]),
        .R(SR));
  FDRE \odata_reg[333] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[333]),
        .Q(Q[333]),
        .R(SR));
  FDRE \odata_reg[334] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[334]),
        .Q(Q[334]),
        .R(SR));
  FDRE \odata_reg[335] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[335]),
        .Q(Q[335]),
        .R(SR));
  FDRE \odata_reg[336] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[336]),
        .Q(Q[336]),
        .R(SR));
  FDRE \odata_reg[337] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[337]),
        .Q(Q[337]),
        .R(SR));
  FDRE \odata_reg[338] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[338]),
        .Q(Q[338]),
        .R(SR));
  FDRE \odata_reg[339] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[339]),
        .Q(Q[339]),
        .R(SR));
  FDRE \odata_reg[33] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \odata_reg[340] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[340]),
        .Q(Q[340]),
        .R(SR));
  FDRE \odata_reg[341] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[341]),
        .Q(Q[341]),
        .R(SR));
  FDRE \odata_reg[342] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[342]),
        .Q(Q[342]),
        .R(SR));
  FDRE \odata_reg[343] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[343]),
        .Q(Q[343]),
        .R(SR));
  FDRE \odata_reg[344] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[344]),
        .Q(Q[344]),
        .R(SR));
  FDRE \odata_reg[345] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[345]),
        .Q(Q[345]),
        .R(SR));
  FDRE \odata_reg[346] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[346]),
        .Q(Q[346]),
        .R(SR));
  FDRE \odata_reg[347] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[347]),
        .Q(Q[347]),
        .R(SR));
  FDRE \odata_reg[348] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[348]),
        .Q(Q[348]),
        .R(SR));
  FDRE \odata_reg[349] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[349]),
        .Q(Q[349]),
        .R(SR));
  FDRE \odata_reg[34] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \odata_reg[350] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[350]),
        .Q(Q[350]),
        .R(SR));
  FDRE \odata_reg[351] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[351]),
        .Q(Q[351]),
        .R(SR));
  FDRE \odata_reg[352] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[352]),
        .Q(Q[352]),
        .R(SR));
  FDRE \odata_reg[353] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[353]),
        .Q(Q[353]),
        .R(SR));
  FDRE \odata_reg[354] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[354]),
        .Q(Q[354]),
        .R(SR));
  FDRE \odata_reg[355] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[355]),
        .Q(Q[355]),
        .R(SR));
  FDRE \odata_reg[356] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[356]),
        .Q(Q[356]),
        .R(SR));
  FDRE \odata_reg[357] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[357]),
        .Q(Q[357]),
        .R(SR));
  FDRE \odata_reg[358] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[358]),
        .Q(Q[358]),
        .R(SR));
  FDRE \odata_reg[359] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[359]),
        .Q(Q[359]),
        .R(SR));
  FDRE \odata_reg[35] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \odata_reg[360] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[360]),
        .Q(Q[360]),
        .R(SR));
  FDRE \odata_reg[361] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[361]),
        .Q(Q[361]),
        .R(SR));
  FDRE \odata_reg[362] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[362]),
        .Q(Q[362]),
        .R(SR));
  FDRE \odata_reg[363] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[363]),
        .Q(Q[363]),
        .R(SR));
  FDRE \odata_reg[364] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[364]),
        .Q(Q[364]),
        .R(SR));
  FDRE \odata_reg[365] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[365]),
        .Q(Q[365]),
        .R(SR));
  FDRE \odata_reg[366] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[366]),
        .Q(Q[366]),
        .R(SR));
  FDRE \odata_reg[367] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[367]),
        .Q(Q[367]),
        .R(SR));
  FDRE \odata_reg[368] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[368]),
        .Q(Q[368]),
        .R(SR));
  FDRE \odata_reg[369] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[369]),
        .Q(Q[369]),
        .R(SR));
  FDRE \odata_reg[36] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \odata_reg[370] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[370]),
        .Q(Q[370]),
        .R(SR));
  FDRE \odata_reg[371] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[371]),
        .Q(Q[371]),
        .R(SR));
  FDRE \odata_reg[372] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[372]),
        .Q(Q[372]),
        .R(SR));
  FDRE \odata_reg[373] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[373]),
        .Q(Q[373]),
        .R(SR));
  FDRE \odata_reg[374] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[374]),
        .Q(Q[374]),
        .R(SR));
  FDRE \odata_reg[375] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[375]),
        .Q(Q[375]),
        .R(SR));
  FDRE \odata_reg[376] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[376]),
        .Q(Q[376]),
        .R(SR));
  FDRE \odata_reg[377] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[377]),
        .Q(Q[377]),
        .R(SR));
  FDRE \odata_reg[378] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[378]),
        .Q(Q[378]),
        .R(SR));
  FDRE \odata_reg[379] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[379]),
        .Q(Q[379]),
        .R(SR));
  FDRE \odata_reg[37] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \odata_reg[380] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[380]),
        .Q(Q[380]),
        .R(SR));
  FDRE \odata_reg[381] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[381]),
        .Q(Q[381]),
        .R(SR));
  FDRE \odata_reg[382] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[382]),
        .Q(Q[382]),
        .R(SR));
  FDRE \odata_reg[383] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[383]),
        .Q(Q[383]),
        .R(SR));
  FDRE \odata_reg[384] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[384]),
        .Q(Q[384]),
        .R(SR));
  FDRE \odata_reg[385] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[385]),
        .Q(Q[385]),
        .R(SR));
  FDRE \odata_reg[386] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[386]),
        .Q(Q[386]),
        .R(SR));
  FDRE \odata_reg[387] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[387]),
        .Q(Q[387]),
        .R(SR));
  FDRE \odata_reg[388] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[388]),
        .Q(Q[388]),
        .R(SR));
  FDRE \odata_reg[389] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[389]),
        .Q(Q[389]),
        .R(SR));
  FDRE \odata_reg[38] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \odata_reg[390] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[390]),
        .Q(Q[390]),
        .R(SR));
  FDRE \odata_reg[391] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[391]),
        .Q(Q[391]),
        .R(SR));
  FDRE \odata_reg[392] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[392]),
        .Q(Q[392]),
        .R(SR));
  FDRE \odata_reg[393] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[393]),
        .Q(Q[393]),
        .R(SR));
  FDRE \odata_reg[394] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[394]),
        .Q(Q[394]),
        .R(SR));
  FDRE \odata_reg[395] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[395]),
        .Q(Q[395]),
        .R(SR));
  FDRE \odata_reg[396] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[396]),
        .Q(Q[396]),
        .R(SR));
  FDRE \odata_reg[397] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[397]),
        .Q(Q[397]),
        .R(SR));
  FDRE \odata_reg[398] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[398]),
        .Q(Q[398]),
        .R(SR));
  FDRE \odata_reg[399] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[399]),
        .Q(Q[399]),
        .R(SR));
  FDRE \odata_reg[39] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \odata_reg[400] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[400]),
        .Q(Q[400]),
        .R(SR));
  FDRE \odata_reg[401] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[401]),
        .Q(Q[401]),
        .R(SR));
  FDRE \odata_reg[402] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[402]),
        .Q(Q[402]),
        .R(SR));
  FDRE \odata_reg[403] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[403]),
        .Q(Q[403]),
        .R(SR));
  FDRE \odata_reg[404] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[404]),
        .Q(Q[404]),
        .R(SR));
  FDRE \odata_reg[405] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[405]),
        .Q(Q[405]),
        .R(SR));
  FDRE \odata_reg[406] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[406]),
        .Q(Q[406]),
        .R(SR));
  FDRE \odata_reg[407] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[407]),
        .Q(Q[407]),
        .R(SR));
  FDRE \odata_reg[408] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[408]),
        .Q(Q[408]),
        .R(SR));
  FDRE \odata_reg[409] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[409]),
        .Q(Q[409]),
        .R(SR));
  FDRE \odata_reg[40] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \odata_reg[410] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[410]),
        .Q(Q[410]),
        .R(SR));
  FDRE \odata_reg[411] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[411]),
        .Q(Q[411]),
        .R(SR));
  FDRE \odata_reg[412] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[412]),
        .Q(Q[412]),
        .R(SR));
  FDRE \odata_reg[413] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[413]),
        .Q(Q[413]),
        .R(SR));
  FDRE \odata_reg[414] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[414]),
        .Q(Q[414]),
        .R(SR));
  FDRE \odata_reg[415] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[415]),
        .Q(Q[415]),
        .R(SR));
  FDRE \odata_reg[416] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[416]),
        .Q(Q[416]),
        .R(SR));
  FDRE \odata_reg[417] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[417]),
        .Q(Q[417]),
        .R(SR));
  FDRE \odata_reg[418] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[418]),
        .Q(Q[418]),
        .R(SR));
  FDRE \odata_reg[419] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[419]),
        .Q(Q[419]),
        .R(SR));
  FDRE \odata_reg[41] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \odata_reg[420] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[420]),
        .Q(Q[420]),
        .R(SR));
  FDRE \odata_reg[421] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[421]),
        .Q(Q[421]),
        .R(SR));
  FDRE \odata_reg[422] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[422]),
        .Q(Q[422]),
        .R(SR));
  FDRE \odata_reg[423] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[423]),
        .Q(Q[423]),
        .R(SR));
  FDRE \odata_reg[424] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[424]),
        .Q(Q[424]),
        .R(SR));
  FDRE \odata_reg[425] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[425]),
        .Q(Q[425]),
        .R(SR));
  FDRE \odata_reg[426] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[426]),
        .Q(Q[426]),
        .R(SR));
  FDRE \odata_reg[427] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[427]),
        .Q(Q[427]),
        .R(SR));
  FDRE \odata_reg[428] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[428]),
        .Q(Q[428]),
        .R(SR));
  FDRE \odata_reg[429] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[429]),
        .Q(Q[429]),
        .R(SR));
  FDRE \odata_reg[42] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \odata_reg[430] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[430]),
        .Q(Q[430]),
        .R(SR));
  FDRE \odata_reg[431] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[431]),
        .Q(Q[431]),
        .R(SR));
  FDRE \odata_reg[432] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[432]),
        .Q(Q[432]),
        .R(SR));
  FDRE \odata_reg[433] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[433]),
        .Q(Q[433]),
        .R(SR));
  FDRE \odata_reg[434] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[434]),
        .Q(Q[434]),
        .R(SR));
  FDRE \odata_reg[435] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[435]),
        .Q(Q[435]),
        .R(SR));
  FDRE \odata_reg[436] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[436]),
        .Q(Q[436]),
        .R(SR));
  FDRE \odata_reg[437] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[437]),
        .Q(Q[437]),
        .R(SR));
  FDRE \odata_reg[438] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[438]),
        .Q(Q[438]),
        .R(SR));
  FDRE \odata_reg[439] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[439]),
        .Q(Q[439]),
        .R(SR));
  FDRE \odata_reg[43] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \odata_reg[440] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[440]),
        .Q(Q[440]),
        .R(SR));
  FDRE \odata_reg[441] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[441]),
        .Q(Q[441]),
        .R(SR));
  FDRE \odata_reg[442] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[442]),
        .Q(Q[442]),
        .R(SR));
  FDRE \odata_reg[443] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[443]),
        .Q(Q[443]),
        .R(SR));
  FDRE \odata_reg[444] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[444]),
        .Q(Q[444]),
        .R(SR));
  FDRE \odata_reg[445] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[445]),
        .Q(Q[445]),
        .R(SR));
  FDRE \odata_reg[446] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[446]),
        .Q(Q[446]),
        .R(SR));
  FDRE \odata_reg[447] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[447]),
        .Q(Q[447]),
        .R(SR));
  FDRE \odata_reg[448] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[448]),
        .Q(Q[448]),
        .R(SR));
  FDRE \odata_reg[449] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[449]),
        .Q(Q[449]),
        .R(SR));
  FDRE \odata_reg[44] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \odata_reg[450] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[450]),
        .Q(Q[450]),
        .R(SR));
  FDRE \odata_reg[451] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[451]),
        .Q(Q[451]),
        .R(SR));
  FDRE \odata_reg[452] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[452]),
        .Q(Q[452]),
        .R(SR));
  FDRE \odata_reg[453] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[453]),
        .Q(Q[453]),
        .R(SR));
  FDRE \odata_reg[454] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[454]),
        .Q(Q[454]),
        .R(SR));
  FDRE \odata_reg[455] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[455]),
        .Q(Q[455]),
        .R(SR));
  FDRE \odata_reg[456] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[456]),
        .Q(Q[456]),
        .R(SR));
  FDRE \odata_reg[457] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[457]),
        .Q(Q[457]),
        .R(SR));
  FDRE \odata_reg[458] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[458]),
        .Q(Q[458]),
        .R(SR));
  FDRE \odata_reg[459] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[459]),
        .Q(Q[459]),
        .R(SR));
  FDRE \odata_reg[45] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \odata_reg[460] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[460]),
        .Q(Q[460]),
        .R(SR));
  FDRE \odata_reg[461] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[461]),
        .Q(Q[461]),
        .R(SR));
  FDRE \odata_reg[462] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[462]),
        .Q(Q[462]),
        .R(SR));
  FDRE \odata_reg[463] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[463]),
        .Q(Q[463]),
        .R(SR));
  FDRE \odata_reg[464] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[464]),
        .Q(Q[464]),
        .R(SR));
  FDRE \odata_reg[465] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[465]),
        .Q(Q[465]),
        .R(SR));
  FDRE \odata_reg[466] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[466]),
        .Q(Q[466]),
        .R(SR));
  FDRE \odata_reg[467] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[467]),
        .Q(Q[467]),
        .R(SR));
  FDRE \odata_reg[468] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[468]),
        .Q(Q[468]),
        .R(SR));
  FDRE \odata_reg[469] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[469]),
        .Q(Q[469]),
        .R(SR));
  FDRE \odata_reg[46] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \odata_reg[470] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[470]),
        .Q(Q[470]),
        .R(SR));
  FDRE \odata_reg[471] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[471]),
        .Q(Q[471]),
        .R(SR));
  FDRE \odata_reg[472] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[472]),
        .Q(Q[472]),
        .R(SR));
  FDRE \odata_reg[473] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[473]),
        .Q(Q[473]),
        .R(SR));
  FDRE \odata_reg[474] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[474]),
        .Q(Q[474]),
        .R(SR));
  FDRE \odata_reg[475] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[475]),
        .Q(Q[475]),
        .R(SR));
  FDRE \odata_reg[476] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[476]),
        .Q(Q[476]),
        .R(SR));
  FDRE \odata_reg[477] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[477]),
        .Q(Q[477]),
        .R(SR));
  FDRE \odata_reg[478] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[478]),
        .Q(Q[478]),
        .R(SR));
  FDRE \odata_reg[479] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[479]),
        .Q(Q[479]),
        .R(SR));
  FDRE \odata_reg[47] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \odata_reg[480] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[480]),
        .Q(Q[480]),
        .R(SR));
  FDRE \odata_reg[481] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[481]),
        .Q(Q[481]),
        .R(SR));
  FDRE \odata_reg[482] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[482]),
        .Q(Q[482]),
        .R(SR));
  FDRE \odata_reg[483] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[483]),
        .Q(Q[483]),
        .R(SR));
  FDRE \odata_reg[484] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[484]),
        .Q(Q[484]),
        .R(SR));
  FDRE \odata_reg[485] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[485]),
        .Q(Q[485]),
        .R(SR));
  FDRE \odata_reg[486] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[486]),
        .Q(Q[486]),
        .R(SR));
  FDRE \odata_reg[487] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[487]),
        .Q(Q[487]),
        .R(SR));
  FDRE \odata_reg[488] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[488]),
        .Q(Q[488]),
        .R(SR));
  FDRE \odata_reg[489] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[489]),
        .Q(Q[489]),
        .R(SR));
  FDRE \odata_reg[48] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \odata_reg[490] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[490]),
        .Q(Q[490]),
        .R(SR));
  FDRE \odata_reg[491] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[491]),
        .Q(Q[491]),
        .R(SR));
  FDRE \odata_reg[492] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[492]),
        .Q(Q[492]),
        .R(SR));
  FDRE \odata_reg[493] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[493]),
        .Q(Q[493]),
        .R(SR));
  FDRE \odata_reg[494] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[494]),
        .Q(Q[494]),
        .R(SR));
  FDRE \odata_reg[495] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[495]),
        .Q(Q[495]),
        .R(SR));
  FDRE \odata_reg[496] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[496]),
        .Q(Q[496]),
        .R(SR));
  FDRE \odata_reg[497] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[497]),
        .Q(Q[497]),
        .R(SR));
  FDRE \odata_reg[498] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[498]),
        .Q(Q[498]),
        .R(SR));
  FDRE \odata_reg[499] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[499]),
        .Q(Q[499]),
        .R(SR));
  FDRE \odata_reg[49] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[49]),
        .Q(Q[49]),
        .R(SR));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \odata_reg[500] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[500]),
        .Q(Q[500]),
        .R(SR));
  FDRE \odata_reg[501] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[501]),
        .Q(Q[501]),
        .R(SR));
  FDRE \odata_reg[502] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[502]),
        .Q(Q[502]),
        .R(SR));
  FDRE \odata_reg[503] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[503]),
        .Q(Q[503]),
        .R(SR));
  FDRE \odata_reg[504] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[504]),
        .Q(Q[504]),
        .R(SR));
  FDRE \odata_reg[505] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[505]),
        .Q(Q[505]),
        .R(SR));
  FDRE \odata_reg[506] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[506]),
        .Q(Q[506]),
        .R(SR));
  FDRE \odata_reg[507] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[507]),
        .Q(Q[507]),
        .R(SR));
  FDRE \odata_reg[508] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[508]),
        .Q(Q[508]),
        .R(SR));
  FDRE \odata_reg[509] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[509]),
        .Q(Q[509]),
        .R(SR));
  FDRE \odata_reg[50] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[50]),
        .Q(Q[50]),
        .R(SR));
  FDRE \odata_reg[510] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[510]),
        .Q(Q[510]),
        .R(SR));
  FDRE \odata_reg[511] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[511]),
        .Q(Q[511]),
        .R(SR));
  FDRE \odata_reg[512] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[512]),
        .Q(Q[512]),
        .R(SR));
  FDRE \odata_reg[51] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[51]),
        .Q(Q[51]),
        .R(SR));
  FDRE \odata_reg[52] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[52]),
        .Q(Q[52]),
        .R(SR));
  FDRE \odata_reg[53] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[53]),
        .Q(Q[53]),
        .R(SR));
  FDRE \odata_reg[54] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[54]),
        .Q(Q[54]),
        .R(SR));
  FDRE \odata_reg[55] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[55]),
        .Q(Q[55]),
        .R(SR));
  FDRE \odata_reg[56] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[56]),
        .Q(Q[56]),
        .R(SR));
  FDRE \odata_reg[57] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[57]),
        .Q(Q[57]),
        .R(SR));
  FDRE \odata_reg[58] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[58]),
        .Q(Q[58]),
        .R(SR));
  FDRE \odata_reg[59] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[59]),
        .Q(Q[59]),
        .R(SR));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \odata_reg[60] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[60]),
        .Q(Q[60]),
        .R(SR));
  FDRE \odata_reg[61] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[61]),
        .Q(Q[61]),
        .R(SR));
  FDRE \odata_reg[62] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[62]),
        .Q(Q[62]),
        .R(SR));
  FDRE \odata_reg[63] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[63]),
        .Q(Q[63]),
        .R(SR));
  FDRE \odata_reg[64] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[64]),
        .Q(Q[64]),
        .R(SR));
  FDRE \odata_reg[65] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[65]),
        .Q(Q[65]),
        .R(SR));
  FDRE \odata_reg[66] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[66]),
        .Q(Q[66]),
        .R(SR));
  FDRE \odata_reg[67] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[67]),
        .Q(Q[67]),
        .R(SR));
  FDRE \odata_reg[68] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[68]),
        .Q(Q[68]),
        .R(SR));
  FDRE \odata_reg[69] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[69]),
        .Q(Q[69]),
        .R(SR));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \odata_reg[70] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[70]),
        .Q(Q[70]),
        .R(SR));
  FDRE \odata_reg[71] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[71]),
        .Q(Q[71]),
        .R(SR));
  FDRE \odata_reg[72] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[72]),
        .Q(Q[72]),
        .R(SR));
  FDRE \odata_reg[73] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[73]),
        .Q(Q[73]),
        .R(SR));
  FDRE \odata_reg[74] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[74]),
        .Q(Q[74]),
        .R(SR));
  FDRE \odata_reg[75] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[75]),
        .Q(Q[75]),
        .R(SR));
  FDRE \odata_reg[76] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[76]),
        .Q(Q[76]),
        .R(SR));
  FDRE \odata_reg[77] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[77]),
        .Q(Q[77]),
        .R(SR));
  FDRE \odata_reg[78] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[78]),
        .Q(Q[78]),
        .R(SR));
  FDRE \odata_reg[79] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[79]),
        .Q(Q[79]),
        .R(SR));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \odata_reg[80] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[80]),
        .Q(Q[80]),
        .R(SR));
  FDRE \odata_reg[81] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[81]),
        .Q(Q[81]),
        .R(SR));
  FDRE \odata_reg[82] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[82]),
        .Q(Q[82]),
        .R(SR));
  FDRE \odata_reg[83] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[83]),
        .Q(Q[83]),
        .R(SR));
  FDRE \odata_reg[84] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[84]),
        .Q(Q[84]),
        .R(SR));
  FDRE \odata_reg[85] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[85]),
        .Q(Q[85]),
        .R(SR));
  FDRE \odata_reg[86] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[86]),
        .Q(Q[86]),
        .R(SR));
  FDRE \odata_reg[87] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[87]),
        .Q(Q[87]),
        .R(SR));
  FDRE \odata_reg[88] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[88]),
        .Q(Q[88]),
        .R(SR));
  FDRE \odata_reg[89] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[89]),
        .Q(Q[89]),
        .R(SR));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \odata_reg[90] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[90]),
        .Q(Q[90]),
        .R(SR));
  FDRE \odata_reg[91] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[91]),
        .Q(Q[91]),
        .R(SR));
  FDRE \odata_reg[92] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[92]),
        .Q(Q[92]),
        .R(SR));
  FDRE \odata_reg[93] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[93]),
        .Q(Q[93]),
        .R(SR));
  FDRE \odata_reg[94] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[94]),
        .Q(Q[94]),
        .R(SR));
  FDRE \odata_reg[95] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[95]),
        .Q(Q[95]),
        .R(SR));
  FDRE \odata_reg[96] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[96]),
        .Q(Q[96]),
        .R(SR));
  FDRE \odata_reg[97] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[97]),
        .Q(Q[97]),
        .R(SR));
  FDRE \odata_reg[98] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[98]),
        .Q(Q[98]),
        .R(SR));
  FDRE \odata_reg[99] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[99]),
        .Q(Q[99]),
        .R(SR));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[511]_i_2_n_1 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2
   (E,
    Q,
    d0,
    \odata_reg[7]_0 ,
    \odata_reg[11]_0 ,
    \odata_reg[15]_0 ,
    \odata_reg[19]_0 ,
    \odata_reg[23]_0 ,
    \odata_reg[27]_0 ,
    \odata_reg[31]_0 ,
    \odata_reg[35]_0 ,
    \odata_reg[39]_0 ,
    \odata_reg[43]_0 ,
    \odata_reg[47]_0 ,
    \odata_reg[51]_0 ,
    \odata_reg[55]_0 ,
    \odata_reg[59]_0 ,
    \odata_reg[63]_0 ,
    \odata_reg[67]_0 ,
    \odata_reg[71]_0 ,
    \odata_reg[75]_0 ,
    \odata_reg[79]_0 ,
    \odata_reg[83]_0 ,
    \odata_reg[87]_0 ,
    \odata_reg[91]_0 ,
    \odata_reg[95]_0 ,
    \odata_reg[99]_0 ,
    \odata_reg[103]_0 ,
    \odata_reg[107]_0 ,
    \odata_reg[111]_0 ,
    \odata_reg[115]_0 ,
    \odata_reg[119]_0 ,
    \odata_reg[123]_0 ,
    \odata_reg[127]_0 ,
    \odata_reg[131]_0 ,
    \odata_reg[135]_0 ,
    \odata_reg[139]_0 ,
    \odata_reg[143]_0 ,
    \odata_reg[147]_0 ,
    \odata_reg[151]_0 ,
    \odata_reg[155]_0 ,
    \odata_reg[159]_0 ,
    \odata_reg[163]_0 ,
    \odata_reg[167]_0 ,
    \odata_reg[171]_0 ,
    \odata_reg[175]_0 ,
    \odata_reg[179]_0 ,
    \odata_reg[183]_0 ,
    \odata_reg[187]_0 ,
    \odata_reg[191]_0 ,
    \odata_reg[195]_0 ,
    \odata_reg[199]_0 ,
    \odata_reg[203]_0 ,
    \odata_reg[207]_0 ,
    \odata_reg[211]_0 ,
    \odata_reg[215]_0 ,
    \odata_reg[219]_0 ,
    \odata_reg[223]_0 ,
    \odata_reg[227]_0 ,
    \odata_reg[231]_0 ,
    \odata_reg[235]_0 ,
    \odata_reg[239]_0 ,
    \odata_reg[243]_0 ,
    \odata_reg[247]_0 ,
    \odata_reg[251]_0 ,
    \odata_reg[255]_0 ,
    \odata_reg[259]_0 ,
    \odata_reg[263]_0 ,
    \odata_reg[267]_0 ,
    \odata_reg[271]_0 ,
    \odata_reg[275]_0 ,
    \odata_reg[279]_0 ,
    \odata_reg[283]_0 ,
    \odata_reg[287]_0 ,
    \odata_reg[291]_0 ,
    \odata_reg[295]_0 ,
    \odata_reg[299]_0 ,
    \odata_reg[303]_0 ,
    \odata_reg[307]_0 ,
    \odata_reg[311]_0 ,
    \odata_reg[315]_0 ,
    \odata_reg[319]_0 ,
    \odata_reg[323]_0 ,
    \odata_reg[327]_0 ,
    \odata_reg[331]_0 ,
    \odata_reg[335]_0 ,
    \odata_reg[339]_0 ,
    \odata_reg[343]_0 ,
    \odata_reg[347]_0 ,
    \odata_reg[351]_0 ,
    \odata_reg[355]_0 ,
    \odata_reg[359]_0 ,
    \odata_reg[363]_0 ,
    \odata_reg[367]_0 ,
    \odata_reg[371]_0 ,
    \odata_reg[375]_0 ,
    \odata_reg[379]_0 ,
    \odata_reg[383]_0 ,
    \odata_reg[387]_0 ,
    \odata_reg[391]_0 ,
    \odata_reg[395]_0 ,
    \odata_reg[399]_0 ,
    \odata_reg[403]_0 ,
    \odata_reg[407]_0 ,
    \odata_reg[411]_0 ,
    \odata_reg[415]_0 ,
    \odata_reg[419]_0 ,
    \odata_reg[423]_0 ,
    \odata_reg[427]_0 ,
    \odata_reg[431]_0 ,
    \odata_reg[435]_0 ,
    \odata_reg[439]_0 ,
    \odata_reg[443]_0 ,
    \odata_reg[447]_0 ,
    \odata_reg[451]_0 ,
    \odata_reg[455]_0 ,
    \odata_reg[459]_0 ,
    \odata_reg[463]_0 ,
    \odata_reg[467]_0 ,
    \odata_reg[471]_0 ,
    \odata_reg[475]_0 ,
    \odata_reg[479]_0 ,
    \odata_reg[483]_0 ,
    \odata_reg[487]_0 ,
    \odata_reg[491]_0 ,
    \odata_reg[495]_0 ,
    \odata_reg[499]_0 ,
    \odata_reg[503]_0 ,
    \odata_reg[507]_0 ,
    \odata_reg[511]_0 ,
    \odata_reg[512]_0 ,
    SR,
    \odata_reg[0]_0 ,
    \odata_reg[0]_1 ,
    \ireg_reg[0] ,
    ap_rst_n,
    \odata_reg[0]_2 ,
    D,
    ap_clk);
  output [0:0]E;
  output [512:0]Q;
  output [0:0]d0;
  output [0:0]\odata_reg[7]_0 ;
  output [0:0]\odata_reg[11]_0 ;
  output [0:0]\odata_reg[15]_0 ;
  output [0:0]\odata_reg[19]_0 ;
  output [0:0]\odata_reg[23]_0 ;
  output [0:0]\odata_reg[27]_0 ;
  output [0:0]\odata_reg[31]_0 ;
  output [0:0]\odata_reg[35]_0 ;
  output [0:0]\odata_reg[39]_0 ;
  output [0:0]\odata_reg[43]_0 ;
  output [0:0]\odata_reg[47]_0 ;
  output [0:0]\odata_reg[51]_0 ;
  output [0:0]\odata_reg[55]_0 ;
  output [0:0]\odata_reg[59]_0 ;
  output [0:0]\odata_reg[63]_0 ;
  output [0:0]\odata_reg[67]_0 ;
  output [0:0]\odata_reg[71]_0 ;
  output [0:0]\odata_reg[75]_0 ;
  output [0:0]\odata_reg[79]_0 ;
  output [0:0]\odata_reg[83]_0 ;
  output [0:0]\odata_reg[87]_0 ;
  output [0:0]\odata_reg[91]_0 ;
  output [0:0]\odata_reg[95]_0 ;
  output [0:0]\odata_reg[99]_0 ;
  output [0:0]\odata_reg[103]_0 ;
  output [0:0]\odata_reg[107]_0 ;
  output [0:0]\odata_reg[111]_0 ;
  output [0:0]\odata_reg[115]_0 ;
  output [0:0]\odata_reg[119]_0 ;
  output [0:0]\odata_reg[123]_0 ;
  output [0:0]\odata_reg[127]_0 ;
  output [0:0]\odata_reg[131]_0 ;
  output [0:0]\odata_reg[135]_0 ;
  output [0:0]\odata_reg[139]_0 ;
  output [0:0]\odata_reg[143]_0 ;
  output [0:0]\odata_reg[147]_0 ;
  output [0:0]\odata_reg[151]_0 ;
  output [0:0]\odata_reg[155]_0 ;
  output [0:0]\odata_reg[159]_0 ;
  output [0:0]\odata_reg[163]_0 ;
  output [0:0]\odata_reg[167]_0 ;
  output [0:0]\odata_reg[171]_0 ;
  output [0:0]\odata_reg[175]_0 ;
  output [0:0]\odata_reg[179]_0 ;
  output [0:0]\odata_reg[183]_0 ;
  output [0:0]\odata_reg[187]_0 ;
  output [0:0]\odata_reg[191]_0 ;
  output [0:0]\odata_reg[195]_0 ;
  output [0:0]\odata_reg[199]_0 ;
  output [0:0]\odata_reg[203]_0 ;
  output [0:0]\odata_reg[207]_0 ;
  output [0:0]\odata_reg[211]_0 ;
  output [0:0]\odata_reg[215]_0 ;
  output [0:0]\odata_reg[219]_0 ;
  output [0:0]\odata_reg[223]_0 ;
  output [0:0]\odata_reg[227]_0 ;
  output [0:0]\odata_reg[231]_0 ;
  output [0:0]\odata_reg[235]_0 ;
  output [0:0]\odata_reg[239]_0 ;
  output [0:0]\odata_reg[243]_0 ;
  output [0:0]\odata_reg[247]_0 ;
  output [0:0]\odata_reg[251]_0 ;
  output [0:0]\odata_reg[255]_0 ;
  output [0:0]\odata_reg[259]_0 ;
  output [0:0]\odata_reg[263]_0 ;
  output [0:0]\odata_reg[267]_0 ;
  output [0:0]\odata_reg[271]_0 ;
  output [0:0]\odata_reg[275]_0 ;
  output [0:0]\odata_reg[279]_0 ;
  output [0:0]\odata_reg[283]_0 ;
  output [0:0]\odata_reg[287]_0 ;
  output [0:0]\odata_reg[291]_0 ;
  output [0:0]\odata_reg[295]_0 ;
  output [0:0]\odata_reg[299]_0 ;
  output [0:0]\odata_reg[303]_0 ;
  output [0:0]\odata_reg[307]_0 ;
  output [0:0]\odata_reg[311]_0 ;
  output [0:0]\odata_reg[315]_0 ;
  output [0:0]\odata_reg[319]_0 ;
  output [0:0]\odata_reg[323]_0 ;
  output [0:0]\odata_reg[327]_0 ;
  output [0:0]\odata_reg[331]_0 ;
  output [0:0]\odata_reg[335]_0 ;
  output [0:0]\odata_reg[339]_0 ;
  output [0:0]\odata_reg[343]_0 ;
  output [0:0]\odata_reg[347]_0 ;
  output [0:0]\odata_reg[351]_0 ;
  output [0:0]\odata_reg[355]_0 ;
  output [0:0]\odata_reg[359]_0 ;
  output [0:0]\odata_reg[363]_0 ;
  output [0:0]\odata_reg[367]_0 ;
  output [0:0]\odata_reg[371]_0 ;
  output [0:0]\odata_reg[375]_0 ;
  output [0:0]\odata_reg[379]_0 ;
  output [0:0]\odata_reg[383]_0 ;
  output [0:0]\odata_reg[387]_0 ;
  output [0:0]\odata_reg[391]_0 ;
  output [0:0]\odata_reg[395]_0 ;
  output [0:0]\odata_reg[399]_0 ;
  output [0:0]\odata_reg[403]_0 ;
  output [0:0]\odata_reg[407]_0 ;
  output [0:0]\odata_reg[411]_0 ;
  output [0:0]\odata_reg[415]_0 ;
  output [0:0]\odata_reg[419]_0 ;
  output [0:0]\odata_reg[423]_0 ;
  output [0:0]\odata_reg[427]_0 ;
  output [0:0]\odata_reg[431]_0 ;
  output [0:0]\odata_reg[435]_0 ;
  output [0:0]\odata_reg[439]_0 ;
  output [0:0]\odata_reg[443]_0 ;
  output [0:0]\odata_reg[447]_0 ;
  output [0:0]\odata_reg[451]_0 ;
  output [0:0]\odata_reg[455]_0 ;
  output [0:0]\odata_reg[459]_0 ;
  output [0:0]\odata_reg[463]_0 ;
  output [0:0]\odata_reg[467]_0 ;
  output [0:0]\odata_reg[471]_0 ;
  output [0:0]\odata_reg[475]_0 ;
  output [0:0]\odata_reg[479]_0 ;
  output [0:0]\odata_reg[483]_0 ;
  output [0:0]\odata_reg[487]_0 ;
  output [0:0]\odata_reg[491]_0 ;
  output [0:0]\odata_reg[495]_0 ;
  output [0:0]\odata_reg[499]_0 ;
  output [0:0]\odata_reg[503]_0 ;
  output [0:0]\odata_reg[507]_0 ;
  output [0:0]\odata_reg[511]_0 ;
  output [0:0]\odata_reg[512]_0 ;
  output [0:0]SR;
  input [0:0]\odata_reg[0]_0 ;
  input [0:0]\odata_reg[0]_1 ;
  input [0:0]\ireg_reg[0] ;
  input ap_rst_n;
  input [0:0]\odata_reg[0]_2 ;
  input [512:0]D;
  input ap_clk;

  wire [512:0]D;
  wire [0:0]E;
  wire [512:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]d0;
  wire [0:0]\ireg_reg[0] ;
  wire [0:0]\odata_reg[0]_0 ;
  wire [0:0]\odata_reg[0]_1 ;
  wire [0:0]\odata_reg[0]_2 ;
  wire [0:0]\odata_reg[103]_0 ;
  wire [0:0]\odata_reg[107]_0 ;
  wire [0:0]\odata_reg[111]_0 ;
  wire [0:0]\odata_reg[115]_0 ;
  wire [0:0]\odata_reg[119]_0 ;
  wire [0:0]\odata_reg[11]_0 ;
  wire [0:0]\odata_reg[123]_0 ;
  wire [0:0]\odata_reg[127]_0 ;
  wire [0:0]\odata_reg[131]_0 ;
  wire [0:0]\odata_reg[135]_0 ;
  wire [0:0]\odata_reg[139]_0 ;
  wire [0:0]\odata_reg[143]_0 ;
  wire [0:0]\odata_reg[147]_0 ;
  wire [0:0]\odata_reg[151]_0 ;
  wire [0:0]\odata_reg[155]_0 ;
  wire [0:0]\odata_reg[159]_0 ;
  wire [0:0]\odata_reg[15]_0 ;
  wire [0:0]\odata_reg[163]_0 ;
  wire [0:0]\odata_reg[167]_0 ;
  wire [0:0]\odata_reg[171]_0 ;
  wire [0:0]\odata_reg[175]_0 ;
  wire [0:0]\odata_reg[179]_0 ;
  wire [0:0]\odata_reg[183]_0 ;
  wire [0:0]\odata_reg[187]_0 ;
  wire [0:0]\odata_reg[191]_0 ;
  wire [0:0]\odata_reg[195]_0 ;
  wire [0:0]\odata_reg[199]_0 ;
  wire [0:0]\odata_reg[19]_0 ;
  wire [0:0]\odata_reg[203]_0 ;
  wire [0:0]\odata_reg[207]_0 ;
  wire [0:0]\odata_reg[211]_0 ;
  wire [0:0]\odata_reg[215]_0 ;
  wire [0:0]\odata_reg[219]_0 ;
  wire [0:0]\odata_reg[223]_0 ;
  wire [0:0]\odata_reg[227]_0 ;
  wire [0:0]\odata_reg[231]_0 ;
  wire [0:0]\odata_reg[235]_0 ;
  wire [0:0]\odata_reg[239]_0 ;
  wire [0:0]\odata_reg[23]_0 ;
  wire [0:0]\odata_reg[243]_0 ;
  wire [0:0]\odata_reg[247]_0 ;
  wire [0:0]\odata_reg[251]_0 ;
  wire [0:0]\odata_reg[255]_0 ;
  wire [0:0]\odata_reg[259]_0 ;
  wire [0:0]\odata_reg[263]_0 ;
  wire [0:0]\odata_reg[267]_0 ;
  wire [0:0]\odata_reg[271]_0 ;
  wire [0:0]\odata_reg[275]_0 ;
  wire [0:0]\odata_reg[279]_0 ;
  wire [0:0]\odata_reg[27]_0 ;
  wire [0:0]\odata_reg[283]_0 ;
  wire [0:0]\odata_reg[287]_0 ;
  wire [0:0]\odata_reg[291]_0 ;
  wire [0:0]\odata_reg[295]_0 ;
  wire [0:0]\odata_reg[299]_0 ;
  wire [0:0]\odata_reg[303]_0 ;
  wire [0:0]\odata_reg[307]_0 ;
  wire [0:0]\odata_reg[311]_0 ;
  wire [0:0]\odata_reg[315]_0 ;
  wire [0:0]\odata_reg[319]_0 ;
  wire [0:0]\odata_reg[31]_0 ;
  wire [0:0]\odata_reg[323]_0 ;
  wire [0:0]\odata_reg[327]_0 ;
  wire [0:0]\odata_reg[331]_0 ;
  wire [0:0]\odata_reg[335]_0 ;
  wire [0:0]\odata_reg[339]_0 ;
  wire [0:0]\odata_reg[343]_0 ;
  wire [0:0]\odata_reg[347]_0 ;
  wire [0:0]\odata_reg[351]_0 ;
  wire [0:0]\odata_reg[355]_0 ;
  wire [0:0]\odata_reg[359]_0 ;
  wire [0:0]\odata_reg[35]_0 ;
  wire [0:0]\odata_reg[363]_0 ;
  wire [0:0]\odata_reg[367]_0 ;
  wire [0:0]\odata_reg[371]_0 ;
  wire [0:0]\odata_reg[375]_0 ;
  wire [0:0]\odata_reg[379]_0 ;
  wire [0:0]\odata_reg[383]_0 ;
  wire [0:0]\odata_reg[387]_0 ;
  wire [0:0]\odata_reg[391]_0 ;
  wire [0:0]\odata_reg[395]_0 ;
  wire [0:0]\odata_reg[399]_0 ;
  wire [0:0]\odata_reg[39]_0 ;
  wire [0:0]\odata_reg[403]_0 ;
  wire [0:0]\odata_reg[407]_0 ;
  wire [0:0]\odata_reg[411]_0 ;
  wire [0:0]\odata_reg[415]_0 ;
  wire [0:0]\odata_reg[419]_0 ;
  wire [0:0]\odata_reg[423]_0 ;
  wire [0:0]\odata_reg[427]_0 ;
  wire [0:0]\odata_reg[431]_0 ;
  wire [0:0]\odata_reg[435]_0 ;
  wire [0:0]\odata_reg[439]_0 ;
  wire [0:0]\odata_reg[43]_0 ;
  wire [0:0]\odata_reg[443]_0 ;
  wire [0:0]\odata_reg[447]_0 ;
  wire [0:0]\odata_reg[451]_0 ;
  wire [0:0]\odata_reg[455]_0 ;
  wire [0:0]\odata_reg[459]_0 ;
  wire [0:0]\odata_reg[463]_0 ;
  wire [0:0]\odata_reg[467]_0 ;
  wire [0:0]\odata_reg[471]_0 ;
  wire [0:0]\odata_reg[475]_0 ;
  wire [0:0]\odata_reg[479]_0 ;
  wire [0:0]\odata_reg[47]_0 ;
  wire [0:0]\odata_reg[483]_0 ;
  wire [0:0]\odata_reg[487]_0 ;
  wire [0:0]\odata_reg[491]_0 ;
  wire [0:0]\odata_reg[495]_0 ;
  wire [0:0]\odata_reg[499]_0 ;
  wire [0:0]\odata_reg[503]_0 ;
  wire [0:0]\odata_reg[507]_0 ;
  wire [0:0]\odata_reg[511]_0 ;
  wire [0:0]\odata_reg[512]_0 ;
  wire [0:0]\odata_reg[51]_0 ;
  wire [0:0]\odata_reg[55]_0 ;
  wire [0:0]\odata_reg[59]_0 ;
  wire [0:0]\odata_reg[63]_0 ;
  wire [0:0]\odata_reg[67]_0 ;
  wire [0:0]\odata_reg[71]_0 ;
  wire [0:0]\odata_reg[75]_0 ;
  wire [0:0]\odata_reg[79]_0 ;
  wire [0:0]\odata_reg[7]_0 ;
  wire [0:0]\odata_reg[83]_0 ;
  wire [0:0]\odata_reg[87]_0 ;
  wire [0:0]\odata_reg[91]_0 ;
  wire [0:0]\odata_reg[95]_0 ;
  wire [0:0]\odata_reg[99]_0 ;
  wire p_0_in;

  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten269_reg_4577[4]_i_2 
       (.I0(Q[512]),
        .I1(\odata_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \ireg[512]_i_1 
       (.I0(\odata_reg[0]_1 ),
        .I1(\odata_reg[0]_0 ),
        .I2(Q[512]),
        .I3(\ireg_reg[0] ),
        .I4(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \ireg[512]_i_2 
       (.I0(Q[512]),
        .I1(\odata_reg[0]_0 ),
        .I2(\odata_reg[0]_1 ),
        .I3(\ireg_reg[0] ),
        .O(\odata_reg[512]_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \odata[512]_i_1__0 
       (.I0(Q[512]),
        .I1(\odata_reg[0]_0 ),
        .I2(\odata_reg[0]_1 ),
        .O(p_0_in));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[100] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[100]),
        .Q(Q[100]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[101] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[101]),
        .Q(Q[101]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[102] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[102]),
        .Q(Q[102]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[103] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[103]),
        .Q(Q[103]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[104] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[104]),
        .Q(Q[104]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[105] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[105]),
        .Q(Q[105]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[106] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[106]),
        .Q(Q[106]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[107] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[107]),
        .Q(Q[107]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[108] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[108]),
        .Q(Q[108]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[109] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[109]),
        .Q(Q[109]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[10]),
        .Q(Q[10]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[110] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[110]),
        .Q(Q[110]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[111] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[111]),
        .Q(Q[111]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[112] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[112]),
        .Q(Q[112]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[113] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[113]),
        .Q(Q[113]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[114] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[114]),
        .Q(Q[114]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[115] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[115]),
        .Q(Q[115]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[116] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[116]),
        .Q(Q[116]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[117] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[117]),
        .Q(Q[117]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[118] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[118]),
        .Q(Q[118]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[119] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[119]),
        .Q(Q[119]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[11]),
        .Q(Q[11]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[120] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[120]),
        .Q(Q[120]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[121] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[121]),
        .Q(Q[121]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[122] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[122]),
        .Q(Q[122]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[123] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[123]),
        .Q(Q[123]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[124] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[124]),
        .Q(Q[124]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[125] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[125]),
        .Q(Q[125]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[126] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[126]),
        .Q(Q[126]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[127] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[127]),
        .Q(Q[127]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[128] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[128]),
        .Q(Q[128]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[129] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[129]),
        .Q(Q[129]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[12]),
        .Q(Q[12]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[130] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[130]),
        .Q(Q[130]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[131] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[131]),
        .Q(Q[131]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[132] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[132]),
        .Q(Q[132]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[133] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[133]),
        .Q(Q[133]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[134] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[134]),
        .Q(Q[134]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[135] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[135]),
        .Q(Q[135]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[136] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[136]),
        .Q(Q[136]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[137] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[137]),
        .Q(Q[137]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[138] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[138]),
        .Q(Q[138]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[139] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[139]),
        .Q(Q[139]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[13]),
        .Q(Q[13]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[140] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[140]),
        .Q(Q[140]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[141] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[141]),
        .Q(Q[141]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[142] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[142]),
        .Q(Q[142]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[143] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[143]),
        .Q(Q[143]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[144] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[144]),
        .Q(Q[144]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[145] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[145]),
        .Q(Q[145]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[146] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[146]),
        .Q(Q[146]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[147] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[147]),
        .Q(Q[147]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[148] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[148]),
        .Q(Q[148]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[149] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[149]),
        .Q(Q[149]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[14]),
        .Q(Q[14]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[150] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[150]),
        .Q(Q[150]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[151] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[151]),
        .Q(Q[151]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[152] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[152]),
        .Q(Q[152]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[153] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[153]),
        .Q(Q[153]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[154] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[154]),
        .Q(Q[154]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[155] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[155]),
        .Q(Q[155]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[156] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[156]),
        .Q(Q[156]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[157] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[157]),
        .Q(Q[157]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[158] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[158]),
        .Q(Q[158]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[159] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[159]),
        .Q(Q[159]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[15]),
        .Q(Q[15]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[160] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[160]),
        .Q(Q[160]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[161] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[161]),
        .Q(Q[161]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[162] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[162]),
        .Q(Q[162]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[163] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[163]),
        .Q(Q[163]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[164] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[164]),
        .Q(Q[164]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[165] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[165]),
        .Q(Q[165]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[166] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[166]),
        .Q(Q[166]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[167] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[167]),
        .Q(Q[167]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[168] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[168]),
        .Q(Q[168]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[169] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[169]),
        .Q(Q[169]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[16]),
        .Q(Q[16]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[170] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[170]),
        .Q(Q[170]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[171] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[171]),
        .Q(Q[171]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[172] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[172]),
        .Q(Q[172]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[173] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[173]),
        .Q(Q[173]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[174] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[174]),
        .Q(Q[174]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[175] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[175]),
        .Q(Q[175]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[176] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[176]),
        .Q(Q[176]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[177] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[177]),
        .Q(Q[177]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[178] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[178]),
        .Q(Q[178]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[179] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[179]),
        .Q(Q[179]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[17]),
        .Q(Q[17]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[180] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[180]),
        .Q(Q[180]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[181] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[181]),
        .Q(Q[181]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[182] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[182]),
        .Q(Q[182]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[183] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[183]),
        .Q(Q[183]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[184] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[184]),
        .Q(Q[184]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[185] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[185]),
        .Q(Q[185]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[186] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[186]),
        .Q(Q[186]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[187] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[187]),
        .Q(Q[187]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[188] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[188]),
        .Q(Q[188]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[189] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[189]),
        .Q(Q[189]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[18]),
        .Q(Q[18]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[190] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[190]),
        .Q(Q[190]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[191] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[191]),
        .Q(Q[191]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[192] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[192]),
        .Q(Q[192]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[193] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[193]),
        .Q(Q[193]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[194] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[194]),
        .Q(Q[194]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[195] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[195]),
        .Q(Q[195]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[196] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[196]),
        .Q(Q[196]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[197] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[197]),
        .Q(Q[197]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[198] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[198]),
        .Q(Q[198]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[199] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[199]),
        .Q(Q[199]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[19]),
        .Q(Q[19]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[200] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[200]),
        .Q(Q[200]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[201] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[201]),
        .Q(Q[201]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[202] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[202]),
        .Q(Q[202]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[203] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[203]),
        .Q(Q[203]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[204] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[204]),
        .Q(Q[204]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[205] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[205]),
        .Q(Q[205]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[206] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[206]),
        .Q(Q[206]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[207] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[207]),
        .Q(Q[207]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[208] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[208]),
        .Q(Q[208]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[209] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[209]),
        .Q(Q[209]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[20]),
        .Q(Q[20]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[210] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[210]),
        .Q(Q[210]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[211] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[211]),
        .Q(Q[211]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[212] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[212]),
        .Q(Q[212]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[213] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[213]),
        .Q(Q[213]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[214] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[214]),
        .Q(Q[214]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[215] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[215]),
        .Q(Q[215]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[216] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[216]),
        .Q(Q[216]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[217] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[217]),
        .Q(Q[217]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[218] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[218]),
        .Q(Q[218]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[219] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[219]),
        .Q(Q[219]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[21]),
        .Q(Q[21]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[220] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[220]),
        .Q(Q[220]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[221] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[221]),
        .Q(Q[221]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[222] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[222]),
        .Q(Q[222]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[223] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[223]),
        .Q(Q[223]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[224] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[224]),
        .Q(Q[224]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[225] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[225]),
        .Q(Q[225]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[226] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[226]),
        .Q(Q[226]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[227] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[227]),
        .Q(Q[227]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[228] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[228]),
        .Q(Q[228]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[229] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[229]),
        .Q(Q[229]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[22]),
        .Q(Q[22]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[230] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[230]),
        .Q(Q[230]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[231] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[231]),
        .Q(Q[231]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[232] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[232]),
        .Q(Q[232]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[233] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[233]),
        .Q(Q[233]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[234] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[234]),
        .Q(Q[234]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[235] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[235]),
        .Q(Q[235]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[236] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[236]),
        .Q(Q[236]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[237] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[237]),
        .Q(Q[237]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[238] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[238]),
        .Q(Q[238]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[239] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[239]),
        .Q(Q[239]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[23]),
        .Q(Q[23]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[240] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[240]),
        .Q(Q[240]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[241] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[241]),
        .Q(Q[241]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[242] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[242]),
        .Q(Q[242]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[243] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[243]),
        .Q(Q[243]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[244] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[244]),
        .Q(Q[244]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[245] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[245]),
        .Q(Q[245]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[246] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[246]),
        .Q(Q[246]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[247] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[247]),
        .Q(Q[247]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[248] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[248]),
        .Q(Q[248]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[249] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[249]),
        .Q(Q[249]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[24]),
        .Q(Q[24]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[250] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[250]),
        .Q(Q[250]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[251] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[251]),
        .Q(Q[251]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[252] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[252]),
        .Q(Q[252]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[253] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[253]),
        .Q(Q[253]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[254] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[254]),
        .Q(Q[254]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[255] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[255]),
        .Q(Q[255]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[256] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[256]),
        .Q(Q[256]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[257] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[257]),
        .Q(Q[257]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[258] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[258]),
        .Q(Q[258]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[259] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[259]),
        .Q(Q[259]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[25]),
        .Q(Q[25]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[260] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[260]),
        .Q(Q[260]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[261] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[261]),
        .Q(Q[261]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[262] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[262]),
        .Q(Q[262]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[263] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[263]),
        .Q(Q[263]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[264] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[264]),
        .Q(Q[264]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[265] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[265]),
        .Q(Q[265]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[266] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[266]),
        .Q(Q[266]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[267] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[267]),
        .Q(Q[267]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[268] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[268]),
        .Q(Q[268]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[269] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[269]),
        .Q(Q[269]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[26]),
        .Q(Q[26]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[270] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[270]),
        .Q(Q[270]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[271] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[271]),
        .Q(Q[271]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[272] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[272]),
        .Q(Q[272]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[273] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[273]),
        .Q(Q[273]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[274] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[274]),
        .Q(Q[274]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[275] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[275]),
        .Q(Q[275]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[276] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[276]),
        .Q(Q[276]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[277] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[277]),
        .Q(Q[277]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[278] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[278]),
        .Q(Q[278]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[279] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[279]),
        .Q(Q[279]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[27]),
        .Q(Q[27]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[280] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[280]),
        .Q(Q[280]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[281] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[281]),
        .Q(Q[281]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[282] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[282]),
        .Q(Q[282]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[283] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[283]),
        .Q(Q[283]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[284] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[284]),
        .Q(Q[284]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[285] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[285]),
        .Q(Q[285]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[286] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[286]),
        .Q(Q[286]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[287] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[287]),
        .Q(Q[287]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[288] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[288]),
        .Q(Q[288]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[289] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[289]),
        .Q(Q[289]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[28]),
        .Q(Q[28]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[290] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[290]),
        .Q(Q[290]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[291] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[291]),
        .Q(Q[291]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[292] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[292]),
        .Q(Q[292]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[293] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[293]),
        .Q(Q[293]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[294] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[294]),
        .Q(Q[294]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[295] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[295]),
        .Q(Q[295]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[296] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[296]),
        .Q(Q[296]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[297] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[297]),
        .Q(Q[297]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[298] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[298]),
        .Q(Q[298]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[299] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[299]),
        .Q(Q[299]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[29]),
        .Q(Q[29]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[300] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[300]),
        .Q(Q[300]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[301] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[301]),
        .Q(Q[301]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[302] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[302]),
        .Q(Q[302]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[303] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[303]),
        .Q(Q[303]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[304] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[304]),
        .Q(Q[304]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[305] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[305]),
        .Q(Q[305]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[306] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[306]),
        .Q(Q[306]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[307] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[307]),
        .Q(Q[307]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[308] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[308]),
        .Q(Q[308]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[309] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[309]),
        .Q(Q[309]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[30]),
        .Q(Q[30]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[310] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[310]),
        .Q(Q[310]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[311] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[311]),
        .Q(Q[311]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[312] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[312]),
        .Q(Q[312]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[313] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[313]),
        .Q(Q[313]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[314] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[314]),
        .Q(Q[314]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[315] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[315]),
        .Q(Q[315]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[316] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[316]),
        .Q(Q[316]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[317] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[317]),
        .Q(Q[317]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[318] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[318]),
        .Q(Q[318]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[319] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[319]),
        .Q(Q[319]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[31]),
        .Q(Q[31]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[320] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[320]),
        .Q(Q[320]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[321] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[321]),
        .Q(Q[321]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[322] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[322]),
        .Q(Q[322]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[323] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[323]),
        .Q(Q[323]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[324] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[324]),
        .Q(Q[324]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[325] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[325]),
        .Q(Q[325]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[326] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[326]),
        .Q(Q[326]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[327] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[327]),
        .Q(Q[327]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[328] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[328]),
        .Q(Q[328]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[329] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[329]),
        .Q(Q[329]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[32]),
        .Q(Q[32]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[330] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[330]),
        .Q(Q[330]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[331] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[331]),
        .Q(Q[331]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[332] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[332]),
        .Q(Q[332]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[333] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[333]),
        .Q(Q[333]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[334] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[334]),
        .Q(Q[334]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[335] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[335]),
        .Q(Q[335]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[336] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[336]),
        .Q(Q[336]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[337] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[337]),
        .Q(Q[337]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[338] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[338]),
        .Q(Q[338]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[339] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[339]),
        .Q(Q[339]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[33] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[33]),
        .Q(Q[33]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[340] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[340]),
        .Q(Q[340]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[341] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[341]),
        .Q(Q[341]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[342] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[342]),
        .Q(Q[342]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[343] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[343]),
        .Q(Q[343]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[344] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[344]),
        .Q(Q[344]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[345] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[345]),
        .Q(Q[345]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[346] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[346]),
        .Q(Q[346]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[347] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[347]),
        .Q(Q[347]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[348] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[348]),
        .Q(Q[348]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[349] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[349]),
        .Q(Q[349]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[34] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[34]),
        .Q(Q[34]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[350] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[350]),
        .Q(Q[350]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[351] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[351]),
        .Q(Q[351]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[352] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[352]),
        .Q(Q[352]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[353] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[353]),
        .Q(Q[353]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[354] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[354]),
        .Q(Q[354]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[355] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[355]),
        .Q(Q[355]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[356] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[356]),
        .Q(Q[356]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[357] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[357]),
        .Q(Q[357]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[358] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[358]),
        .Q(Q[358]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[359] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[359]),
        .Q(Q[359]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[35] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[35]),
        .Q(Q[35]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[360] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[360]),
        .Q(Q[360]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[361] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[361]),
        .Q(Q[361]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[362] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[362]),
        .Q(Q[362]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[363] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[363]),
        .Q(Q[363]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[364] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[364]),
        .Q(Q[364]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[365] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[365]),
        .Q(Q[365]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[366] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[366]),
        .Q(Q[366]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[367] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[367]),
        .Q(Q[367]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[368] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[368]),
        .Q(Q[368]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[369] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[369]),
        .Q(Q[369]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[36] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[36]),
        .Q(Q[36]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[370] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[370]),
        .Q(Q[370]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[371] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[371]),
        .Q(Q[371]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[372] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[372]),
        .Q(Q[372]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[373] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[373]),
        .Q(Q[373]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[374] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[374]),
        .Q(Q[374]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[375] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[375]),
        .Q(Q[375]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[376] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[376]),
        .Q(Q[376]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[377] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[377]),
        .Q(Q[377]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[378] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[378]),
        .Q(Q[378]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[379] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[379]),
        .Q(Q[379]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[37] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[37]),
        .Q(Q[37]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[380] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[380]),
        .Q(Q[380]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[381] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[381]),
        .Q(Q[381]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[382] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[382]),
        .Q(Q[382]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[383] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[383]),
        .Q(Q[383]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[384] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[384]),
        .Q(Q[384]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[385] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[385]),
        .Q(Q[385]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[386] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[386]),
        .Q(Q[386]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[387] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[387]),
        .Q(Q[387]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[388] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[388]),
        .Q(Q[388]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[389] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[389]),
        .Q(Q[389]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[38] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[38]),
        .Q(Q[38]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[390] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[390]),
        .Q(Q[390]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[391] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[391]),
        .Q(Q[391]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[392] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[392]),
        .Q(Q[392]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[393] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[393]),
        .Q(Q[393]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[394] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[394]),
        .Q(Q[394]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[395] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[395]),
        .Q(Q[395]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[396] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[396]),
        .Q(Q[396]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[397] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[397]),
        .Q(Q[397]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[398] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[398]),
        .Q(Q[398]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[399] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[399]),
        .Q(Q[399]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[39] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[39]),
        .Q(Q[39]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[400] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[400]),
        .Q(Q[400]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[401] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[401]),
        .Q(Q[401]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[402] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[402]),
        .Q(Q[402]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[403] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[403]),
        .Q(Q[403]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[404] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[404]),
        .Q(Q[404]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[405] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[405]),
        .Q(Q[405]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[406] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[406]),
        .Q(Q[406]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[407] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[407]),
        .Q(Q[407]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[408] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[408]),
        .Q(Q[408]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[409] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[409]),
        .Q(Q[409]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[40] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[40]),
        .Q(Q[40]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[410] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[410]),
        .Q(Q[410]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[411] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[411]),
        .Q(Q[411]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[412] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[412]),
        .Q(Q[412]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[413] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[413]),
        .Q(Q[413]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[414] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[414]),
        .Q(Q[414]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[415] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[415]),
        .Q(Q[415]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[416] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[416]),
        .Q(Q[416]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[417] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[417]),
        .Q(Q[417]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[418] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[418]),
        .Q(Q[418]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[419] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[419]),
        .Q(Q[419]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[41] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[41]),
        .Q(Q[41]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[420] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[420]),
        .Q(Q[420]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[421] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[421]),
        .Q(Q[421]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[422] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[422]),
        .Q(Q[422]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[423] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[423]),
        .Q(Q[423]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[424] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[424]),
        .Q(Q[424]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[425] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[425]),
        .Q(Q[425]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[426] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[426]),
        .Q(Q[426]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[427] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[427]),
        .Q(Q[427]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[428] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[428]),
        .Q(Q[428]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[429] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[429]),
        .Q(Q[429]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[42] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[42]),
        .Q(Q[42]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[430] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[430]),
        .Q(Q[430]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[431] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[431]),
        .Q(Q[431]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[432] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[432]),
        .Q(Q[432]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[433] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[433]),
        .Q(Q[433]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[434] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[434]),
        .Q(Q[434]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[435] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[435]),
        .Q(Q[435]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[436] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[436]),
        .Q(Q[436]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[437] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[437]),
        .Q(Q[437]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[438] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[438]),
        .Q(Q[438]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[439] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[439]),
        .Q(Q[439]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[43] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[43]),
        .Q(Q[43]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[440] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[440]),
        .Q(Q[440]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[441] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[441]),
        .Q(Q[441]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[442] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[442]),
        .Q(Q[442]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[443] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[443]),
        .Q(Q[443]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[444] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[444]),
        .Q(Q[444]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[445] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[445]),
        .Q(Q[445]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[446] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[446]),
        .Q(Q[446]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[447] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[447]),
        .Q(Q[447]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[448] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[448]),
        .Q(Q[448]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[449] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[449]),
        .Q(Q[449]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[44] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[44]),
        .Q(Q[44]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[450] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[450]),
        .Q(Q[450]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[451] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[451]),
        .Q(Q[451]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[452] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[452]),
        .Q(Q[452]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[453] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[453]),
        .Q(Q[453]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[454] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[454]),
        .Q(Q[454]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[455] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[455]),
        .Q(Q[455]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[456] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[456]),
        .Q(Q[456]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[457] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[457]),
        .Q(Q[457]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[458] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[458]),
        .Q(Q[458]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[459] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[459]),
        .Q(Q[459]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[45] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[45]),
        .Q(Q[45]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[460] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[460]),
        .Q(Q[460]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[461] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[461]),
        .Q(Q[461]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[462] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[462]),
        .Q(Q[462]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[463] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[463]),
        .Q(Q[463]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[464] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[464]),
        .Q(Q[464]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[465] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[465]),
        .Q(Q[465]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[466] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[466]),
        .Q(Q[466]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[467] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[467]),
        .Q(Q[467]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[468] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[468]),
        .Q(Q[468]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[469] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[469]),
        .Q(Q[469]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[46] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[46]),
        .Q(Q[46]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[470] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[470]),
        .Q(Q[470]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[471] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[471]),
        .Q(Q[471]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[472] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[472]),
        .Q(Q[472]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[473] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[473]),
        .Q(Q[473]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[474] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[474]),
        .Q(Q[474]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[475] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[475]),
        .Q(Q[475]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[476] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[476]),
        .Q(Q[476]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[477] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[477]),
        .Q(Q[477]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[478] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[478]),
        .Q(Q[478]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[479] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[479]),
        .Q(Q[479]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[47] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[47]),
        .Q(Q[47]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[480] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[480]),
        .Q(Q[480]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[481] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[481]),
        .Q(Q[481]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[482] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[482]),
        .Q(Q[482]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[483] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[483]),
        .Q(Q[483]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[484] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[484]),
        .Q(Q[484]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[485] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[485]),
        .Q(Q[485]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[486] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[486]),
        .Q(Q[486]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[487] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[487]),
        .Q(Q[487]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[488] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[488]),
        .Q(Q[488]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[489] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[489]),
        .Q(Q[489]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[48] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[48]),
        .Q(Q[48]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[490] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[490]),
        .Q(Q[490]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[491] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[491]),
        .Q(Q[491]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[492] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[492]),
        .Q(Q[492]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[493] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[493]),
        .Q(Q[493]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[494] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[494]),
        .Q(Q[494]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[495] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[495]),
        .Q(Q[495]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[496] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[496]),
        .Q(Q[496]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[497] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[497]),
        .Q(Q[497]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[498] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[498]),
        .Q(Q[498]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[499] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[499]),
        .Q(Q[499]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[49] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[49]),
        .Q(Q[49]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[500] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[500]),
        .Q(Q[500]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[501] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[501]),
        .Q(Q[501]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[502] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[502]),
        .Q(Q[502]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[503] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[503]),
        .Q(Q[503]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[504] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[504]),
        .Q(Q[504]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[505] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[505]),
        .Q(Q[505]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[506] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[506]),
        .Q(Q[506]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[507] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[507]),
        .Q(Q[507]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[508] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[508]),
        .Q(Q[508]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[509] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[509]),
        .Q(Q[509]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[50] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[50]),
        .Q(Q[50]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[510] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[510]),
        .Q(Q[510]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[511] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[511]),
        .Q(Q[511]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[512] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[512]),
        .Q(Q[512]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[51] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[51]),
        .Q(Q[51]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[52] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[52]),
        .Q(Q[52]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[53] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[53]),
        .Q(Q[53]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[54] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[54]),
        .Q(Q[54]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[55] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[55]),
        .Q(Q[55]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[56] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[56]),
        .Q(Q[56]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[57] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[57]),
        .Q(Q[57]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[58] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[58]),
        .Q(Q[58]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[59] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[59]),
        .Q(Q[59]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[60] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[60]),
        .Q(Q[60]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[61] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[61]),
        .Q(Q[61]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[62] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[62]),
        .Q(Q[62]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[63] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[63]),
        .Q(Q[63]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[64] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[64]),
        .Q(Q[64]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[65] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[65]),
        .Q(Q[65]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[66] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[66]),
        .Q(Q[66]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[67] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[67]),
        .Q(Q[67]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[68] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[68]),
        .Q(Q[68]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[69] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[69]),
        .Q(Q[69]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[70] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[70]),
        .Q(Q[70]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[71] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[71]),
        .Q(Q[71]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[72] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[72]),
        .Q(Q[72]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[73] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[73]),
        .Q(Q[73]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[74] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[74]),
        .Q(Q[74]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[75] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[75]),
        .Q(Q[75]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[76] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[76]),
        .Q(Q[76]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[77] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[77]),
        .Q(Q[77]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[78] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[78]),
        .Q(Q[78]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[79] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[79]),
        .Q(Q[79]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[80] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[80]),
        .Q(Q[80]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[81] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[81]),
        .Q(Q[81]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[82] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[82]),
        .Q(Q[82]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[83] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[83]),
        .Q(Q[83]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[84] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[84]),
        .Q(Q[84]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[85] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[85]),
        .Q(Q[85]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[86] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[86]),
        .Q(Q[86]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[87] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[87]),
        .Q(Q[87]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[88] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[88]),
        .Q(Q[88]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[89] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[89]),
        .Q(Q[89]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[90] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[90]),
        .Q(Q[90]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[91] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[91]),
        .Q(Q[91]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[92] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[92]),
        .Q(Q[92]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[93] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[93]),
        .Q(Q[93]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[94] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[94]),
        .Q(Q[94]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[95] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[95]),
        .Q(Q[95]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[96] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[96]),
        .Q(Q[96]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[97] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[97]),
        .Q(Q[97]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[98] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[98]),
        .Q(Q[98]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[99] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[99]),
        .Q(Q[99]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[9]),
        .Q(Q[9]),
        .R(\odata_reg[0]_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1
       (.I0(Q[3]),
        .I1(\odata_reg[0]_0 ),
        .O(d0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__0
       (.I0(Q[7]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[7]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__1
       (.I0(Q[11]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[11]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__10
       (.I0(Q[47]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[47]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__100
       (.I0(Q[407]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[407]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__101
       (.I0(Q[411]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[411]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__102
       (.I0(Q[415]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[415]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__103
       (.I0(Q[419]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[419]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__104
       (.I0(Q[423]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[423]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__105
       (.I0(Q[427]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[427]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__106
       (.I0(Q[431]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[431]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__107
       (.I0(Q[435]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[435]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__108
       (.I0(Q[439]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[439]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__109
       (.I0(Q[443]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[443]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__11
       (.I0(Q[51]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[51]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__110
       (.I0(Q[447]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[447]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__111
       (.I0(Q[451]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[451]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__112
       (.I0(Q[455]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[455]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__113
       (.I0(Q[459]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[459]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__114
       (.I0(Q[463]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[463]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__115
       (.I0(Q[467]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[467]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__116
       (.I0(Q[471]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[471]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__117
       (.I0(Q[475]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[475]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__118
       (.I0(Q[479]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[479]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__119
       (.I0(Q[483]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[483]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__12
       (.I0(Q[55]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[55]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__120
       (.I0(Q[487]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[487]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__121
       (.I0(Q[491]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[491]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__122
       (.I0(Q[495]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[495]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__123
       (.I0(Q[499]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[499]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__124
       (.I0(Q[503]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[503]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__125
       (.I0(Q[507]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[507]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__126
       (.I0(Q[511]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[511]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__13
       (.I0(Q[59]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[59]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__14
       (.I0(Q[63]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[63]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__15
       (.I0(Q[67]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[67]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__16
       (.I0(Q[71]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[71]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__17
       (.I0(Q[75]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[75]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__18
       (.I0(Q[79]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[79]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__19
       (.I0(Q[83]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[83]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__2
       (.I0(Q[15]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[15]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__20
       (.I0(Q[87]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[87]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__21
       (.I0(Q[91]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[91]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__22
       (.I0(Q[95]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[95]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__23
       (.I0(Q[99]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[99]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__24
       (.I0(Q[103]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[103]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__25
       (.I0(Q[107]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[107]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__26
       (.I0(Q[111]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[111]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__27
       (.I0(Q[115]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[115]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__28
       (.I0(Q[119]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[119]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__29
       (.I0(Q[123]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[123]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__3
       (.I0(Q[19]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[19]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__30
       (.I0(Q[127]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[127]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__31
       (.I0(Q[131]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[131]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__32
       (.I0(Q[135]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[135]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__33
       (.I0(Q[139]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[139]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__34
       (.I0(Q[143]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[143]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__35
       (.I0(Q[147]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[147]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__36
       (.I0(Q[151]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[151]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__37
       (.I0(Q[155]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[155]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__38
       (.I0(Q[159]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[159]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__39
       (.I0(Q[163]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[163]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__4
       (.I0(Q[23]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[23]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__40
       (.I0(Q[167]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[167]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__41
       (.I0(Q[171]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[171]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__42
       (.I0(Q[175]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[175]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__43
       (.I0(Q[179]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[179]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__44
       (.I0(Q[183]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[183]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__45
       (.I0(Q[187]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[187]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__46
       (.I0(Q[191]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[191]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__47
       (.I0(Q[195]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[195]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__48
       (.I0(Q[199]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[199]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__49
       (.I0(Q[203]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[203]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__5
       (.I0(Q[27]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[27]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__50
       (.I0(Q[207]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[207]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__51
       (.I0(Q[211]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[211]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__52
       (.I0(Q[215]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[215]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__53
       (.I0(Q[219]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[219]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__54
       (.I0(Q[223]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[223]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__55
       (.I0(Q[227]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[227]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__56
       (.I0(Q[231]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[231]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__57
       (.I0(Q[235]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[235]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__58
       (.I0(Q[239]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[239]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__59
       (.I0(Q[243]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[243]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__6
       (.I0(Q[31]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[31]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__60
       (.I0(Q[247]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[247]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__61
       (.I0(Q[251]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[251]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__62
       (.I0(Q[255]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[255]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__63
       (.I0(Q[259]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[259]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__64
       (.I0(Q[263]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[263]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__65
       (.I0(Q[267]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[267]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__66
       (.I0(Q[271]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[271]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__67
       (.I0(Q[275]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[275]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__68
       (.I0(Q[279]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[279]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__69
       (.I0(Q[283]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[283]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__7
       (.I0(Q[35]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[35]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__70
       (.I0(Q[287]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[287]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__71
       (.I0(Q[291]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[291]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__72
       (.I0(Q[295]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[295]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__73
       (.I0(Q[299]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[299]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__74
       (.I0(Q[303]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[303]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__75
       (.I0(Q[307]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[307]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__76
       (.I0(Q[311]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[311]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__77
       (.I0(Q[315]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[315]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__78
       (.I0(Q[319]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[319]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__79
       (.I0(Q[323]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[323]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__8
       (.I0(Q[39]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[39]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__80
       (.I0(Q[327]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[327]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__81
       (.I0(Q[331]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[331]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__82
       (.I0(Q[335]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[335]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__83
       (.I0(Q[339]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[339]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__84
       (.I0(Q[343]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[343]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__85
       (.I0(Q[347]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[347]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__86
       (.I0(Q[351]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[351]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__87
       (.I0(Q[355]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[355]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__88
       (.I0(Q[359]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[359]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__89
       (.I0(Q[363]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[363]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__9
       (.I0(Q[43]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[43]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__90
       (.I0(Q[367]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[367]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__91
       (.I0(Q[371]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[371]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__92
       (.I0(Q[375]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[375]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__93
       (.I0(Q[379]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[379]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__94
       (.I0(Q[383]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[383]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__95
       (.I0(Q[387]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[387]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__96
       (.I0(Q[391]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[391]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__97
       (.I0(Q[395]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[395]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__98
       (.I0(Q[399]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[399]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_7_3_3_i_1__99
       (.I0(Q[403]),
        .I1(\odata_reg[0]_0 ),
        .O(\odata_reg[403]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (E,
    Q,
    d0,
    \odata_reg[7] ,
    \odata_reg[11] ,
    \odata_reg[15] ,
    \odata_reg[19] ,
    \odata_reg[23] ,
    \odata_reg[27] ,
    \odata_reg[31] ,
    \odata_reg[35] ,
    \odata_reg[39] ,
    \odata_reg[43] ,
    \odata_reg[47] ,
    \odata_reg[51] ,
    \odata_reg[55] ,
    \odata_reg[59] ,
    \odata_reg[63] ,
    \odata_reg[67] ,
    \odata_reg[71] ,
    \odata_reg[75] ,
    \odata_reg[79] ,
    \odata_reg[83] ,
    \odata_reg[87] ,
    \odata_reg[91] ,
    \odata_reg[95] ,
    \odata_reg[99] ,
    \odata_reg[103] ,
    \odata_reg[107] ,
    \odata_reg[111] ,
    \odata_reg[115] ,
    \odata_reg[119] ,
    \odata_reg[123] ,
    \odata_reg[127] ,
    \odata_reg[131] ,
    \odata_reg[135] ,
    \odata_reg[139] ,
    \odata_reg[143] ,
    \odata_reg[147] ,
    \odata_reg[151] ,
    \odata_reg[155] ,
    \odata_reg[159] ,
    \odata_reg[163] ,
    \odata_reg[167] ,
    \odata_reg[171] ,
    \odata_reg[175] ,
    \odata_reg[179] ,
    \odata_reg[183] ,
    \odata_reg[187] ,
    \odata_reg[191] ,
    \odata_reg[195] ,
    \odata_reg[199] ,
    \odata_reg[203] ,
    \odata_reg[207] ,
    \odata_reg[211] ,
    \odata_reg[215] ,
    \odata_reg[219] ,
    \odata_reg[223] ,
    \odata_reg[227] ,
    \odata_reg[231] ,
    \odata_reg[235] ,
    \odata_reg[239] ,
    \odata_reg[243] ,
    \odata_reg[247] ,
    \odata_reg[251] ,
    \odata_reg[255] ,
    \odata_reg[259] ,
    \odata_reg[263] ,
    \odata_reg[267] ,
    \odata_reg[271] ,
    \odata_reg[275] ,
    \odata_reg[279] ,
    \odata_reg[283] ,
    \odata_reg[287] ,
    \odata_reg[291] ,
    \odata_reg[295] ,
    \odata_reg[299] ,
    \odata_reg[303] ,
    \odata_reg[307] ,
    \odata_reg[311] ,
    \odata_reg[315] ,
    \odata_reg[319] ,
    \odata_reg[323] ,
    \odata_reg[327] ,
    \odata_reg[331] ,
    \odata_reg[335] ,
    \odata_reg[339] ,
    \odata_reg[343] ,
    \odata_reg[347] ,
    \odata_reg[351] ,
    \odata_reg[355] ,
    \odata_reg[359] ,
    \odata_reg[363] ,
    \odata_reg[367] ,
    \odata_reg[371] ,
    \odata_reg[375] ,
    \odata_reg[379] ,
    \odata_reg[383] ,
    \odata_reg[387] ,
    \odata_reg[391] ,
    \odata_reg[395] ,
    \odata_reg[399] ,
    \odata_reg[403] ,
    \odata_reg[407] ,
    \odata_reg[411] ,
    \odata_reg[415] ,
    \odata_reg[419] ,
    \odata_reg[423] ,
    \odata_reg[427] ,
    \odata_reg[431] ,
    \odata_reg[435] ,
    \odata_reg[439] ,
    \odata_reg[443] ,
    \odata_reg[447] ,
    \odata_reg[451] ,
    \odata_reg[455] ,
    \odata_reg[459] ,
    \odata_reg[463] ,
    \odata_reg[467] ,
    \odata_reg[471] ,
    \odata_reg[475] ,
    \odata_reg[479] ,
    \odata_reg[483] ,
    \odata_reg[487] ,
    \odata_reg[491] ,
    \odata_reg[495] ,
    \odata_reg[499] ,
    \odata_reg[503] ,
    \odata_reg[507] ,
    \odata_reg[511] ,
    in0_V_V_TREADY,
    \odata_reg[0] ,
    \odata_reg[0]_0 ,
    ap_rst_n,
    D,
    ap_clk,
    SR);
  output [0:0]E;
  output [512:0]Q;
  output [0:0]d0;
  output [0:0]\odata_reg[7] ;
  output [0:0]\odata_reg[11] ;
  output [0:0]\odata_reg[15] ;
  output [0:0]\odata_reg[19] ;
  output [0:0]\odata_reg[23] ;
  output [0:0]\odata_reg[27] ;
  output [0:0]\odata_reg[31] ;
  output [0:0]\odata_reg[35] ;
  output [0:0]\odata_reg[39] ;
  output [0:0]\odata_reg[43] ;
  output [0:0]\odata_reg[47] ;
  output [0:0]\odata_reg[51] ;
  output [0:0]\odata_reg[55] ;
  output [0:0]\odata_reg[59] ;
  output [0:0]\odata_reg[63] ;
  output [0:0]\odata_reg[67] ;
  output [0:0]\odata_reg[71] ;
  output [0:0]\odata_reg[75] ;
  output [0:0]\odata_reg[79] ;
  output [0:0]\odata_reg[83] ;
  output [0:0]\odata_reg[87] ;
  output [0:0]\odata_reg[91] ;
  output [0:0]\odata_reg[95] ;
  output [0:0]\odata_reg[99] ;
  output [0:0]\odata_reg[103] ;
  output [0:0]\odata_reg[107] ;
  output [0:0]\odata_reg[111] ;
  output [0:0]\odata_reg[115] ;
  output [0:0]\odata_reg[119] ;
  output [0:0]\odata_reg[123] ;
  output [0:0]\odata_reg[127] ;
  output [0:0]\odata_reg[131] ;
  output [0:0]\odata_reg[135] ;
  output [0:0]\odata_reg[139] ;
  output [0:0]\odata_reg[143] ;
  output [0:0]\odata_reg[147] ;
  output [0:0]\odata_reg[151] ;
  output [0:0]\odata_reg[155] ;
  output [0:0]\odata_reg[159] ;
  output [0:0]\odata_reg[163] ;
  output [0:0]\odata_reg[167] ;
  output [0:0]\odata_reg[171] ;
  output [0:0]\odata_reg[175] ;
  output [0:0]\odata_reg[179] ;
  output [0:0]\odata_reg[183] ;
  output [0:0]\odata_reg[187] ;
  output [0:0]\odata_reg[191] ;
  output [0:0]\odata_reg[195] ;
  output [0:0]\odata_reg[199] ;
  output [0:0]\odata_reg[203] ;
  output [0:0]\odata_reg[207] ;
  output [0:0]\odata_reg[211] ;
  output [0:0]\odata_reg[215] ;
  output [0:0]\odata_reg[219] ;
  output [0:0]\odata_reg[223] ;
  output [0:0]\odata_reg[227] ;
  output [0:0]\odata_reg[231] ;
  output [0:0]\odata_reg[235] ;
  output [0:0]\odata_reg[239] ;
  output [0:0]\odata_reg[243] ;
  output [0:0]\odata_reg[247] ;
  output [0:0]\odata_reg[251] ;
  output [0:0]\odata_reg[255] ;
  output [0:0]\odata_reg[259] ;
  output [0:0]\odata_reg[263] ;
  output [0:0]\odata_reg[267] ;
  output [0:0]\odata_reg[271] ;
  output [0:0]\odata_reg[275] ;
  output [0:0]\odata_reg[279] ;
  output [0:0]\odata_reg[283] ;
  output [0:0]\odata_reg[287] ;
  output [0:0]\odata_reg[291] ;
  output [0:0]\odata_reg[295] ;
  output [0:0]\odata_reg[299] ;
  output [0:0]\odata_reg[303] ;
  output [0:0]\odata_reg[307] ;
  output [0:0]\odata_reg[311] ;
  output [0:0]\odata_reg[315] ;
  output [0:0]\odata_reg[319] ;
  output [0:0]\odata_reg[323] ;
  output [0:0]\odata_reg[327] ;
  output [0:0]\odata_reg[331] ;
  output [0:0]\odata_reg[335] ;
  output [0:0]\odata_reg[339] ;
  output [0:0]\odata_reg[343] ;
  output [0:0]\odata_reg[347] ;
  output [0:0]\odata_reg[351] ;
  output [0:0]\odata_reg[355] ;
  output [0:0]\odata_reg[359] ;
  output [0:0]\odata_reg[363] ;
  output [0:0]\odata_reg[367] ;
  output [0:0]\odata_reg[371] ;
  output [0:0]\odata_reg[375] ;
  output [0:0]\odata_reg[379] ;
  output [0:0]\odata_reg[383] ;
  output [0:0]\odata_reg[387] ;
  output [0:0]\odata_reg[391] ;
  output [0:0]\odata_reg[395] ;
  output [0:0]\odata_reg[399] ;
  output [0:0]\odata_reg[403] ;
  output [0:0]\odata_reg[407] ;
  output [0:0]\odata_reg[411] ;
  output [0:0]\odata_reg[415] ;
  output [0:0]\odata_reg[419] ;
  output [0:0]\odata_reg[423] ;
  output [0:0]\odata_reg[427] ;
  output [0:0]\odata_reg[431] ;
  output [0:0]\odata_reg[435] ;
  output [0:0]\odata_reg[439] ;
  output [0:0]\odata_reg[443] ;
  output [0:0]\odata_reg[447] ;
  output [0:0]\odata_reg[451] ;
  output [0:0]\odata_reg[455] ;
  output [0:0]\odata_reg[459] ;
  output [0:0]\odata_reg[463] ;
  output [0:0]\odata_reg[467] ;
  output [0:0]\odata_reg[471] ;
  output [0:0]\odata_reg[475] ;
  output [0:0]\odata_reg[479] ;
  output [0:0]\odata_reg[483] ;
  output [0:0]\odata_reg[487] ;
  output [0:0]\odata_reg[491] ;
  output [0:0]\odata_reg[495] ;
  output [0:0]\odata_reg[499] ;
  output [0:0]\odata_reg[503] ;
  output [0:0]\odata_reg[507] ;
  output [0:0]\odata_reg[511] ;
  output in0_V_V_TREADY;
  input [0:0]\odata_reg[0] ;
  input [0:0]\odata_reg[0]_0 ;
  input ap_rst_n;
  input [512:0]D;
  input ap_clk;
  input [0:0]SR;

  wire [512:0]D;
  wire [0:0]E;
  wire [512:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [512:0]cdata;
  wire [0:0]d0;
  wire in0_V_V_TREADY;
  wire ireg01_out;
  wire obuf_inst_n_644;
  wire [0:0]\odata_reg[0] ;
  wire [0:0]\odata_reg[0]_0 ;
  wire [0:0]\odata_reg[103] ;
  wire [0:0]\odata_reg[107] ;
  wire [0:0]\odata_reg[111] ;
  wire [0:0]\odata_reg[115] ;
  wire [0:0]\odata_reg[119] ;
  wire [0:0]\odata_reg[11] ;
  wire [0:0]\odata_reg[123] ;
  wire [0:0]\odata_reg[127] ;
  wire [0:0]\odata_reg[131] ;
  wire [0:0]\odata_reg[135] ;
  wire [0:0]\odata_reg[139] ;
  wire [0:0]\odata_reg[143] ;
  wire [0:0]\odata_reg[147] ;
  wire [0:0]\odata_reg[151] ;
  wire [0:0]\odata_reg[155] ;
  wire [0:0]\odata_reg[159] ;
  wire [0:0]\odata_reg[15] ;
  wire [0:0]\odata_reg[163] ;
  wire [0:0]\odata_reg[167] ;
  wire [0:0]\odata_reg[171] ;
  wire [0:0]\odata_reg[175] ;
  wire [0:0]\odata_reg[179] ;
  wire [0:0]\odata_reg[183] ;
  wire [0:0]\odata_reg[187] ;
  wire [0:0]\odata_reg[191] ;
  wire [0:0]\odata_reg[195] ;
  wire [0:0]\odata_reg[199] ;
  wire [0:0]\odata_reg[19] ;
  wire [0:0]\odata_reg[203] ;
  wire [0:0]\odata_reg[207] ;
  wire [0:0]\odata_reg[211] ;
  wire [0:0]\odata_reg[215] ;
  wire [0:0]\odata_reg[219] ;
  wire [0:0]\odata_reg[223] ;
  wire [0:0]\odata_reg[227] ;
  wire [0:0]\odata_reg[231] ;
  wire [0:0]\odata_reg[235] ;
  wire [0:0]\odata_reg[239] ;
  wire [0:0]\odata_reg[23] ;
  wire [0:0]\odata_reg[243] ;
  wire [0:0]\odata_reg[247] ;
  wire [0:0]\odata_reg[251] ;
  wire [0:0]\odata_reg[255] ;
  wire [0:0]\odata_reg[259] ;
  wire [0:0]\odata_reg[263] ;
  wire [0:0]\odata_reg[267] ;
  wire [0:0]\odata_reg[271] ;
  wire [0:0]\odata_reg[275] ;
  wire [0:0]\odata_reg[279] ;
  wire [0:0]\odata_reg[27] ;
  wire [0:0]\odata_reg[283] ;
  wire [0:0]\odata_reg[287] ;
  wire [0:0]\odata_reg[291] ;
  wire [0:0]\odata_reg[295] ;
  wire [0:0]\odata_reg[299] ;
  wire [0:0]\odata_reg[303] ;
  wire [0:0]\odata_reg[307] ;
  wire [0:0]\odata_reg[311] ;
  wire [0:0]\odata_reg[315] ;
  wire [0:0]\odata_reg[319] ;
  wire [0:0]\odata_reg[31] ;
  wire [0:0]\odata_reg[323] ;
  wire [0:0]\odata_reg[327] ;
  wire [0:0]\odata_reg[331] ;
  wire [0:0]\odata_reg[335] ;
  wire [0:0]\odata_reg[339] ;
  wire [0:0]\odata_reg[343] ;
  wire [0:0]\odata_reg[347] ;
  wire [0:0]\odata_reg[351] ;
  wire [0:0]\odata_reg[355] ;
  wire [0:0]\odata_reg[359] ;
  wire [0:0]\odata_reg[35] ;
  wire [0:0]\odata_reg[363] ;
  wire [0:0]\odata_reg[367] ;
  wire [0:0]\odata_reg[371] ;
  wire [0:0]\odata_reg[375] ;
  wire [0:0]\odata_reg[379] ;
  wire [0:0]\odata_reg[383] ;
  wire [0:0]\odata_reg[387] ;
  wire [0:0]\odata_reg[391] ;
  wire [0:0]\odata_reg[395] ;
  wire [0:0]\odata_reg[399] ;
  wire [0:0]\odata_reg[39] ;
  wire [0:0]\odata_reg[403] ;
  wire [0:0]\odata_reg[407] ;
  wire [0:0]\odata_reg[411] ;
  wire [0:0]\odata_reg[415] ;
  wire [0:0]\odata_reg[419] ;
  wire [0:0]\odata_reg[423] ;
  wire [0:0]\odata_reg[427] ;
  wire [0:0]\odata_reg[431] ;
  wire [0:0]\odata_reg[435] ;
  wire [0:0]\odata_reg[439] ;
  wire [0:0]\odata_reg[43] ;
  wire [0:0]\odata_reg[443] ;
  wire [0:0]\odata_reg[447] ;
  wire [0:0]\odata_reg[451] ;
  wire [0:0]\odata_reg[455] ;
  wire [0:0]\odata_reg[459] ;
  wire [0:0]\odata_reg[463] ;
  wire [0:0]\odata_reg[467] ;
  wire [0:0]\odata_reg[471] ;
  wire [0:0]\odata_reg[475] ;
  wire [0:0]\odata_reg[479] ;
  wire [0:0]\odata_reg[47] ;
  wire [0:0]\odata_reg[483] ;
  wire [0:0]\odata_reg[487] ;
  wire [0:0]\odata_reg[491] ;
  wire [0:0]\odata_reg[495] ;
  wire [0:0]\odata_reg[499] ;
  wire [0:0]\odata_reg[503] ;
  wire [0:0]\odata_reg[507] ;
  wire [0:0]\odata_reg[511] ;
  wire [0:0]\odata_reg[51] ;
  wire [0:0]\odata_reg[55] ;
  wire [0:0]\odata_reg[59] ;
  wire [0:0]\odata_reg[63] ;
  wire [0:0]\odata_reg[67] ;
  wire [0:0]\odata_reg[71] ;
  wire [0:0]\odata_reg[75] ;
  wire [0:0]\odata_reg[79] ;
  wire [0:0]\odata_reg[7] ;
  wire [0:0]\odata_reg[83] ;
  wire [0:0]\odata_reg[87] ;
  wire [0:0]\odata_reg[91] ;
  wire [0:0]\odata_reg[95] ;
  wire [0:0]\odata_reg[99] ;
  wire p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 ibuf_inst
       (.D(D),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_644),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .\ireg_reg[512]_0 (cdata));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 obuf_inst
       (.D(cdata),
        .E(E),
        .Q(Q),
        .SR(obuf_inst_n_644),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .d0(d0),
        .\ireg_reg[0] (p_0_in),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .\odata_reg[0]_1 (\odata_reg[0]_0 ),
        .\odata_reg[0]_2 (SR),
        .\odata_reg[103]_0 (\odata_reg[103] ),
        .\odata_reg[107]_0 (\odata_reg[107] ),
        .\odata_reg[111]_0 (\odata_reg[111] ),
        .\odata_reg[115]_0 (\odata_reg[115] ),
        .\odata_reg[119]_0 (\odata_reg[119] ),
        .\odata_reg[11]_0 (\odata_reg[11] ),
        .\odata_reg[123]_0 (\odata_reg[123] ),
        .\odata_reg[127]_0 (\odata_reg[127] ),
        .\odata_reg[131]_0 (\odata_reg[131] ),
        .\odata_reg[135]_0 (\odata_reg[135] ),
        .\odata_reg[139]_0 (\odata_reg[139] ),
        .\odata_reg[143]_0 (\odata_reg[143] ),
        .\odata_reg[147]_0 (\odata_reg[147] ),
        .\odata_reg[151]_0 (\odata_reg[151] ),
        .\odata_reg[155]_0 (\odata_reg[155] ),
        .\odata_reg[159]_0 (\odata_reg[159] ),
        .\odata_reg[15]_0 (\odata_reg[15] ),
        .\odata_reg[163]_0 (\odata_reg[163] ),
        .\odata_reg[167]_0 (\odata_reg[167] ),
        .\odata_reg[171]_0 (\odata_reg[171] ),
        .\odata_reg[175]_0 (\odata_reg[175] ),
        .\odata_reg[179]_0 (\odata_reg[179] ),
        .\odata_reg[183]_0 (\odata_reg[183] ),
        .\odata_reg[187]_0 (\odata_reg[187] ),
        .\odata_reg[191]_0 (\odata_reg[191] ),
        .\odata_reg[195]_0 (\odata_reg[195] ),
        .\odata_reg[199]_0 (\odata_reg[199] ),
        .\odata_reg[19]_0 (\odata_reg[19] ),
        .\odata_reg[203]_0 (\odata_reg[203] ),
        .\odata_reg[207]_0 (\odata_reg[207] ),
        .\odata_reg[211]_0 (\odata_reg[211] ),
        .\odata_reg[215]_0 (\odata_reg[215] ),
        .\odata_reg[219]_0 (\odata_reg[219] ),
        .\odata_reg[223]_0 (\odata_reg[223] ),
        .\odata_reg[227]_0 (\odata_reg[227] ),
        .\odata_reg[231]_0 (\odata_reg[231] ),
        .\odata_reg[235]_0 (\odata_reg[235] ),
        .\odata_reg[239]_0 (\odata_reg[239] ),
        .\odata_reg[23]_0 (\odata_reg[23] ),
        .\odata_reg[243]_0 (\odata_reg[243] ),
        .\odata_reg[247]_0 (\odata_reg[247] ),
        .\odata_reg[251]_0 (\odata_reg[251] ),
        .\odata_reg[255]_0 (\odata_reg[255] ),
        .\odata_reg[259]_0 (\odata_reg[259] ),
        .\odata_reg[263]_0 (\odata_reg[263] ),
        .\odata_reg[267]_0 (\odata_reg[267] ),
        .\odata_reg[271]_0 (\odata_reg[271] ),
        .\odata_reg[275]_0 (\odata_reg[275] ),
        .\odata_reg[279]_0 (\odata_reg[279] ),
        .\odata_reg[27]_0 (\odata_reg[27] ),
        .\odata_reg[283]_0 (\odata_reg[283] ),
        .\odata_reg[287]_0 (\odata_reg[287] ),
        .\odata_reg[291]_0 (\odata_reg[291] ),
        .\odata_reg[295]_0 (\odata_reg[295] ),
        .\odata_reg[299]_0 (\odata_reg[299] ),
        .\odata_reg[303]_0 (\odata_reg[303] ),
        .\odata_reg[307]_0 (\odata_reg[307] ),
        .\odata_reg[311]_0 (\odata_reg[311] ),
        .\odata_reg[315]_0 (\odata_reg[315] ),
        .\odata_reg[319]_0 (\odata_reg[319] ),
        .\odata_reg[31]_0 (\odata_reg[31] ),
        .\odata_reg[323]_0 (\odata_reg[323] ),
        .\odata_reg[327]_0 (\odata_reg[327] ),
        .\odata_reg[331]_0 (\odata_reg[331] ),
        .\odata_reg[335]_0 (\odata_reg[335] ),
        .\odata_reg[339]_0 (\odata_reg[339] ),
        .\odata_reg[343]_0 (\odata_reg[343] ),
        .\odata_reg[347]_0 (\odata_reg[347] ),
        .\odata_reg[351]_0 (\odata_reg[351] ),
        .\odata_reg[355]_0 (\odata_reg[355] ),
        .\odata_reg[359]_0 (\odata_reg[359] ),
        .\odata_reg[35]_0 (\odata_reg[35] ),
        .\odata_reg[363]_0 (\odata_reg[363] ),
        .\odata_reg[367]_0 (\odata_reg[367] ),
        .\odata_reg[371]_0 (\odata_reg[371] ),
        .\odata_reg[375]_0 (\odata_reg[375] ),
        .\odata_reg[379]_0 (\odata_reg[379] ),
        .\odata_reg[383]_0 (\odata_reg[383] ),
        .\odata_reg[387]_0 (\odata_reg[387] ),
        .\odata_reg[391]_0 (\odata_reg[391] ),
        .\odata_reg[395]_0 (\odata_reg[395] ),
        .\odata_reg[399]_0 (\odata_reg[399] ),
        .\odata_reg[39]_0 (\odata_reg[39] ),
        .\odata_reg[403]_0 (\odata_reg[403] ),
        .\odata_reg[407]_0 (\odata_reg[407] ),
        .\odata_reg[411]_0 (\odata_reg[411] ),
        .\odata_reg[415]_0 (\odata_reg[415] ),
        .\odata_reg[419]_0 (\odata_reg[419] ),
        .\odata_reg[423]_0 (\odata_reg[423] ),
        .\odata_reg[427]_0 (\odata_reg[427] ),
        .\odata_reg[431]_0 (\odata_reg[431] ),
        .\odata_reg[435]_0 (\odata_reg[435] ),
        .\odata_reg[439]_0 (\odata_reg[439] ),
        .\odata_reg[43]_0 (\odata_reg[43] ),
        .\odata_reg[443]_0 (\odata_reg[443] ),
        .\odata_reg[447]_0 (\odata_reg[447] ),
        .\odata_reg[451]_0 (\odata_reg[451] ),
        .\odata_reg[455]_0 (\odata_reg[455] ),
        .\odata_reg[459]_0 (\odata_reg[459] ),
        .\odata_reg[463]_0 (\odata_reg[463] ),
        .\odata_reg[467]_0 (\odata_reg[467] ),
        .\odata_reg[471]_0 (\odata_reg[471] ),
        .\odata_reg[475]_0 (\odata_reg[475] ),
        .\odata_reg[479]_0 (\odata_reg[479] ),
        .\odata_reg[47]_0 (\odata_reg[47] ),
        .\odata_reg[483]_0 (\odata_reg[483] ),
        .\odata_reg[487]_0 (\odata_reg[487] ),
        .\odata_reg[491]_0 (\odata_reg[491] ),
        .\odata_reg[495]_0 (\odata_reg[495] ),
        .\odata_reg[499]_0 (\odata_reg[499] ),
        .\odata_reg[503]_0 (\odata_reg[503] ),
        .\odata_reg[507]_0 (\odata_reg[507] ),
        .\odata_reg[511]_0 (\odata_reg[511] ),
        .\odata_reg[512]_0 (ireg01_out),
        .\odata_reg[51]_0 (\odata_reg[51] ),
        .\odata_reg[55]_0 (\odata_reg[55] ),
        .\odata_reg[59]_0 (\odata_reg[59] ),
        .\odata_reg[63]_0 (\odata_reg[63] ),
        .\odata_reg[67]_0 (\odata_reg[67] ),
        .\odata_reg[71]_0 (\odata_reg[71] ),
        .\odata_reg[75]_0 (\odata_reg[75] ),
        .\odata_reg[79]_0 (\odata_reg[79] ),
        .\odata_reg[7]_0 (\odata_reg[7] ),
        .\odata_reg[83]_0 (\odata_reg[83] ),
        .\odata_reg[87]_0 (\odata_reg[87] ),
        .\odata_reg[91]_0 (\odata_reg[91] ),
        .\odata_reg[95]_0 (\odata_reg[95] ),
        .\odata_reg[99]_0 (\odata_reg[99] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0
   (SR,
    D,
    \ireg_reg[512] ,
    \rep_0_i_reg_36_reg[0] ,
    \odata_reg[512] ,
    ap_clk,
    Q,
    \ireg_reg[512]_0 ,
    ap_rst_n,
    out_V_V_TREADY,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ireg_reg[511] );
  output [0:0]SR;
  output [0:0]D;
  output \ireg_reg[512] ;
  output [1:0]\rep_0_i_reg_36_reg[0] ;
  output [512:0]\odata_reg[512] ;
  input ap_clk;
  input [2:0]Q;
  input [0:0]\ireg_reg[512]_0 ;
  input ap_rst_n;
  input out_V_V_TREADY;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;
  input [511:0]\ireg_reg[511] ;

  wire [0:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_rst_n;
  wire \count_reg_n_1_[0] ;
  wire \count_reg_n_1_[1] ;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_100;
  wire ibuf_inst_n_101;
  wire ibuf_inst_n_102;
  wire ibuf_inst_n_103;
  wire ibuf_inst_n_104;
  wire ibuf_inst_n_105;
  wire ibuf_inst_n_106;
  wire ibuf_inst_n_107;
  wire ibuf_inst_n_108;
  wire ibuf_inst_n_109;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_110;
  wire ibuf_inst_n_111;
  wire ibuf_inst_n_112;
  wire ibuf_inst_n_113;
  wire ibuf_inst_n_114;
  wire ibuf_inst_n_115;
  wire ibuf_inst_n_116;
  wire ibuf_inst_n_117;
  wire ibuf_inst_n_118;
  wire ibuf_inst_n_119;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_120;
  wire ibuf_inst_n_121;
  wire ibuf_inst_n_122;
  wire ibuf_inst_n_123;
  wire ibuf_inst_n_124;
  wire ibuf_inst_n_125;
  wire ibuf_inst_n_126;
  wire ibuf_inst_n_127;
  wire ibuf_inst_n_128;
  wire ibuf_inst_n_129;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_130;
  wire ibuf_inst_n_131;
  wire ibuf_inst_n_132;
  wire ibuf_inst_n_133;
  wire ibuf_inst_n_134;
  wire ibuf_inst_n_135;
  wire ibuf_inst_n_136;
  wire ibuf_inst_n_137;
  wire ibuf_inst_n_138;
  wire ibuf_inst_n_139;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_140;
  wire ibuf_inst_n_141;
  wire ibuf_inst_n_142;
  wire ibuf_inst_n_143;
  wire ibuf_inst_n_144;
  wire ibuf_inst_n_145;
  wire ibuf_inst_n_146;
  wire ibuf_inst_n_147;
  wire ibuf_inst_n_148;
  wire ibuf_inst_n_149;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_150;
  wire ibuf_inst_n_151;
  wire ibuf_inst_n_152;
  wire ibuf_inst_n_153;
  wire ibuf_inst_n_154;
  wire ibuf_inst_n_155;
  wire ibuf_inst_n_156;
  wire ibuf_inst_n_157;
  wire ibuf_inst_n_158;
  wire ibuf_inst_n_159;
  wire ibuf_inst_n_16;
  wire ibuf_inst_n_160;
  wire ibuf_inst_n_161;
  wire ibuf_inst_n_162;
  wire ibuf_inst_n_163;
  wire ibuf_inst_n_164;
  wire ibuf_inst_n_165;
  wire ibuf_inst_n_166;
  wire ibuf_inst_n_167;
  wire ibuf_inst_n_168;
  wire ibuf_inst_n_169;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_170;
  wire ibuf_inst_n_171;
  wire ibuf_inst_n_172;
  wire ibuf_inst_n_173;
  wire ibuf_inst_n_174;
  wire ibuf_inst_n_175;
  wire ibuf_inst_n_176;
  wire ibuf_inst_n_177;
  wire ibuf_inst_n_178;
  wire ibuf_inst_n_179;
  wire ibuf_inst_n_18;
  wire ibuf_inst_n_180;
  wire ibuf_inst_n_181;
  wire ibuf_inst_n_182;
  wire ibuf_inst_n_183;
  wire ibuf_inst_n_184;
  wire ibuf_inst_n_185;
  wire ibuf_inst_n_186;
  wire ibuf_inst_n_187;
  wire ibuf_inst_n_188;
  wire ibuf_inst_n_189;
  wire ibuf_inst_n_19;
  wire ibuf_inst_n_190;
  wire ibuf_inst_n_191;
  wire ibuf_inst_n_192;
  wire ibuf_inst_n_193;
  wire ibuf_inst_n_194;
  wire ibuf_inst_n_195;
  wire ibuf_inst_n_196;
  wire ibuf_inst_n_197;
  wire ibuf_inst_n_198;
  wire ibuf_inst_n_199;
  wire ibuf_inst_n_20;
  wire ibuf_inst_n_200;
  wire ibuf_inst_n_201;
  wire ibuf_inst_n_202;
  wire ibuf_inst_n_203;
  wire ibuf_inst_n_204;
  wire ibuf_inst_n_205;
  wire ibuf_inst_n_206;
  wire ibuf_inst_n_207;
  wire ibuf_inst_n_208;
  wire ibuf_inst_n_209;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_210;
  wire ibuf_inst_n_211;
  wire ibuf_inst_n_212;
  wire ibuf_inst_n_213;
  wire ibuf_inst_n_214;
  wire ibuf_inst_n_215;
  wire ibuf_inst_n_216;
  wire ibuf_inst_n_217;
  wire ibuf_inst_n_218;
  wire ibuf_inst_n_219;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_220;
  wire ibuf_inst_n_221;
  wire ibuf_inst_n_222;
  wire ibuf_inst_n_223;
  wire ibuf_inst_n_224;
  wire ibuf_inst_n_225;
  wire ibuf_inst_n_226;
  wire ibuf_inst_n_227;
  wire ibuf_inst_n_228;
  wire ibuf_inst_n_229;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_230;
  wire ibuf_inst_n_231;
  wire ibuf_inst_n_232;
  wire ibuf_inst_n_233;
  wire ibuf_inst_n_234;
  wire ibuf_inst_n_235;
  wire ibuf_inst_n_236;
  wire ibuf_inst_n_237;
  wire ibuf_inst_n_238;
  wire ibuf_inst_n_239;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_240;
  wire ibuf_inst_n_241;
  wire ibuf_inst_n_242;
  wire ibuf_inst_n_243;
  wire ibuf_inst_n_244;
  wire ibuf_inst_n_245;
  wire ibuf_inst_n_246;
  wire ibuf_inst_n_247;
  wire ibuf_inst_n_248;
  wire ibuf_inst_n_249;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_250;
  wire ibuf_inst_n_251;
  wire ibuf_inst_n_252;
  wire ibuf_inst_n_253;
  wire ibuf_inst_n_254;
  wire ibuf_inst_n_255;
  wire ibuf_inst_n_256;
  wire ibuf_inst_n_257;
  wire ibuf_inst_n_258;
  wire ibuf_inst_n_259;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_260;
  wire ibuf_inst_n_261;
  wire ibuf_inst_n_262;
  wire ibuf_inst_n_263;
  wire ibuf_inst_n_264;
  wire ibuf_inst_n_265;
  wire ibuf_inst_n_266;
  wire ibuf_inst_n_267;
  wire ibuf_inst_n_268;
  wire ibuf_inst_n_269;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_270;
  wire ibuf_inst_n_271;
  wire ibuf_inst_n_272;
  wire ibuf_inst_n_273;
  wire ibuf_inst_n_274;
  wire ibuf_inst_n_275;
  wire ibuf_inst_n_276;
  wire ibuf_inst_n_277;
  wire ibuf_inst_n_278;
  wire ibuf_inst_n_279;
  wire ibuf_inst_n_28;
  wire ibuf_inst_n_280;
  wire ibuf_inst_n_281;
  wire ibuf_inst_n_282;
  wire ibuf_inst_n_283;
  wire ibuf_inst_n_284;
  wire ibuf_inst_n_285;
  wire ibuf_inst_n_286;
  wire ibuf_inst_n_287;
  wire ibuf_inst_n_288;
  wire ibuf_inst_n_289;
  wire ibuf_inst_n_29;
  wire ibuf_inst_n_290;
  wire ibuf_inst_n_291;
  wire ibuf_inst_n_292;
  wire ibuf_inst_n_293;
  wire ibuf_inst_n_294;
  wire ibuf_inst_n_295;
  wire ibuf_inst_n_296;
  wire ibuf_inst_n_297;
  wire ibuf_inst_n_298;
  wire ibuf_inst_n_299;
  wire ibuf_inst_n_3;
  wire ibuf_inst_n_30;
  wire ibuf_inst_n_300;
  wire ibuf_inst_n_301;
  wire ibuf_inst_n_302;
  wire ibuf_inst_n_303;
  wire ibuf_inst_n_304;
  wire ibuf_inst_n_305;
  wire ibuf_inst_n_306;
  wire ibuf_inst_n_307;
  wire ibuf_inst_n_308;
  wire ibuf_inst_n_309;
  wire ibuf_inst_n_31;
  wire ibuf_inst_n_310;
  wire ibuf_inst_n_311;
  wire ibuf_inst_n_312;
  wire ibuf_inst_n_313;
  wire ibuf_inst_n_314;
  wire ibuf_inst_n_315;
  wire ibuf_inst_n_316;
  wire ibuf_inst_n_317;
  wire ibuf_inst_n_318;
  wire ibuf_inst_n_319;
  wire ibuf_inst_n_32;
  wire ibuf_inst_n_320;
  wire ibuf_inst_n_321;
  wire ibuf_inst_n_322;
  wire ibuf_inst_n_323;
  wire ibuf_inst_n_324;
  wire ibuf_inst_n_325;
  wire ibuf_inst_n_326;
  wire ibuf_inst_n_327;
  wire ibuf_inst_n_328;
  wire ibuf_inst_n_329;
  wire ibuf_inst_n_33;
  wire ibuf_inst_n_330;
  wire ibuf_inst_n_331;
  wire ibuf_inst_n_332;
  wire ibuf_inst_n_333;
  wire ibuf_inst_n_334;
  wire ibuf_inst_n_335;
  wire ibuf_inst_n_336;
  wire ibuf_inst_n_337;
  wire ibuf_inst_n_338;
  wire ibuf_inst_n_339;
  wire ibuf_inst_n_34;
  wire ibuf_inst_n_340;
  wire ibuf_inst_n_341;
  wire ibuf_inst_n_342;
  wire ibuf_inst_n_343;
  wire ibuf_inst_n_344;
  wire ibuf_inst_n_345;
  wire ibuf_inst_n_346;
  wire ibuf_inst_n_347;
  wire ibuf_inst_n_348;
  wire ibuf_inst_n_349;
  wire ibuf_inst_n_35;
  wire ibuf_inst_n_350;
  wire ibuf_inst_n_351;
  wire ibuf_inst_n_352;
  wire ibuf_inst_n_353;
  wire ibuf_inst_n_354;
  wire ibuf_inst_n_355;
  wire ibuf_inst_n_356;
  wire ibuf_inst_n_357;
  wire ibuf_inst_n_358;
  wire ibuf_inst_n_359;
  wire ibuf_inst_n_36;
  wire ibuf_inst_n_360;
  wire ibuf_inst_n_361;
  wire ibuf_inst_n_362;
  wire ibuf_inst_n_363;
  wire ibuf_inst_n_364;
  wire ibuf_inst_n_365;
  wire ibuf_inst_n_366;
  wire ibuf_inst_n_367;
  wire ibuf_inst_n_368;
  wire ibuf_inst_n_369;
  wire ibuf_inst_n_37;
  wire ibuf_inst_n_370;
  wire ibuf_inst_n_371;
  wire ibuf_inst_n_372;
  wire ibuf_inst_n_373;
  wire ibuf_inst_n_374;
  wire ibuf_inst_n_375;
  wire ibuf_inst_n_376;
  wire ibuf_inst_n_377;
  wire ibuf_inst_n_378;
  wire ibuf_inst_n_379;
  wire ibuf_inst_n_38;
  wire ibuf_inst_n_380;
  wire ibuf_inst_n_381;
  wire ibuf_inst_n_382;
  wire ibuf_inst_n_383;
  wire ibuf_inst_n_384;
  wire ibuf_inst_n_385;
  wire ibuf_inst_n_386;
  wire ibuf_inst_n_387;
  wire ibuf_inst_n_388;
  wire ibuf_inst_n_389;
  wire ibuf_inst_n_39;
  wire ibuf_inst_n_390;
  wire ibuf_inst_n_391;
  wire ibuf_inst_n_392;
  wire ibuf_inst_n_393;
  wire ibuf_inst_n_394;
  wire ibuf_inst_n_395;
  wire ibuf_inst_n_396;
  wire ibuf_inst_n_397;
  wire ibuf_inst_n_398;
  wire ibuf_inst_n_399;
  wire ibuf_inst_n_4;
  wire ibuf_inst_n_40;
  wire ibuf_inst_n_400;
  wire ibuf_inst_n_401;
  wire ibuf_inst_n_402;
  wire ibuf_inst_n_403;
  wire ibuf_inst_n_404;
  wire ibuf_inst_n_405;
  wire ibuf_inst_n_406;
  wire ibuf_inst_n_407;
  wire ibuf_inst_n_408;
  wire ibuf_inst_n_409;
  wire ibuf_inst_n_41;
  wire ibuf_inst_n_410;
  wire ibuf_inst_n_411;
  wire ibuf_inst_n_412;
  wire ibuf_inst_n_413;
  wire ibuf_inst_n_414;
  wire ibuf_inst_n_415;
  wire ibuf_inst_n_416;
  wire ibuf_inst_n_417;
  wire ibuf_inst_n_418;
  wire ibuf_inst_n_419;
  wire ibuf_inst_n_42;
  wire ibuf_inst_n_420;
  wire ibuf_inst_n_421;
  wire ibuf_inst_n_422;
  wire ibuf_inst_n_423;
  wire ibuf_inst_n_424;
  wire ibuf_inst_n_425;
  wire ibuf_inst_n_426;
  wire ibuf_inst_n_427;
  wire ibuf_inst_n_428;
  wire ibuf_inst_n_429;
  wire ibuf_inst_n_43;
  wire ibuf_inst_n_430;
  wire ibuf_inst_n_431;
  wire ibuf_inst_n_432;
  wire ibuf_inst_n_433;
  wire ibuf_inst_n_434;
  wire ibuf_inst_n_435;
  wire ibuf_inst_n_436;
  wire ibuf_inst_n_437;
  wire ibuf_inst_n_438;
  wire ibuf_inst_n_439;
  wire ibuf_inst_n_44;
  wire ibuf_inst_n_440;
  wire ibuf_inst_n_441;
  wire ibuf_inst_n_442;
  wire ibuf_inst_n_443;
  wire ibuf_inst_n_444;
  wire ibuf_inst_n_445;
  wire ibuf_inst_n_446;
  wire ibuf_inst_n_447;
  wire ibuf_inst_n_448;
  wire ibuf_inst_n_449;
  wire ibuf_inst_n_45;
  wire ibuf_inst_n_450;
  wire ibuf_inst_n_451;
  wire ibuf_inst_n_452;
  wire ibuf_inst_n_453;
  wire ibuf_inst_n_454;
  wire ibuf_inst_n_455;
  wire ibuf_inst_n_456;
  wire ibuf_inst_n_457;
  wire ibuf_inst_n_458;
  wire ibuf_inst_n_459;
  wire ibuf_inst_n_46;
  wire ibuf_inst_n_460;
  wire ibuf_inst_n_461;
  wire ibuf_inst_n_462;
  wire ibuf_inst_n_463;
  wire ibuf_inst_n_464;
  wire ibuf_inst_n_465;
  wire ibuf_inst_n_466;
  wire ibuf_inst_n_467;
  wire ibuf_inst_n_468;
  wire ibuf_inst_n_469;
  wire ibuf_inst_n_47;
  wire ibuf_inst_n_470;
  wire ibuf_inst_n_471;
  wire ibuf_inst_n_472;
  wire ibuf_inst_n_473;
  wire ibuf_inst_n_474;
  wire ibuf_inst_n_475;
  wire ibuf_inst_n_476;
  wire ibuf_inst_n_477;
  wire ibuf_inst_n_478;
  wire ibuf_inst_n_479;
  wire ibuf_inst_n_48;
  wire ibuf_inst_n_480;
  wire ibuf_inst_n_481;
  wire ibuf_inst_n_482;
  wire ibuf_inst_n_483;
  wire ibuf_inst_n_484;
  wire ibuf_inst_n_485;
  wire ibuf_inst_n_486;
  wire ibuf_inst_n_487;
  wire ibuf_inst_n_488;
  wire ibuf_inst_n_489;
  wire ibuf_inst_n_49;
  wire ibuf_inst_n_490;
  wire ibuf_inst_n_491;
  wire ibuf_inst_n_492;
  wire ibuf_inst_n_493;
  wire ibuf_inst_n_494;
  wire ibuf_inst_n_495;
  wire ibuf_inst_n_496;
  wire ibuf_inst_n_497;
  wire ibuf_inst_n_498;
  wire ibuf_inst_n_499;
  wire ibuf_inst_n_5;
  wire ibuf_inst_n_50;
  wire ibuf_inst_n_500;
  wire ibuf_inst_n_501;
  wire ibuf_inst_n_502;
  wire ibuf_inst_n_503;
  wire ibuf_inst_n_504;
  wire ibuf_inst_n_505;
  wire ibuf_inst_n_506;
  wire ibuf_inst_n_507;
  wire ibuf_inst_n_508;
  wire ibuf_inst_n_509;
  wire ibuf_inst_n_51;
  wire ibuf_inst_n_510;
  wire ibuf_inst_n_511;
  wire ibuf_inst_n_512;
  wire ibuf_inst_n_513;
  wire ibuf_inst_n_514;
  wire ibuf_inst_n_515;
  wire ibuf_inst_n_516;
  wire ibuf_inst_n_518;
  wire ibuf_inst_n_52;
  wire ibuf_inst_n_53;
  wire ibuf_inst_n_54;
  wire ibuf_inst_n_55;
  wire ibuf_inst_n_56;
  wire ibuf_inst_n_57;
  wire ibuf_inst_n_58;
  wire ibuf_inst_n_59;
  wire ibuf_inst_n_6;
  wire ibuf_inst_n_60;
  wire ibuf_inst_n_61;
  wire ibuf_inst_n_62;
  wire ibuf_inst_n_63;
  wire ibuf_inst_n_64;
  wire ibuf_inst_n_65;
  wire ibuf_inst_n_66;
  wire ibuf_inst_n_67;
  wire ibuf_inst_n_68;
  wire ibuf_inst_n_69;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_70;
  wire ibuf_inst_n_71;
  wire ibuf_inst_n_72;
  wire ibuf_inst_n_73;
  wire ibuf_inst_n_74;
  wire ibuf_inst_n_75;
  wire ibuf_inst_n_76;
  wire ibuf_inst_n_77;
  wire ibuf_inst_n_78;
  wire ibuf_inst_n_79;
  wire ibuf_inst_n_8;
  wire ibuf_inst_n_80;
  wire ibuf_inst_n_81;
  wire ibuf_inst_n_82;
  wire ibuf_inst_n_83;
  wire ibuf_inst_n_84;
  wire ibuf_inst_n_85;
  wire ibuf_inst_n_86;
  wire ibuf_inst_n_87;
  wire ibuf_inst_n_88;
  wire ibuf_inst_n_89;
  wire ibuf_inst_n_9;
  wire ibuf_inst_n_90;
  wire ibuf_inst_n_91;
  wire ibuf_inst_n_92;
  wire ibuf_inst_n_93;
  wire ibuf_inst_n_94;
  wire ibuf_inst_n_95;
  wire ibuf_inst_n_96;
  wire ibuf_inst_n_97;
  wire ibuf_inst_n_98;
  wire ibuf_inst_n_99;
  wire ireg01_out;
  wire [511:0]\ireg_reg[511] ;
  wire \ireg_reg[512] ;
  wire [0:0]\ireg_reg[512]_0 ;
  wire obuf_inst_n_516;
  wire [512:0]\odata_reg[512] ;
  wire out_V_V_TREADY;
  wire p_0_in;
  wire [1:0]\rep_0_i_reg_36_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(out_V_V_TREADY),
        .I1(\count_reg_n_1_[1] ),
        .I2(\count_reg_n_1_[0] ),
        .I3(Q[2]),
        .O(\rep_0_i_reg_36_reg[0] [0]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(Q[0]),
        .I3(ap_NS_fsm11_out),
        .I4(Q[2]),
        .O(\rep_0_i_reg_36_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(Q[2]),
        .I1(\count_reg_n_1_[0] ),
        .I2(\count_reg_n_1_[1] ),
        .I3(out_V_V_TREADY),
        .O(ap_NS_fsm11_out));
  FDRE \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ibuf_inst_n_3),
        .Q(\count_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ibuf_inst_n_518),
        .Q(\count_reg_n_1_[1] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf ibuf_inst
       (.D(D),
        .E(ireg01_out),
        .Q(Q[1]),
        .SR(obuf_inst_n_516),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ibuf_inst_n_3),
        .\count_reg[0] (\count_reg_n_1_[0] ),
        .\count_reg[0]_0 (\count_reg_n_1_[1] ),
        .\ireg_reg[511]_0 (\ireg_reg[511] ),
        .\ireg_reg[512]_0 (\ireg_reg[512] ),
        .\ireg_reg[512]_1 ({ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49,ibuf_inst_n_50,ibuf_inst_n_51,ibuf_inst_n_52,ibuf_inst_n_53,ibuf_inst_n_54,ibuf_inst_n_55,ibuf_inst_n_56,ibuf_inst_n_57,ibuf_inst_n_58,ibuf_inst_n_59,ibuf_inst_n_60,ibuf_inst_n_61,ibuf_inst_n_62,ibuf_inst_n_63,ibuf_inst_n_64,ibuf_inst_n_65,ibuf_inst_n_66,ibuf_inst_n_67,ibuf_inst_n_68,ibuf_inst_n_69,ibuf_inst_n_70,ibuf_inst_n_71,ibuf_inst_n_72,ibuf_inst_n_73,ibuf_inst_n_74,ibuf_inst_n_75,ibuf_inst_n_76,ibuf_inst_n_77,ibuf_inst_n_78,ibuf_inst_n_79,ibuf_inst_n_80,ibuf_inst_n_81,ibuf_inst_n_82,ibuf_inst_n_83,ibuf_inst_n_84,ibuf_inst_n_85,ibuf_inst_n_86,ibuf_inst_n_87,ibuf_inst_n_88,ibuf_inst_n_89,ibuf_inst_n_90,ibuf_inst_n_91,ibuf_inst_n_92,ibuf_inst_n_93,ibuf_inst_n_94,ibuf_inst_n_95,ibuf_inst_n_96,ibuf_inst_n_97,ibuf_inst_n_98,ibuf_inst_n_99,ibuf_inst_n_100,ibuf_inst_n_101,ibuf_inst_n_102,ibuf_inst_n_103,ibuf_inst_n_104,ibuf_inst_n_105,ibuf_inst_n_106,ibuf_inst_n_107,ibuf_inst_n_108,ibuf_inst_n_109,ibuf_inst_n_110,ibuf_inst_n_111,ibuf_inst_n_112,ibuf_inst_n_113,ibuf_inst_n_114,ibuf_inst_n_115,ibuf_inst_n_116,ibuf_inst_n_117,ibuf_inst_n_118,ibuf_inst_n_119,ibuf_inst_n_120,ibuf_inst_n_121,ibuf_inst_n_122,ibuf_inst_n_123,ibuf_inst_n_124,ibuf_inst_n_125,ibuf_inst_n_126,ibuf_inst_n_127,ibuf_inst_n_128,ibuf_inst_n_129,ibuf_inst_n_130,ibuf_inst_n_131,ibuf_inst_n_132,ibuf_inst_n_133,ibuf_inst_n_134,ibuf_inst_n_135,ibuf_inst_n_136,ibuf_inst_n_137,ibuf_inst_n_138,ibuf_inst_n_139,ibuf_inst_n_140,ibuf_inst_n_141,ibuf_inst_n_142,ibuf_inst_n_143,ibuf_inst_n_144,ibuf_inst_n_145,ibuf_inst_n_146,ibuf_inst_n_147,ibuf_inst_n_148,ibuf_inst_n_149,ibuf_inst_n_150,ibuf_inst_n_151,ibuf_inst_n_152,ibuf_inst_n_153,ibuf_inst_n_154,ibuf_inst_n_155,ibuf_inst_n_156,ibuf_inst_n_157,ibuf_inst_n_158,ibuf_inst_n_159,ibuf_inst_n_160,ibuf_inst_n_161,ibuf_inst_n_162,ibuf_inst_n_163,ibuf_inst_n_164,ibuf_inst_n_165,ibuf_inst_n_166,ibuf_inst_n_167,ibuf_inst_n_168,ibuf_inst_n_169,ibuf_inst_n_170,ibuf_inst_n_171,ibuf_inst_n_172,ibuf_inst_n_173,ibuf_inst_n_174,ibuf_inst_n_175,ibuf_inst_n_176,ibuf_inst_n_177,ibuf_inst_n_178,ibuf_inst_n_179,ibuf_inst_n_180,ibuf_inst_n_181,ibuf_inst_n_182,ibuf_inst_n_183,ibuf_inst_n_184,ibuf_inst_n_185,ibuf_inst_n_186,ibuf_inst_n_187,ibuf_inst_n_188,ibuf_inst_n_189,ibuf_inst_n_190,ibuf_inst_n_191,ibuf_inst_n_192,ibuf_inst_n_193,ibuf_inst_n_194,ibuf_inst_n_195,ibuf_inst_n_196,ibuf_inst_n_197,ibuf_inst_n_198,ibuf_inst_n_199,ibuf_inst_n_200,ibuf_inst_n_201,ibuf_inst_n_202,ibuf_inst_n_203,ibuf_inst_n_204,ibuf_inst_n_205,ibuf_inst_n_206,ibuf_inst_n_207,ibuf_inst_n_208,ibuf_inst_n_209,ibuf_inst_n_210,ibuf_inst_n_211,ibuf_inst_n_212,ibuf_inst_n_213,ibuf_inst_n_214,ibuf_inst_n_215,ibuf_inst_n_216,ibuf_inst_n_217,ibuf_inst_n_218,ibuf_inst_n_219,ibuf_inst_n_220,ibuf_inst_n_221,ibuf_inst_n_222,ibuf_inst_n_223,ibuf_inst_n_224,ibuf_inst_n_225,ibuf_inst_n_226,ibuf_inst_n_227,ibuf_inst_n_228,ibuf_inst_n_229,ibuf_inst_n_230,ibuf_inst_n_231,ibuf_inst_n_232,ibuf_inst_n_233,ibuf_inst_n_234,ibuf_inst_n_235,ibuf_inst_n_236,ibuf_inst_n_237,ibuf_inst_n_238,ibuf_inst_n_239,ibuf_inst_n_240,ibuf_inst_n_241,ibuf_inst_n_242,ibuf_inst_n_243,ibuf_inst_n_244,ibuf_inst_n_245,ibuf_inst_n_246,ibuf_inst_n_247,ibuf_inst_n_248,ibuf_inst_n_249,ibuf_inst_n_250,ibuf_inst_n_251,ibuf_inst_n_252,ibuf_inst_n_253,ibuf_inst_n_254,ibuf_inst_n_255,ibuf_inst_n_256,ibuf_inst_n_257,ibuf_inst_n_258,ibuf_inst_n_259,ibuf_inst_n_260,ibuf_inst_n_261,ibuf_inst_n_262,ibuf_inst_n_263,ibuf_inst_n_264,ibuf_inst_n_265,ibuf_inst_n_266,ibuf_inst_n_267,ibuf_inst_n_268,ibuf_inst_n_269,ibuf_inst_n_270,ibuf_inst_n_271,ibuf_inst_n_272,ibuf_inst_n_273,ibuf_inst_n_274,ibuf_inst_n_275,ibuf_inst_n_276,ibuf_inst_n_277,ibuf_inst_n_278,ibuf_inst_n_279,ibuf_inst_n_280,ibuf_inst_n_281,ibuf_inst_n_282,ibuf_inst_n_283,ibuf_inst_n_284,ibuf_inst_n_285,ibuf_inst_n_286,ibuf_inst_n_287,ibuf_inst_n_288,ibuf_inst_n_289,ibuf_inst_n_290,ibuf_inst_n_291,ibuf_inst_n_292,ibuf_inst_n_293,ibuf_inst_n_294,ibuf_inst_n_295,ibuf_inst_n_296,ibuf_inst_n_297,ibuf_inst_n_298,ibuf_inst_n_299,ibuf_inst_n_300,ibuf_inst_n_301,ibuf_inst_n_302,ibuf_inst_n_303,ibuf_inst_n_304,ibuf_inst_n_305,ibuf_inst_n_306,ibuf_inst_n_307,ibuf_inst_n_308,ibuf_inst_n_309,ibuf_inst_n_310,ibuf_inst_n_311,ibuf_inst_n_312,ibuf_inst_n_313,ibuf_inst_n_314,ibuf_inst_n_315,ibuf_inst_n_316,ibuf_inst_n_317,ibuf_inst_n_318,ibuf_inst_n_319,ibuf_inst_n_320,ibuf_inst_n_321,ibuf_inst_n_322,ibuf_inst_n_323,ibuf_inst_n_324,ibuf_inst_n_325,ibuf_inst_n_326,ibuf_inst_n_327,ibuf_inst_n_328,ibuf_inst_n_329,ibuf_inst_n_330,ibuf_inst_n_331,ibuf_inst_n_332,ibuf_inst_n_333,ibuf_inst_n_334,ibuf_inst_n_335,ibuf_inst_n_336,ibuf_inst_n_337,ibuf_inst_n_338,ibuf_inst_n_339,ibuf_inst_n_340,ibuf_inst_n_341,ibuf_inst_n_342,ibuf_inst_n_343,ibuf_inst_n_344,ibuf_inst_n_345,ibuf_inst_n_346,ibuf_inst_n_347,ibuf_inst_n_348,ibuf_inst_n_349,ibuf_inst_n_350,ibuf_inst_n_351,ibuf_inst_n_352,ibuf_inst_n_353,ibuf_inst_n_354,ibuf_inst_n_355,ibuf_inst_n_356,ibuf_inst_n_357,ibuf_inst_n_358,ibuf_inst_n_359,ibuf_inst_n_360,ibuf_inst_n_361,ibuf_inst_n_362,ibuf_inst_n_363,ibuf_inst_n_364,ibuf_inst_n_365,ibuf_inst_n_366,ibuf_inst_n_367,ibuf_inst_n_368,ibuf_inst_n_369,ibuf_inst_n_370,ibuf_inst_n_371,ibuf_inst_n_372,ibuf_inst_n_373,ibuf_inst_n_374,ibuf_inst_n_375,ibuf_inst_n_376,ibuf_inst_n_377,ibuf_inst_n_378,ibuf_inst_n_379,ibuf_inst_n_380,ibuf_inst_n_381,ibuf_inst_n_382,ibuf_inst_n_383,ibuf_inst_n_384,ibuf_inst_n_385,ibuf_inst_n_386,ibuf_inst_n_387,ibuf_inst_n_388,ibuf_inst_n_389,ibuf_inst_n_390,ibuf_inst_n_391,ibuf_inst_n_392,ibuf_inst_n_393,ibuf_inst_n_394,ibuf_inst_n_395,ibuf_inst_n_396,ibuf_inst_n_397,ibuf_inst_n_398,ibuf_inst_n_399,ibuf_inst_n_400,ibuf_inst_n_401,ibuf_inst_n_402,ibuf_inst_n_403,ibuf_inst_n_404,ibuf_inst_n_405,ibuf_inst_n_406,ibuf_inst_n_407,ibuf_inst_n_408,ibuf_inst_n_409,ibuf_inst_n_410,ibuf_inst_n_411,ibuf_inst_n_412,ibuf_inst_n_413,ibuf_inst_n_414,ibuf_inst_n_415,ibuf_inst_n_416,ibuf_inst_n_417,ibuf_inst_n_418,ibuf_inst_n_419,ibuf_inst_n_420,ibuf_inst_n_421,ibuf_inst_n_422,ibuf_inst_n_423,ibuf_inst_n_424,ibuf_inst_n_425,ibuf_inst_n_426,ibuf_inst_n_427,ibuf_inst_n_428,ibuf_inst_n_429,ibuf_inst_n_430,ibuf_inst_n_431,ibuf_inst_n_432,ibuf_inst_n_433,ibuf_inst_n_434,ibuf_inst_n_435,ibuf_inst_n_436,ibuf_inst_n_437,ibuf_inst_n_438,ibuf_inst_n_439,ibuf_inst_n_440,ibuf_inst_n_441,ibuf_inst_n_442,ibuf_inst_n_443,ibuf_inst_n_444,ibuf_inst_n_445,ibuf_inst_n_446,ibuf_inst_n_447,ibuf_inst_n_448,ibuf_inst_n_449,ibuf_inst_n_450,ibuf_inst_n_451,ibuf_inst_n_452,ibuf_inst_n_453,ibuf_inst_n_454,ibuf_inst_n_455,ibuf_inst_n_456,ibuf_inst_n_457,ibuf_inst_n_458,ibuf_inst_n_459,ibuf_inst_n_460,ibuf_inst_n_461,ibuf_inst_n_462,ibuf_inst_n_463,ibuf_inst_n_464,ibuf_inst_n_465,ibuf_inst_n_466,ibuf_inst_n_467,ibuf_inst_n_468,ibuf_inst_n_469,ibuf_inst_n_470,ibuf_inst_n_471,ibuf_inst_n_472,ibuf_inst_n_473,ibuf_inst_n_474,ibuf_inst_n_475,ibuf_inst_n_476,ibuf_inst_n_477,ibuf_inst_n_478,ibuf_inst_n_479,ibuf_inst_n_480,ibuf_inst_n_481,ibuf_inst_n_482,ibuf_inst_n_483,ibuf_inst_n_484,ibuf_inst_n_485,ibuf_inst_n_486,ibuf_inst_n_487,ibuf_inst_n_488,ibuf_inst_n_489,ibuf_inst_n_490,ibuf_inst_n_491,ibuf_inst_n_492,ibuf_inst_n_493,ibuf_inst_n_494,ibuf_inst_n_495,ibuf_inst_n_496,ibuf_inst_n_497,ibuf_inst_n_498,ibuf_inst_n_499,ibuf_inst_n_500,ibuf_inst_n_501,ibuf_inst_n_502,ibuf_inst_n_503,ibuf_inst_n_504,ibuf_inst_n_505,ibuf_inst_n_506,ibuf_inst_n_507,ibuf_inst_n_508,ibuf_inst_n_509,ibuf_inst_n_510,ibuf_inst_n_511,ibuf_inst_n_512,ibuf_inst_n_513,ibuf_inst_n_514,ibuf_inst_n_515,ibuf_inst_n_516}),
        .\ireg_reg[512]_2 (p_0_in),
        .\ireg_reg[512]_3 (\ireg_reg[512]_0 ),
        .out_V_V_TREADY(out_V_V_TREADY),
        .out_V_V_TREADY_0(ibuf_inst_n_518));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf obuf_inst
       (.D({ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49,ibuf_inst_n_50,ibuf_inst_n_51,ibuf_inst_n_52,ibuf_inst_n_53,ibuf_inst_n_54,ibuf_inst_n_55,ibuf_inst_n_56,ibuf_inst_n_57,ibuf_inst_n_58,ibuf_inst_n_59,ibuf_inst_n_60,ibuf_inst_n_61,ibuf_inst_n_62,ibuf_inst_n_63,ibuf_inst_n_64,ibuf_inst_n_65,ibuf_inst_n_66,ibuf_inst_n_67,ibuf_inst_n_68,ibuf_inst_n_69,ibuf_inst_n_70,ibuf_inst_n_71,ibuf_inst_n_72,ibuf_inst_n_73,ibuf_inst_n_74,ibuf_inst_n_75,ibuf_inst_n_76,ibuf_inst_n_77,ibuf_inst_n_78,ibuf_inst_n_79,ibuf_inst_n_80,ibuf_inst_n_81,ibuf_inst_n_82,ibuf_inst_n_83,ibuf_inst_n_84,ibuf_inst_n_85,ibuf_inst_n_86,ibuf_inst_n_87,ibuf_inst_n_88,ibuf_inst_n_89,ibuf_inst_n_90,ibuf_inst_n_91,ibuf_inst_n_92,ibuf_inst_n_93,ibuf_inst_n_94,ibuf_inst_n_95,ibuf_inst_n_96,ibuf_inst_n_97,ibuf_inst_n_98,ibuf_inst_n_99,ibuf_inst_n_100,ibuf_inst_n_101,ibuf_inst_n_102,ibuf_inst_n_103,ibuf_inst_n_104,ibuf_inst_n_105,ibuf_inst_n_106,ibuf_inst_n_107,ibuf_inst_n_108,ibuf_inst_n_109,ibuf_inst_n_110,ibuf_inst_n_111,ibuf_inst_n_112,ibuf_inst_n_113,ibuf_inst_n_114,ibuf_inst_n_115,ibuf_inst_n_116,ibuf_inst_n_117,ibuf_inst_n_118,ibuf_inst_n_119,ibuf_inst_n_120,ibuf_inst_n_121,ibuf_inst_n_122,ibuf_inst_n_123,ibuf_inst_n_124,ibuf_inst_n_125,ibuf_inst_n_126,ibuf_inst_n_127,ibuf_inst_n_128,ibuf_inst_n_129,ibuf_inst_n_130,ibuf_inst_n_131,ibuf_inst_n_132,ibuf_inst_n_133,ibuf_inst_n_134,ibuf_inst_n_135,ibuf_inst_n_136,ibuf_inst_n_137,ibuf_inst_n_138,ibuf_inst_n_139,ibuf_inst_n_140,ibuf_inst_n_141,ibuf_inst_n_142,ibuf_inst_n_143,ibuf_inst_n_144,ibuf_inst_n_145,ibuf_inst_n_146,ibuf_inst_n_147,ibuf_inst_n_148,ibuf_inst_n_149,ibuf_inst_n_150,ibuf_inst_n_151,ibuf_inst_n_152,ibuf_inst_n_153,ibuf_inst_n_154,ibuf_inst_n_155,ibuf_inst_n_156,ibuf_inst_n_157,ibuf_inst_n_158,ibuf_inst_n_159,ibuf_inst_n_160,ibuf_inst_n_161,ibuf_inst_n_162,ibuf_inst_n_163,ibuf_inst_n_164,ibuf_inst_n_165,ibuf_inst_n_166,ibuf_inst_n_167,ibuf_inst_n_168,ibuf_inst_n_169,ibuf_inst_n_170,ibuf_inst_n_171,ibuf_inst_n_172,ibuf_inst_n_173,ibuf_inst_n_174,ibuf_inst_n_175,ibuf_inst_n_176,ibuf_inst_n_177,ibuf_inst_n_178,ibuf_inst_n_179,ibuf_inst_n_180,ibuf_inst_n_181,ibuf_inst_n_182,ibuf_inst_n_183,ibuf_inst_n_184,ibuf_inst_n_185,ibuf_inst_n_186,ibuf_inst_n_187,ibuf_inst_n_188,ibuf_inst_n_189,ibuf_inst_n_190,ibuf_inst_n_191,ibuf_inst_n_192,ibuf_inst_n_193,ibuf_inst_n_194,ibuf_inst_n_195,ibuf_inst_n_196,ibuf_inst_n_197,ibuf_inst_n_198,ibuf_inst_n_199,ibuf_inst_n_200,ibuf_inst_n_201,ibuf_inst_n_202,ibuf_inst_n_203,ibuf_inst_n_204,ibuf_inst_n_205,ibuf_inst_n_206,ibuf_inst_n_207,ibuf_inst_n_208,ibuf_inst_n_209,ibuf_inst_n_210,ibuf_inst_n_211,ibuf_inst_n_212,ibuf_inst_n_213,ibuf_inst_n_214,ibuf_inst_n_215,ibuf_inst_n_216,ibuf_inst_n_217,ibuf_inst_n_218,ibuf_inst_n_219,ibuf_inst_n_220,ibuf_inst_n_221,ibuf_inst_n_222,ibuf_inst_n_223,ibuf_inst_n_224,ibuf_inst_n_225,ibuf_inst_n_226,ibuf_inst_n_227,ibuf_inst_n_228,ibuf_inst_n_229,ibuf_inst_n_230,ibuf_inst_n_231,ibuf_inst_n_232,ibuf_inst_n_233,ibuf_inst_n_234,ibuf_inst_n_235,ibuf_inst_n_236,ibuf_inst_n_237,ibuf_inst_n_238,ibuf_inst_n_239,ibuf_inst_n_240,ibuf_inst_n_241,ibuf_inst_n_242,ibuf_inst_n_243,ibuf_inst_n_244,ibuf_inst_n_245,ibuf_inst_n_246,ibuf_inst_n_247,ibuf_inst_n_248,ibuf_inst_n_249,ibuf_inst_n_250,ibuf_inst_n_251,ibuf_inst_n_252,ibuf_inst_n_253,ibuf_inst_n_254,ibuf_inst_n_255,ibuf_inst_n_256,ibuf_inst_n_257,ibuf_inst_n_258,ibuf_inst_n_259,ibuf_inst_n_260,ibuf_inst_n_261,ibuf_inst_n_262,ibuf_inst_n_263,ibuf_inst_n_264,ibuf_inst_n_265,ibuf_inst_n_266,ibuf_inst_n_267,ibuf_inst_n_268,ibuf_inst_n_269,ibuf_inst_n_270,ibuf_inst_n_271,ibuf_inst_n_272,ibuf_inst_n_273,ibuf_inst_n_274,ibuf_inst_n_275,ibuf_inst_n_276,ibuf_inst_n_277,ibuf_inst_n_278,ibuf_inst_n_279,ibuf_inst_n_280,ibuf_inst_n_281,ibuf_inst_n_282,ibuf_inst_n_283,ibuf_inst_n_284,ibuf_inst_n_285,ibuf_inst_n_286,ibuf_inst_n_287,ibuf_inst_n_288,ibuf_inst_n_289,ibuf_inst_n_290,ibuf_inst_n_291,ibuf_inst_n_292,ibuf_inst_n_293,ibuf_inst_n_294,ibuf_inst_n_295,ibuf_inst_n_296,ibuf_inst_n_297,ibuf_inst_n_298,ibuf_inst_n_299,ibuf_inst_n_300,ibuf_inst_n_301,ibuf_inst_n_302,ibuf_inst_n_303,ibuf_inst_n_304,ibuf_inst_n_305,ibuf_inst_n_306,ibuf_inst_n_307,ibuf_inst_n_308,ibuf_inst_n_309,ibuf_inst_n_310,ibuf_inst_n_311,ibuf_inst_n_312,ibuf_inst_n_313,ibuf_inst_n_314,ibuf_inst_n_315,ibuf_inst_n_316,ibuf_inst_n_317,ibuf_inst_n_318,ibuf_inst_n_319,ibuf_inst_n_320,ibuf_inst_n_321,ibuf_inst_n_322,ibuf_inst_n_323,ibuf_inst_n_324,ibuf_inst_n_325,ibuf_inst_n_326,ibuf_inst_n_327,ibuf_inst_n_328,ibuf_inst_n_329,ibuf_inst_n_330,ibuf_inst_n_331,ibuf_inst_n_332,ibuf_inst_n_333,ibuf_inst_n_334,ibuf_inst_n_335,ibuf_inst_n_336,ibuf_inst_n_337,ibuf_inst_n_338,ibuf_inst_n_339,ibuf_inst_n_340,ibuf_inst_n_341,ibuf_inst_n_342,ibuf_inst_n_343,ibuf_inst_n_344,ibuf_inst_n_345,ibuf_inst_n_346,ibuf_inst_n_347,ibuf_inst_n_348,ibuf_inst_n_349,ibuf_inst_n_350,ibuf_inst_n_351,ibuf_inst_n_352,ibuf_inst_n_353,ibuf_inst_n_354,ibuf_inst_n_355,ibuf_inst_n_356,ibuf_inst_n_357,ibuf_inst_n_358,ibuf_inst_n_359,ibuf_inst_n_360,ibuf_inst_n_361,ibuf_inst_n_362,ibuf_inst_n_363,ibuf_inst_n_364,ibuf_inst_n_365,ibuf_inst_n_366,ibuf_inst_n_367,ibuf_inst_n_368,ibuf_inst_n_369,ibuf_inst_n_370,ibuf_inst_n_371,ibuf_inst_n_372,ibuf_inst_n_373,ibuf_inst_n_374,ibuf_inst_n_375,ibuf_inst_n_376,ibuf_inst_n_377,ibuf_inst_n_378,ibuf_inst_n_379,ibuf_inst_n_380,ibuf_inst_n_381,ibuf_inst_n_382,ibuf_inst_n_383,ibuf_inst_n_384,ibuf_inst_n_385,ibuf_inst_n_386,ibuf_inst_n_387,ibuf_inst_n_388,ibuf_inst_n_389,ibuf_inst_n_390,ibuf_inst_n_391,ibuf_inst_n_392,ibuf_inst_n_393,ibuf_inst_n_394,ibuf_inst_n_395,ibuf_inst_n_396,ibuf_inst_n_397,ibuf_inst_n_398,ibuf_inst_n_399,ibuf_inst_n_400,ibuf_inst_n_401,ibuf_inst_n_402,ibuf_inst_n_403,ibuf_inst_n_404,ibuf_inst_n_405,ibuf_inst_n_406,ibuf_inst_n_407,ibuf_inst_n_408,ibuf_inst_n_409,ibuf_inst_n_410,ibuf_inst_n_411,ibuf_inst_n_412,ibuf_inst_n_413,ibuf_inst_n_414,ibuf_inst_n_415,ibuf_inst_n_416,ibuf_inst_n_417,ibuf_inst_n_418,ibuf_inst_n_419,ibuf_inst_n_420,ibuf_inst_n_421,ibuf_inst_n_422,ibuf_inst_n_423,ibuf_inst_n_424,ibuf_inst_n_425,ibuf_inst_n_426,ibuf_inst_n_427,ibuf_inst_n_428,ibuf_inst_n_429,ibuf_inst_n_430,ibuf_inst_n_431,ibuf_inst_n_432,ibuf_inst_n_433,ibuf_inst_n_434,ibuf_inst_n_435,ibuf_inst_n_436,ibuf_inst_n_437,ibuf_inst_n_438,ibuf_inst_n_439,ibuf_inst_n_440,ibuf_inst_n_441,ibuf_inst_n_442,ibuf_inst_n_443,ibuf_inst_n_444,ibuf_inst_n_445,ibuf_inst_n_446,ibuf_inst_n_447,ibuf_inst_n_448,ibuf_inst_n_449,ibuf_inst_n_450,ibuf_inst_n_451,ibuf_inst_n_452,ibuf_inst_n_453,ibuf_inst_n_454,ibuf_inst_n_455,ibuf_inst_n_456,ibuf_inst_n_457,ibuf_inst_n_458,ibuf_inst_n_459,ibuf_inst_n_460,ibuf_inst_n_461,ibuf_inst_n_462,ibuf_inst_n_463,ibuf_inst_n_464,ibuf_inst_n_465,ibuf_inst_n_466,ibuf_inst_n_467,ibuf_inst_n_468,ibuf_inst_n_469,ibuf_inst_n_470,ibuf_inst_n_471,ibuf_inst_n_472,ibuf_inst_n_473,ibuf_inst_n_474,ibuf_inst_n_475,ibuf_inst_n_476,ibuf_inst_n_477,ibuf_inst_n_478,ibuf_inst_n_479,ibuf_inst_n_480,ibuf_inst_n_481,ibuf_inst_n_482,ibuf_inst_n_483,ibuf_inst_n_484,ibuf_inst_n_485,ibuf_inst_n_486,ibuf_inst_n_487,ibuf_inst_n_488,ibuf_inst_n_489,ibuf_inst_n_490,ibuf_inst_n_491,ibuf_inst_n_492,ibuf_inst_n_493,ibuf_inst_n_494,ibuf_inst_n_495,ibuf_inst_n_496,ibuf_inst_n_497,ibuf_inst_n_498,ibuf_inst_n_499,ibuf_inst_n_500,ibuf_inst_n_501,ibuf_inst_n_502,ibuf_inst_n_503,ibuf_inst_n_504,ibuf_inst_n_505,ibuf_inst_n_506,ibuf_inst_n_507,ibuf_inst_n_508,ibuf_inst_n_509,ibuf_inst_n_510,ibuf_inst_n_511,ibuf_inst_n_512,ibuf_inst_n_513,ibuf_inst_n_514,ibuf_inst_n_515,ibuf_inst_n_516}),
        .E(ireg01_out),
        .Q(\odata_reg[512] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[0] (p_0_in),
        .out_V_V_TREADY(out_V_V_TREADY),
        .out_V_V_TREADY_0(obuf_inst_n_516));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
