\hypertarget{group__CMSIS__core__register}{}\section{Defines and Type Definitions}
\label{group__CMSIS__core__register}\index{Defines and Type Definitions@{Defines and Type Definitions}}


Type definitions and defines for Cortex-\/M processor based devices.  


Collaboration diagram for Defines and Type Definitions\+:
% FIG 0
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__CMSIS__CoreDebug}{Core Debug Registers (\+Core\+Debug)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Core Debug Registers. \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__core__base}{Core Definitions}
\begin{DoxyCompactList}\small\item\em Definitions for base addresses, unions, and structures. \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__DWT}{Data Watchpoint and Trace (\+D\+W\+T)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Data Watchpoint and Trace (D\+WT) \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__ITM}{Instrumentation Trace Macrocell (\+I\+T\+M)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Instrumentation Trace Macrocell (I\+TM) \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__NVIC}{Nested Vectored Interrupt Controller (\+N\+V\+I\+C)}
\begin{DoxyCompactList}\small\item\em Type definitions for the N\+V\+IC Registers. \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__CORE}{Status and Control Registers}
\begin{DoxyCompactList}\small\item\em Core Register type definitions. \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__SCB}{System Control Block (\+S\+C\+B)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Control Block Registers. \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__SCnSCB}{System Controls not in S\+C\+B (\+S\+Cn\+S\+C\+B)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Control and ID Register not in the S\+CB. \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__SysTick}{System Tick Timer (\+Sys\+Tick)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Timer Registers. \end{DoxyCompactList}\item 
\hyperlink{group__CMSIS__TPI}{Trace Port Interface (\+T\+P\+I)}
\begin{DoxyCompactList}\small\item\em Type definitions for the Trace Port Interface (T\+PI) \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Type definitions and defines for Cortex-\/M processor based devices. 

