@W: CG781 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZPLL\rtl\ZPLL.v":48:23:48:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZPLL\rtl\ZPLL.v":49:22:49:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1340 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":48:10:48:18|Index into variable iData could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":48:10:48:18|Index into variable iData could be out of range ; a simulation mismatch is possible.
@W: CG168 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":181:98:181:113|Type of parameter BYTE_WIDTH on the instance lscc_ram_dp_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":577:43:577:50|Type of parameter BYTE_SIZE on the instance mem_main is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":577:43:577:50|Type of parameter BYTE_WIDTH on the instance mem_main is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG360 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4176:11:4176:23|Removing wire one_err_det_o, as there is no assignment to it.
@W: CG360 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4177:11:4177:23|Removing wire two_err_det_o, as there is no assignment to it.
@W: CL318 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4176:11:4176:23|*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4177:11:4177:23|*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4176:11:4176:23|*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4177:11:4177:23|*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4176:11:4176:23|*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4177:11:4177:23|*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4176:11:4176:23|*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v":4177:11:4177:23|*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG133 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":18:19:18:23|Object oData is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Pruning unused register Temp_DR[15:0]. Make sure that there are no unused intermediate registers.
@W: CL113 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Feedback mux created for signal DQS_DM_Out. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|All reachable assignments to DQS_DM_Out assign 0, register removed by optimization
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit oEBR_Wr_Addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit oEBR_Wr_Addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit oEBR_Wr_Addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit oEBR_Wr_Addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit oEBR_Wr_Addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit oEBR_Wr_Addr[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit oEBR_Wr_Addr[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Pruning register bits 9 to 3 of oEBR_Wr_Addr[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG133 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":33:4:33:14|Object IRSensor_En is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":34:10:34:23|Object IRSensor_OpReq is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":138:11:138:17|Object Temp_DR is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":140:11:140:17|Object UPLD_DR is declared but not assigned. Either assign a value or remove the declaration.
@W: CL113 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|Feedback mux created for signal ram_Data_i[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|Feedback mux created for signal ram_Addr[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|Feedback mux created for signal oLED2. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|Feedback mux created for signal oIOMux. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL251 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|All reachable assignments to oIOMux assign 1, register removed by optimization
@W: CL250 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|All reachable assignments to oLED2 assign 0, register removed by optimization
@W: CL250 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|All reachable assignments to ram_Addr[31:0] assign 0, register removed by optimization
@W: CL250 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|All reachable assignments to ram_Data_i[15:0] assign 0, register removed by optimization
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|Optimizing register bit Op_Code[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":142:0:142:5|Pruning register bit 2 of Op_Code[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Top.v":63:0:63:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":226:0:226:5|Optimizing register bit CNT_Falling[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":226:0:226:5|Optimizing register bit CNT_Falling[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":226:0:226:5|Optimizing register bit CNT_Falling[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":226:0:226:5|Optimizing register bit CNT_Falling[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":226:0:226:5|Optimizing register bit CNT_Falling[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":226:0:226:5|Optimizing register bit CNT_Falling[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v":226:0:226:5|Pruning register bits 7 to 2 of CNT_Falling[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Optimizing register bit CNT1[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v":132:0:132:5|Pruning register bits 15 to 4 of CNT1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Pruning register bits 7 to 3 of CNT2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Optimizing register bit CNT2[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v":49:0:49:5|Pruning register bits 7 to 3 of CNT2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

