--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SoftwareTools\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml PipeIntMul.twx PipeIntMul.ncd -o
PipeIntMul.twr PipeIntMul.pcf -ucf PipeIntMul.ucf

Design file:              PipeIntMul.ncd
Physical constraint file: PipeIntMul.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19002 paths analyzed, 3678 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.321ns.
--------------------------------------------------------------------------------

Paths for end point datapath/A1_C0_REG/q_REG_5 (SLICE_X1Y17.B4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.218ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.646 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1 to datapath/A1_C0_REG/q_REG_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AQ        Tcko                  0.430   datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_3
                                                       datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X4Y9.D4        net (fanout=1)        0.968   datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X4Y9.D         Tilo                  0.254   N2
                                                       control/stall_MF_SW0
    SLICE_X20Y22.C5      net (fanout=11)       2.294   N2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.B4       net (fanout=19)       2.644   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_5_rstpot
                                                       datapath/A1_C0_REG/q_REG_5
    -------------------------------------------------  ---------------------------
    Total                                      7.218ns (1.312ns logic, 5.906ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.646 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1 to datapath/A1_C0_REG/q_REG_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.AQ        Tcko                  0.430   datapath/C0_MUL/IMULCT/current_state_FSM_FFd2
                                                       datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1
    SLICE_X4Y9.D3        net (fanout=2)        0.772   datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1
    SLICE_X4Y9.D         Tilo                  0.254   N2
                                                       control/stall_MF_SW0
    SLICE_X20Y22.C5      net (fanout=11)       2.294   N2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.B4       net (fanout=19)       2.644   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_5_rstpot
                                                       datapath/A1_C0_REG/q_REG_5
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (1.312ns logic, 5.710ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.646 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1 to datapath/A1_C0_REG/q_REG_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_2
                                                       datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X13Y16.D3      net (fanout=3)        1.366   datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X13Y16.D       Tilo                  0.259   control/val_C0
                                                       control/ostall_C21
    SLICE_X20Y22.C3      net (fanout=13)       1.764   control/ostall_C2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.B4       net (fanout=19)       2.644   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_5_rstpot
                                                       datapath/A1_C0_REG/q_REG_5
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (1.317ns logic, 5.774ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/A1_C0_REG/q_REG_4 (SLICE_X1Y17.A4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.646 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1 to datapath/A1_C0_REG/q_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AQ        Tcko                  0.430   datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_3
                                                       datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X4Y9.D4        net (fanout=1)        0.968   datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X4Y9.D         Tilo                  0.254   N2
                                                       control/stall_MF_SW0
    SLICE_X20Y22.C5      net (fanout=11)       2.294   N2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.A4       net (fanout=19)       2.590   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_4_rstpot
                                                       datapath/A1_C0_REG/q_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.164ns (1.312ns logic, 5.852ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.646 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1 to datapath/A1_C0_REG/q_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.AQ        Tcko                  0.430   datapath/C0_MUL/IMULCT/current_state_FSM_FFd2
                                                       datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1
    SLICE_X4Y9.D3        net (fanout=2)        0.772   datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1
    SLICE_X4Y9.D         Tilo                  0.254   N2
                                                       control/stall_MF_SW0
    SLICE_X20Y22.C5      net (fanout=11)       2.294   N2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.A4       net (fanout=19)       2.590   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_4_rstpot
                                                       datapath/A1_C0_REG/q_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (1.312ns logic, 5.656ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.037ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.646 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1 to datapath/A1_C0_REG/q_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_2
                                                       datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X13Y16.D3      net (fanout=3)        1.366   datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X13Y16.D       Tilo                  0.259   control/val_C0
                                                       control/ostall_C21
    SLICE_X20Y22.C3      net (fanout=13)       1.764   control/ostall_C2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.A4       net (fanout=19)       2.590   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_4_rstpot
                                                       datapath/A1_C0_REG/q_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.037ns (1.317ns logic, 5.720ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point datapath/A1_C0_REG/q_REG_7 (SLICE_X1Y17.D5), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.100ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.646 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1 to datapath/A1_C0_REG/q_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AQ        Tcko                  0.430   datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_3
                                                       datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X4Y9.D4        net (fanout=1)        0.968   datapath/C0_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X4Y9.D         Tilo                  0.254   N2
                                                       control/stall_MF_SW0
    SLICE_X20Y22.C5      net (fanout=11)       2.294   N2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.D5       net (fanout=19)       2.526   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_7_rstpot
                                                       datapath/A1_C0_REG/q_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      7.100ns (1.312ns logic, 5.788ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.646 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1 to datapath/A1_C0_REG/q_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.AQ        Tcko                  0.430   datapath/C0_MUL/IMULCT/current_state_FSM_FFd2
                                                       datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1
    SLICE_X4Y9.D3        net (fanout=2)        0.772   datapath/C0_MUL/IMULCT/current_state_FSM_FFd2_1
    SLICE_X4Y9.D         Tilo                  0.254   N2
                                                       control/stall_MF_SW0
    SLICE_X20Y22.C5      net (fanout=11)       2.294   N2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.D5       net (fanout=19)       2.526   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_7_rstpot
                                                       datapath/A1_C0_REG/q_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (1.312ns logic, 5.592ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1 (FF)
  Destination:          datapath/A1_C0_REG/q_REG_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.973ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.646 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1 to datapath/A1_C0_REG/q_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_2
                                                       datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X13Y16.D3      net (fanout=3)        1.366   datapath/C2_MUL/IMULCT/current_state_FSM_FFd1_1
    SLICE_X13Y16.D       Tilo                  0.259   control/val_C0
                                                       control/ostall_C21
    SLICE_X20Y22.C3      net (fanout=13)       1.764   control/ostall_C2
    SLICE_X20Y22.C       Tilo                  0.255   datapath/B_MF_REG/q_REG<6>
                                                       control/stall_MF_inv1_3
    SLICE_X1Y17.D5       net (fanout=19)       2.526   control/stall_MF_inv12
    SLICE_X1Y17.CLK      Tas                   0.373   datapath/A1_C0_REG/q_REG<7>
                                                       datapath/A1_C0_REG/q_REG_7_rstpot
                                                       datapath/A1_C0_REG/q_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      6.973ns (1.317ns logic, 5.656ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point datapath/A1_MF_REG/q_REG_3 (SLICE_X2Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/A1_MF_REG/q_REG_3 (FF)
  Destination:          datapath/A1_MF_REG/q_REG_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/A1_MF_REG/q_REG_3 to datapath/A1_MF_REG/q_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y15.DQ       Tcko                  0.200   datapath/A1_MF_REG/q_REG<3>
                                                       datapath/A1_MF_REG/q_REG_3
    SLICE_X2Y15.D6       net (fanout=2)        0.023   datapath/A1_MF_REG/q_REG<3>
    SLICE_X2Y15.CLK      Tah         (-Th)    -0.190   datapath/A1_MF_REG/q_REG<3>
                                                       datapath/A1_MF_REG/q_REG_3_rstpot
                                                       datapath/A1_MF_REG/q_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/B_MF_REG/q_REG_7 (SLICE_X22Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/B_MF_REG/q_REG_7 (FF)
  Destination:          datapath/B_MF_REG/q_REG_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/B_MF_REG/q_REG_7 to datapath/B_MF_REG/q_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.AQ      Tcko                  0.200   datapath/B_MF_REG/q_REG<10>
                                                       datapath/B_MF_REG/q_REG_7
    SLICE_X22Y18.A6      net (fanout=3)        0.023   datapath/B_MF_REG/q_REG<7>
    SLICE_X22Y18.CLK     Tah         (-Th)    -0.190   datapath/B_MF_REG/q_REG<10>
                                                       datapath/B_MF_REG/q_REG_7_rstpot
                                                       datapath/B_MF_REG/q_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/A3_C1_REG/q_REG_0 (SLICE_X2Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/A3_C1_REG/q_REG_0 (FF)
  Destination:          datapath/A3_C1_REG/q_REG_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/A3_C1_REG/q_REG_0 to datapath/A3_C1_REG/q_REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y22.AQ       Tcko                  0.200   datapath/A3_C1_REG/q_REG<3>
                                                       datapath/A3_C1_REG/q_REG_0
    SLICE_X2Y22.A6       net (fanout=2)        0.024   datapath/A3_C1_REG/q_REG<0>
    SLICE_X2Y22.CLK      Tah         (-Th)    -0.190   datapath/A3_C1_REG/q_REG<3>
                                                       datapath/A3_C1_REG/q_REG_0_dpot
                                                       datapath/A3_C1_REG/q_REG_0
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: datapath/C0_MUL/IMULDP/regA<6>/CLK
  Logical resource: datapath/C0_MUL/IMULDP/regA_4/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: datapath/C0_MUL/IMULDP/regA<6>/CLK
  Logical resource: datapath/C0_MUL/IMULDP/regA_5/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.321|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19002 paths, 0 nets, and 3938 connections

Design statistics:
   Minimum period:   7.321ns{1}   (Maximum frequency: 136.593MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 01 23:58:43 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4592 MB



