From 27e0526f1222386f52a2774dfeafff5b70736c62 Mon Sep 17 00:00:00 2001
From: Sergey Suloev <ssuloev@orpaltech.com>
Date: Tue, 27 Oct 2020 13:29:39 +0300
Subject: [PATCH] sun8i-a33: Add DT-overlays

---
 arch/arm/boot/dts/Makefile                    |   2 +
 arch/arm/boot/dts/overlays/Makefile           |  25 ++
 .../dts/overlays/README.sun8i-a33-overlays    |   1 +
 .../boot/dts/overlays/sun8i-a33-aapi-ctp.dts  |  55 ++++
 .../dts/overlays/sun8i-a33-aapi-fgauge.dts    |  22 ++
 .../boot/dts/overlays/sun8i-a33-aapi-gen.dts  |  47 ++++
 .../boot/dts/overlays/sun8i-a33-aapi-lcd.dts  |  81 ++++++
 .../dts/overlays/sun8i-a33-aapi-panel.dts     |  86 ++++++
 .../dts/overlays/sun8i-a33-aapi-power.dts     |  42 +++
 .../dts/overlays/sun8i-a33-aapi-sound.dts     |  47 ++++
 .../boot/dts/overlays/sun8i-a33-aapi-vna.dts  |  39 +++
 arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts | 253 ++++++++++++++++++
 .../boot/dts/overlays/sun8i-a33-fixup.scr-cmd |   7 +
 13 files changed, 707 insertions(+)
 create mode 100644 arch/arm/boot/dts/overlays/Makefile
 create mode 100644 arch/arm/boot/dts/overlays/README.sun8i-a33-overlays
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-ctp.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-fgauge.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-gen.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-lcd.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-panel.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-power.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-sound.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi-vna.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts
 create mode 100644 arch/arm/boot/dts/overlays/sun8i-a33-fixup.scr-cmd

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index ce66ffd..80eeaec 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -1408,3 +1408,5 @@ dtb-$(CONFIG_ARCH_ASPEED) += \
 	aspeed-bmc-opp-zaius.dtb \
 	aspeed-bmc-portwell-neptune.dtb \
 	aspeed-bmc-quanta-q71l.dtb
+
+subdir-y := overlays
diff --git a/arch/arm/boot/dts/overlays/Makefile b/arch/arm/boot/dts/overlays/Makefile
new file mode 100644
index 0000000..27de34d
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/Makefile
@@ -0,0 +1,25 @@
+# SPDX-License-Identifier: GPL-2.0
+ifeq ($(CONFIG_OF_OVERLAY),y)
+
+dtbo-$(CONFIG_ARCH_SUNXI) += \
+	sun8i-a33-aapi-gen.dtbo \
+	sun8i-a33-aapi-ctp.dtbo \
+	sun8i-a33-aapi-fgauge.dtbo \
+	sun8i-a33-aapi-lcd.dtbo \
+	sun8i-a33-aapi-panel.dtbo \
+	sun8i-a33-aapi-power.dtbo \
+	sun8i-a33-aapi-sound.dtbo \
+	sun8i-a33-aapi-vna.dtbo \
+	sun8i-a33-aapi.dtbo
+
+scr-$(CONFIG_ARCH_SUNXI) += \
+	sun8i-a33-fixup.scr
+
+dtbotxt-$(CONFIG_ARCH_SUNXI) += \
+	README.sun8i-a33-overlays
+
+targets	+= $(dtbo-y) $(scr-y) $(dtbotxt-y)
+
+endif
+
+extra-y	:= $(dtbo-y) $(scr-y) $(dtbotxt-y)
diff --git a/arch/arm/boot/dts/overlays/README.sun8i-a33-overlays b/arch/arm/boot/dts/overlays/README.sun8i-a33-overlays
new file mode 100644
index 0000000..831cb45
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/README.sun8i-a33-overlays
@@ -0,0 +1 @@
+# overlays for sun8i-a33 (Allwinner A33/R16)
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-ctp.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-ctp.dts
new file mode 100644
index 0000000..7a35017
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-ctp.dts
@@ -0,0 +1,55 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&i2c0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <200000>;
+			status = "okay";
+
+			aapi_ctp: ts-gsl3670@40 {
+				compatible = "microtech-lcd,mtp050gg-14a","silead,gsl3670";
+				reg = <0x40>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>;	/*PB5*/
+
+				avdd-supply = <&reg_vdd_panel>;
+				/*no separate vddio-supply, use dummy */
+				reset-gpios = <&pio 1 6 GPIO_ACTIVE_LOW>;	/*PB6*/
+
+				firmware-name = "gsl3670-mtp050gg-14a.fw";
+				silead,max-fingers = <5>;
+			};
+
+/*
+			aapi_ctp: edt-ft5x06@38 {
+				compatible = "edt,edt-ft5306","edt,edt-ft5x06";
+				reg = <0x38>;
+
+				vcc-supply = <&reg_vdd_panel>;
+				reset-gpios = <&pio 1 6 GPIO_ACTIVE_LOW>;*/	/*PB6*/
+
+/*				interrupt-parent = <&pio>;
+				interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>;*/	/*PB5*/
+/*
+				touchscreen-size-x = <480>;
+				touchscreen-size-y = <854>;*/
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				/*touchscreen-swapped-x-y;*/
+/*
+			};*/
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-fgauge.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-fgauge.dts
new file mode 100644
index 0000000..9961fa9
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-fgauge.dts
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&i2c1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_fgauge: mcp3422@68 {
+				compatible = "microchip,mcp3422";
+				reg = <0x68>;
+				#io-channel-cells = <1>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-gen.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-gen.dts
new file mode 100644
index 0000000..6641bf3
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-gen.dts
@@ -0,0 +1,47 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+
+			/* 27MHz reference crystal */
+			aapi_xtal: aapi-xtal@27 {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <27000000>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c1>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_clk: aapi-clk@60 {
+				compatible = "orpaltech,aapi-clk-si5351";
+				reg = <0x60>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				#clock-cells = <1>;
+
+				/* connect xtal input to 27MHz reference */
+				clocks = <&aapi_xtal>;
+				clock-names = "xtal";
+
+				xtal-frequency = <27000000>;
+				xtal-correction = <0 0>; /*<value,sign>*/
+
+				clock-output-names = "clk0", "clk1";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-lcd.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-lcd.dts
new file mode 100644
index 0000000..c4e4638
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-lcd.dts
@@ -0,0 +1,81 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&dsi>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			aapi_lcd: panel-hx8394a@0 {
+				compatible = "microtech-lcd,mtf0500hdi-22", "himax,hx8394a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				power-supply = <&reg_vdd_panel>;
+				reset-gpios = <&r_pio 0 5 GPIO_ACTIVE_LOW>;	/*PL5*/
+				backlight = <&aapi_bl>;
+			};
+/*
+			aapi_lcd: panel-hx8379a@0 {
+				compatible = "truly,tda-fwvga0500g50089", "himax,hx8379a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				power-supply = <&reg_vdd_panel>;
+				reset-gpios = <&r_pio 0 5 GPIO_ACTIVE_LOW>;*/	/*PL5*/
+/*				backlight = <&aapi_bl>;
+			};*/
+		};
+	};
+
+	fragment@1 {
+		target = <&dphy>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&de>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&tcon0>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target-path = "/soc/";
+		__overlay__ {
+			aapi_bl: backlight {
+				compatible = "pwm-backlight";
+				pwms = <&pwm 0 1000000 0>;      /*1000 Hz*/
+				brightness-levels = <0 4 8 16 32 64 128 192 255>;
+				default-brightness-level = <6>;
+			};
+		};
+	};
+
+	fragment@5 {
+		target = <&pwm>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pwm0_pin>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-panel.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-panel.dts
new file mode 100644
index 0000000..6cf4596
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-panel.dts
@@ -0,0 +1,86 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target = <&dsi>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			aapi_lcd: panel-hx8379a@0 {
+				compatible = "truly,tda-fwvga0500g50089","himax,hx8379a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				power-supply = <&reg_vdd_panel>;
+				reset-gpios = <&r_pio 0 5 GPIO_ACTIVE_LOW>;	/*PL5*/
+				backlight = <&aapi_bl>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&dphy>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/";
+		__overlay__ {
+			aapi_bl: backlight {
+				compatible = "pwm-backlight";
+				pwms = <&pwm 0 2000000 0>; /*500 Hz*/
+				pwm-names = "backlight";
+				brightness-levels = <0 4 8 16 32 64 128 192 255>;
+				default-brightness-level = <6>;
+			};
+		};
+	};
+
+	fragment@3 {
+		target = <&pwm>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pwm0_pin>;
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&i2c0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_ctp: edt-ft5x06@38 {
+				compatible = "edt,edt-ft5306","edt,edt-ft5x06";
+				reg = <0x38>;
+
+				power-supply = <&reg_vdd_panel>;
+				reset-gpios = <&pio 1 6 GPIO_ACTIVE_LOW>;	/*PB6*/
+
+				interrupt-parent = <&pio>;
+				interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>;
+
+				touchscreen-size-x = <480>;
+				touchscreen-size-y = <854>;
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				/*touchscreen-swapped-x-y;*/
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-power.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-power.dts
new file mode 100644
index 0000000..4f0204e
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-power.dts
@@ -0,0 +1,42 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			reg_vdd_5v: aapi-vdd-5v {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-5v";
+				regulator-always-on;
+				regulator-boot-on;
+			};
+
+			reg_vdd_panel: aapi-vdd-panel {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-panel";
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
+				gpios = <&pio 1 7 GPIO_ACTIVE_HIGH>;	/* PANEL_EN: PB7 */
+				enable-active-high;
+				startup-delay-us = <5000>;
+				vin-supply = <&reg_vdd_5v>;
+			};
+
+			reg_vdd_radio: aapi-vdd-radio {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-radio";
+				regulator-min-microvolt = <5000000>;
+				regulator-max-microvolt = <5000000>;
+				gpios = <&pio 3 26 GPIO_ACTIVE_HIGH>;   /* RADIO_EN: PD26 */
+				enable-active-high;
+				startup-delay-us = <5000>;
+				vin-supply = <&reg_vdd_5v>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-sound.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-sound.dts
new file mode 100644
index 0000000..f9a9fc9
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-sound.dts
@@ -0,0 +1,47 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			aapi_sound: aapi-sound {
+				compatible = "orpaltech,aapi-wm8731-sound";
+				orpal,i2s-controller = <&i2s1>;
+				orpal,audio-codec = <&aapi_codec>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_codec: wm8731@1a {
+				compatible = "wlf,wm8731";
+				#sound-dai-cells = <0>;
+				reg = <0x1a>;
+
+				/*---------------REMOVE THIS----------------------------*/
+				/*clocks = <&aapi_clk 0>;*/
+				/*clock-names = "dummy-clk";*/
+				/*------------------------------------------------------*/
+			};
+		};
+	};
+
+	fragment@2 {
+		target = <&i2s1>;
+		__overlay__ {
+			pinctrl-0 = <&i2s1_pins_bclk &i2s1_pins_lrck &i2s1_pins_di>;
+			pinctrl-names = "default";
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi-vna.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-vna.dts
new file mode 100644
index 0000000..c393c4e
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi-vna.dts
@@ -0,0 +1,39 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			aapi_vna: aapi-vna {
+				compatible = "orpaltech,aapi-160";
+
+				clocks = <&aapi_clk 0>,
+					 <&aapi_clk 1>;
+				clock-names = "clk0", "clk1";
+
+				intermediate-freq = <10031>;
+				initial-freq = <14000000>;
+
+				shutdown-ctrl-gpios = <&pio 3 20 GPIO_ACTIVE_LOW>; /*PD20*/
+				shutdown-timeout-ms = <5000>;
+				shutdown-req-gpios = <&pio 1 3 0>;	/*PB3*/
+
+				charger-pg-gpios = <&pio 1 2 0>;	/*PB2*/
+				charger-stat1-gpios = <&pio 6 12 0>;	/*PG12*/
+				charger-stat2-gpios = <&r_pio 0 11 0>;	/*PL11*/
+
+				io-channels = <&aapi_fgauge 0>,
+					      <&aapi_fgauge 1>;
+				io-channel-names = "v_battery", "v_sensor";
+				#io-channel-cells = <1>;
+
+				radio-supply = <&reg_vdd_radio>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts b/arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts
new file mode 100644
index 0000000..91d71b1
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-aapi.dts
@@ -0,0 +1,253 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-a33";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+
+			reg_vdd_5v: aapi-vdd-5v {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-5v";
+				regulator-always-on;
+				regulator-boot-on;
+			};
+
+			reg_vdd_panel: aapi-vdd-panel {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-panel";
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
+				gpios = <&pio 1 7 GPIO_ACTIVE_HIGH>;	/* PANEL_EN: PB7 */
+				enable-active-high;
+				startup-delay-us = <5000>;
+				vin-supply = <&reg_vdd_5v>;
+			};
+
+			reg_vdd_radio: aapi-vdd-radio {
+				compatible = "regulator-fixed";
+				regulator-name = "aapi-vdd-radio";
+				regulator-min-microvolt = <5000000>;
+				regulator-max-microvolt = <5000000>;
+				gpios = <&pio 3 26 GPIO_ACTIVE_HIGH>;	/* RADIO_EN: PD26 */
+				enable-active-high;
+				startup-delay-us = <5000>;
+				vin-supply = <&reg_vdd_5v>;
+			};
+
+			/* 27MHz reference crystal */
+			aapi_xtal: aapi-xtal@27 {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <27000000>;
+			};
+
+			aapi_vna: aapi-vna {
+				compatible = "orpaltech,aapi-160";
+
+				clocks = <&aapi_clkgen 0>, <&aapi_clkgen 1>;
+				clock-names = "clk0", "clk1";
+
+				intermediate-freq = <10031>;
+				initial-freq = <14000000>;
+
+				shutdown-ctrl-gpios = <&pio 3 27 GPIO_ACTIVE_LOW>;	/*PD27*/
+				shutdown-timeout-ms = <3000>;
+				shutdown-req-gpios = <&r_pio 0 11 0>;		/*PL11*/
+
+				charger-en-gpios = <&pio 7 6 GPIO_ACTIVE_LOW>;	/*PH6*/
+				charger-pg-gpios = <&pio 1 1 0>;		/*PB1*/
+				charger-stat1-gpios = <&pio 1 3 0>;		/*PB3*/
+				charger-stat2-gpios = <&pio 1 2 0>;		/*PB2*/
+
+				radio-supply = <&reg_vdd_radio>;
+			};
+
+			aapi_sound: aapi-sound {
+				compatible = "orpaltech,aapi-wm8731-sound";
+				orpal,i2s-controller = <&i2s1>;
+				orpal,audio-codec = <&aapi_codec>;
+			};
+
+			aapi_bl: backlight {
+				compatible = "pwm-backlight";
+				pwms = <&pwm 0 1000000 0>;	/*1000 Hz*/
+
+				brightness-levels = <0 4 8 16 32 64 128 192 255>;
+				default-brightness-level = <6>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c0>;
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <200000>;	/* found experimentally on BananaPi M2m*/
+			status = "okay";
+
+			aapi_tp: ts-gsl3670@40 {
+				compatible = "microtech-lcd,mtp050gg-14a","silead,gsl3670";
+				reg = <0x40>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>;	/*PB5*/
+
+				avdd-supply = <&reg_vdd_panel>;
+				/*no separate vddio-supply, use dummy */
+				reset-gpios = <&pio 1 6 GPIO_ACTIVE_LOW>;	/*PB6*/
+
+				firmware-name = "gsl3670-mtp050gg-14a.fw";
+				silead,max-fingers = <5>;
+				status = "okay";
+			};
+/*
+			aapi_tp: edt-ft5x06@38 {
+				compatible = "edt,edt-ft5306","edt,edt-ft5x06";
+				reg = <0x38>;
+				status = "disabled";
+
+				interrupt-parent = <&pio>;
+				interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>;*/	/*PB5*/
+/*
+				vcc-supply = <&reg_vdd_panel>;
+				reset-gpios = <&pio 1 6 GPIO_ACTIVE_LOW>;*/	/*PB6*/
+/*
+				touchscreen-size-x = <720>;
+				touchscreen-size-y = <1280>;*/
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				/*touchscreen-swapped-x-y;*/
+/*			};*/
+		};
+	};
+
+	fragment@2 {
+		target = <&i2c1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			aapi_clkgen: aapi-clkgen@60 {
+				compatible = "orpaltech,aapi-clk-si5351";
+				reg = <0x60>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				#clock-cells = <1>;
+
+				/* connect xtal input to 27MHz reference */
+				clocks = <&aapi_xtal>;
+				clock-names = "xtal";
+
+				xtal-frequency = <27000000>;
+				xtal-correction = <0 0>; /*<value,sign>*/
+
+				clock-output-names = "clk0", "clk1";
+
+				power-supply = <&reg_vdd_radio>;
+			};
+
+			aapi_codec: wm8731@1a {
+				compatible = "wlf,wm8731";
+				reg = <0x1a>;
+				#sound-dai-cells = <0>;
+
+				power-supply = <&reg_vdd_radio>;
+			};
+
+			aapi_fgauge: bq34z100-g1@55 {
+				compatible = "ti,bq34z100-g1";
+				reg = <0x55>;
+
+				interrupt-parent = <&pio>;
+				interrupts = <6 12 IRQ_TYPE_EDGE_FALLING>;	/*PG12*/
+
+				/* Structure below allows setting up the gauge's flash memory in run-time */
+				/* TODO: implement on the driver side */
+				monitored-battery {
+					energy-full-design-microwatt-hours = <0>;
+					charge-full-design-microamp-hours = <0>;
+					voltage-min-design-microvolt = <0>;
+				};
+			};
+		};
+	};
+
+	fragment@3 {
+		target = <&i2s1>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2s1_pins_bclk &i2s1_pins_lrck &i2s1_pins_di>;
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&dsi>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			aapi_lcd: panel-hx8394a@0 {
+				compatible = "microtech-lcd,mtf0500hdi-22","himax,hx8394a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				backlight = <&aapi_bl>;
+				power-supply = <&reg_vdd_panel>;
+				reset-gpios = <&r_pio 0 5 GPIO_ACTIVE_LOW>;	/*PL5*/
+			};
+
+/*			aapi_lcd: panel-hx8379a@0 {
+				compatible = "truly,tda-fwvga0500g50089", "himax,hx8379a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				power-supply = <&reg_vdd_panel>;
+				reset-gpios = <&r_pio 0 5 GPIO_ACTIVE_LOW>;*/   /*PL5*/
+/*				backlight = <&aapi_bl>;
+			};*/
+		};
+	};
+
+	fragment@5 {
+		target = <&dphy>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&de>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@7 {
+		target = <&tcon0>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&pwm>;
+		__overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&pwm0_pin>;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/sun8i-a33-fixup.scr-cmd b/arch/arm/boot/dts/overlays/sun8i-a33-fixup.scr-cmd
new file mode 100644
index 0000000..f016830
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/sun8i-a33-fixup.scr-cmd
@@ -0,0 +1,7 @@
+# overlays fixup script
+# implements (or rather substitutes) overlay arguments functionality
+# using u-boot scripting, environment variables and "fdt" command
+
+setenv tmp_soc_path "soc"
+
+env delete tmp_soc_path
-- 
2.25.1

