// Seed: 2575792144
module module_0 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2
);
  assign id_4 = id_4;
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_4[1] = 1;
  assign module_1.id_2 = 0;
  wire id_6;
endmodule
module module_1 (
    output tri0  id_0,
    output wand  id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  tri0  id_5
);
  id_7();
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  tri0 id_8;
  assign id_8 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = 1 < 1;
  tri1 id_10;
  wire id_11;
  wire id_12;
  id_13 :
  assert property (@(id_10) 1)
  else release id_11;
endmodule
