tarted
grid
device DDRPHY_DQSLMUX
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_DQSI_SEL[1:0] = 2'b00
    );
    port
    (
// configuration_body_def_on


    config input SC_DQSI_SEL[1:0] = 2'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DQSI_SEL[1],SC_DQSI_SEL[0]" */,

// configuration_body_def_end

        input DQSI0 = 1'b1,
        input DQSI1 = 1'b1,
        input DQSI2 = 1'b1,
        input DQSI3 = 1'b1,
        input DQSI0B = 1'b1,
        input DQSI1B = 1'b1,
        input DQSI2B = 1'b1,
        input DQSI3B = 1'b1,
        output CLK_DQSI,
        output CLK_DQSIB
    );
};
//grid device end

//grid device structure netlist started

structure netlist of DDRPHY_DQSLMUX
{
    routing
    {
        ( DQSI0 --> CLK_DQSI ) = 150;
        ( DQSI0B --> CLK_DQSIB ) = 150;
        ( DQSI1 --> CLK_DQSI ) = 150;
        ( DQSI1B --> CLK_DQSIB ) = 150;
        ( DQSI2 --> CLK_DQSI ) = 150;
        ( DQSI2B --> CLK_DQSIB ) = 150;
        ( DQSI3 --> CLK_DQSI ) = 150;
        ( DQSI3B --> CLK_DQSIB ) = 150;

    }
};
//grid device structure netlist end
//grid device configure body started

configuration cfg of DDRPHY_DQSLMUX
{

 // assign config body begin
    SC_DQSI_SEL  :=  CP_DQSI_SEL;
// assign config body end
    if ( DQSI0 --> CLK_DQSI )
    {
        SC_DQSI_SEL := 2'b00;
    }

    if ( DQSI1 --> CLK_DQSI )
    {
        SC_DQSI_SEL := 2'b01;
    }

    if ( DQSI2 --> CLK_DQSI )
    {
        SC_DQSI_SEL := 2'b10;
    }

    if ( DQSI3 --> CLK_DQSI )
    {
        SC_DQSI_SEL := 2'b11;
    }

    if ( DQSI0B --> CLK_DQSIB )
    {
        SC_DQSI_SEL := 2'b00;
    }

    if ( DQSI1B --> CLK_DQSIB )
    {
        SC_DQSI_SEL := 2'b01;
    }

    if ( DQSI2B --> CLK_DQSIB )
    {
        SC_DQSI_SEL := 2'b10;
    }

    if ( DQSI3B --> CLK_DQSIB )
    {
        SC_DQSI_SEL := 2'b11;
    }

};

//grid device configure body end

