============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Apr 13 2025  05:02:53 pm
  Module:                 novel_mod_operator
  Operating conditions:   TT_1P00V_85C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-233 ps) Setup Check with Pin dividend_reg[28]/CLK->D
          Group: clk
     Startpoint: (R) divisor_reg[10]/CLK
          Clock: (R) clk
       Endpoint: (R) dividend_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+       2            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       2            0     
                                              
             Setup:-      19                  
     Required Time:=     -17                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=    -233                  

#---------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  divisor_reg[10]/CLK -       -      R     (arrival)                105    -     0     0       0    (-,-) 
  divisor_reg[10]/Q   -       CLK->Q R     DFFRPQ_X1_9T_SG40RVT       5  5.1    18    54      54    (-,-) 
  g20484__5115/Z      -       A->Z   F     ND2_X1_9T_SG40RVT          2  2.1    13    16      70    (-,-) 
  g20373__5477/Z      -       EN->Z  R     CKND2_X1_9T_SG40RVT        2  2.2    14    14      84    (-,-) 
  g20193__7098/Z      -       A2->Z  F     OAI21_X1_9T_SG40RVT        2  2.4    17    18     101    (-,-) 
  g20172__1705/Z      -       B->Z   R     ND2_X1_9T_SG40RVT          1  1.8    11    11     112    (-,-) 
  g20151__1881/Z      -       B->Z   F     ND2_X1P5_9T_SG40RVT        1  4.2    12    13     125    (-,-) 
  g20128__5115/Z      -       A->Z   R     NR2_X4_9T_SG40RVT          4  8.7    12    13     138    (-,-) 
  g20113__2802/Z      -       B->Z   F     NR2_X2_9T_SG40RVT          4  4.4    10    10     148    (-,-) 
  g20108/Z            -       CLK->Z R     CKIN_X2_9T_SG40RVT         1  3.3     7     8     156    (-,-) 
  g20089__1617/Z      -       CLK->Z F     CKND2_X4_9T_SG40RVT        4  4.1     7     8     165    (-,-) 
  g20018__1705/Z      -       A2->Z  R     AOI21_X0P7_9T_SG40RVT      2  1.9    16    14     178    (-,-) 
  g19995/Z            -       A->Z   F     IN_X0P7_9T_SG40RVT         1  0.7     7     6     184    (-,-) 
  g19952__1881/Z      -       D1->Z  R     MX2I_X1_9T_SG40RVT         1  0.9    14    12     196    (-,-) 
  g19824__5107/Z      -       A1->Z  F     AOI21_X0P5_9T_SG40RVT      1  1.3    13    14     210    (-,-) 
  g19820/Z            -       CLK->Z R     CKIN_X1_9T_SG40RVT         1  0.8     6     6     216    (-,-) 
  dividend_reg[28]/D  <<<     -      R     DFFRPQ_X1_9T_SG40RVT       1    -     -     0     216    (-,-) 
#---------------------------------------------------------------------------------------------------------

