<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>bram_switch</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>37</FF>
            <LUT>42</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>bram_switch</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>bram_switch</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>bram_switch</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>bram_switch</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bram_switch</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>bram_switch</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>x_Addr_A</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_EN_A</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_WEN_A</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_Din_A</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_Dout_A</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_Clk_A</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_Addr_B</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_EN_B</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_WEN_B</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_Din_B</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_Dout_B</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_Clk_B</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_Addr_A</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_EN_A</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_WEN_A</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_Din_A</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_Dout_A</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_Clk_A</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_Addr_B</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_EN_B</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_WEN_B</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_Din_B</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_Dout_B</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debugport_Clk_B</name>
            <Object>debugport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_Addr_A</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_EN_A</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_WEN_A</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_Din_A</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_Dout_A</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_Clk_A</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_Addr_B</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_EN_B</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_WEN_B</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_Din_B</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_Dout_B</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gradport_Clk_B</name>
            <Object>gradport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_Addr_A</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_EN_A</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_WEN_A</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_Din_A</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_Dout_A</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_Clk_A</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_Addr_B</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_EN_B</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_WEN_B</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_Din_B</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_Dout_B</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummyport_Clk_B</name>
            <Object>dummyport</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>bram_switch</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bram_switch</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>s_axi_control_AWVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_AWREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_AWADDR</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>5</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WDATA</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WSTRB</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARADDR</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>5</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RDATA</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RRESP</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BRESP</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>bool</CType>
                    <HasCtrl>0</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>bram_switch</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>bram_switch</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>bram_switch</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>bram_switch</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>bram_switch</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>bram_switch</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>x_Addr_A</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_EN_A</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_WEN_A</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_Din_A</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_Dout_A</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_Clk_A</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_Addr_B</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_EN_B</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_WEN_B</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_Din_B</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_Dout_B</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>x_Clk_B</name>
                    <Object>x</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_Addr_A</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_EN_A</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_WEN_A</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_Din_A</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_Dout_A</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_Clk_A</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_Addr_B</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_EN_B</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_WEN_B</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_Din_B</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_Dout_B</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>debugport_Clk_B</name>
                    <Object>debugport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_Addr_A</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_EN_A</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_WEN_A</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_Din_A</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_Dout_A</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_Clk_A</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_Addr_B</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_EN_B</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_WEN_B</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_Din_B</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_Dout_B</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gradport_Clk_B</name>
                    <Object>gradport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_Addr_A</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_EN_A</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_WEN_A</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_Din_A</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_Dout_A</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_Clk_A</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_Addr_B</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_EN_B</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_WEN_B</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_Din_B</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_Dout_B</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>16</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>dummyport_Clk_B</name>
                    <Object>dummyport</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>bram</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="x" index="0" direction="unused" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="x_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="x_PORTB" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="debugport" index="1" direction="unused" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="debugport_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="debugport_PORTB" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gradport" index="2" direction="unused" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="gradport_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="gradport_PORTB" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummyport" index="3" direction="unused" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="dummyport_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="dummyport_PORTB" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="debug" index="4" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="debug" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="debugport_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="debugport_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="debugport_Addr_A">ADDR</portMap>
                <portMap portMapName="debugport_EN_A">EN</portMap>
                <portMap portMapName="debugport_WEN_A">WE</portMap>
                <portMap portMapName="debugport_Din_A">DIN</portMap>
                <portMap portMapName="debugport_Dout_A">DOUT</portMap>
                <portMap portMapName="debugport_Clk_A">CLK</portMap>
            </portMaps>
            <ports>
                <port>debugport_Addr_A</port>
                <port>debugport_Clk_A</port>
                <port>debugport_Din_A</port>
                <port>debugport_Dout_A</port>
                <port>debugport_EN_A</port>
                <port>debugport_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207" argName="debugport"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="debugport_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="debugport_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="debugport_Addr_B">ADDR</portMap>
                <portMap portMapName="debugport_EN_B">EN</portMap>
                <portMap portMapName="debugport_WEN_B">WE</portMap>
                <portMap portMapName="debugport_Din_B">DIN</portMap>
                <portMap portMapName="debugport_Dout_B">DOUT</portMap>
                <portMap portMapName="debugport_Clk_B">CLK</portMap>
            </portMaps>
            <ports>
                <port>debugport_Addr_B</port>
                <port>debugport_Clk_B</port>
                <port>debugport_Din_B</port>
                <port>debugport_Dout_B</port>
                <port>debugport_EN_B</port>
                <port>debugport_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207" argName="debugport"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummyport_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="dummyport_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="dummyport_Addr_A">ADDR</portMap>
                <portMap portMapName="dummyport_EN_A">EN</portMap>
                <portMap portMapName="dummyport_WEN_A">WE</portMap>
                <portMap portMapName="dummyport_Din_A">DIN</portMap>
                <portMap portMapName="dummyport_Dout_A">DOUT</portMap>
                <portMap portMapName="dummyport_Clk_A">CLK</portMap>
            </portMaps>
            <ports>
                <port>dummyport_Addr_A</port>
                <port>dummyport_Clk_A</port>
                <port>dummyport_Din_A</port>
                <port>dummyport_Dout_A</port>
                <port>dummyport_EN_A</port>
                <port>dummyport_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207" argName="dummyport"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummyport_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="dummyport_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="dummyport_Addr_B">ADDR</portMap>
                <portMap portMapName="dummyport_EN_B">EN</portMap>
                <portMap portMapName="dummyport_WEN_B">WE</portMap>
                <portMap portMapName="dummyport_Din_B">DIN</portMap>
                <portMap portMapName="dummyport_Dout_B">DOUT</portMap>
                <portMap portMapName="dummyport_Clk_B">CLK</portMap>
            </portMaps>
            <ports>
                <port>dummyport_Addr_B</port>
                <port>dummyport_Clk_B</port>
                <port>dummyport_Din_B</port>
                <port>dummyport_Dout_B</port>
                <port>dummyport_EN_B</port>
                <port>dummyport_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207" argName="dummyport"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gradport_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="gradport_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="gradport_Addr_A">ADDR</portMap>
                <portMap portMapName="gradport_EN_A">EN</portMap>
                <portMap portMapName="gradport_WEN_A">WE</portMap>
                <portMap portMapName="gradport_Din_A">DIN</portMap>
                <portMap portMapName="gradport_Dout_A">DOUT</portMap>
                <portMap portMapName="gradport_Clk_A">CLK</portMap>
            </portMaps>
            <ports>
                <port>gradport_Addr_A</port>
                <port>gradport_Clk_A</port>
                <port>gradport_Din_A</port>
                <port>gradport_Dout_A</port>
                <port>gradport_EN_A</port>
                <port>gradport_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207" argName="gradport"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gradport_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="gradport_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="gradport_Addr_B">ADDR</portMap>
                <portMap portMapName="gradport_EN_B">EN</portMap>
                <portMap portMapName="gradport_WEN_B">WE</portMap>
                <portMap portMapName="gradport_Din_B">DIN</portMap>
                <portMap portMapName="gradport_Dout_B">DOUT</portMap>
                <portMap portMapName="gradport_Clk_B">CLK</portMap>
            </portMaps>
            <ports>
                <port>gradport_Addr_B</port>
                <port>gradport_Clk_B</port>
                <port>gradport_Din_B</port>
                <port>gradport_Dout_B</port>
                <port>gradport_EN_B</port>
                <port>gradport_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207" argName="gradport"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="debug" access="W" resetValue="0x0" description="Data signal of debug" range="32">
                    <fields>
                        <field offset="0" width="1" name="debug" access="W" resetValue="0" description="Bit 0 to 0 of debug"/>
                        <field offset="1" width="31" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="debug"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="x_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="x_Addr_A">ADDR</portMap>
                <portMap portMapName="x_EN_A">EN</portMap>
                <portMap portMapName="x_WEN_A">WE</portMap>
                <portMap portMapName="x_Din_A">DIN</portMap>
                <portMap portMapName="x_Dout_A">DOUT</portMap>
                <portMap portMapName="x_Clk_A">CLK</portMap>
            </portMaps>
            <ports>
                <port>x_Addr_A</port>
                <port>x_Clk_A</port>
                <port>x_Din_A</port>
                <port>x_Dout_A</port>
                <port>x_EN_A</port>
                <port>x_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="x_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="x_Addr_B">ADDR</portMap>
                <portMap portMapName="x_EN_B">EN</portMap>
                <portMap portMapName="x_WEN_B">WE</portMap>
                <portMap portMapName="x_Din_B">DIN</portMap>
                <portMap portMapName="x_Dout_B">DOUT</portMap>
                <portMap portMapName="x_Clk_B">CLK</portMap>
            </portMaps>
            <ports>
                <port>x_Addr_B</port>
                <port>x_Clk_B</port>
                <port>x_Din_B</port>
                <port>x_Dout_B</port>
                <port>x_EN_B</port>
                <port>x_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" bram_latency="2" bram_storage="207" argName="x"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="debugport_PORTA">16, 32</column>
                    <column name="debugport_PORTB">16, 32</column>
                    <column name="dummyport_PORTA">16, 32</column>
                    <column name="dummyport_PORTB">16, 32</column>
                    <column name="gradport_PORTA">16, 32</column>
                    <column name="gradport_PORTB">16, 32</column>
                    <column name="x_PORTA">16, 32</column>
                    <column name="x_PORTB">16, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x">unused, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="debugport">unused, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gradport">unused, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dummyport">unused, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="debug">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Info</keys>
                    <column name="x">x_PORTA, interface, </column>
                    <column name="x">x_PORTB, interface, </column>
                    <column name="debugport">debugport_PORTA, interface, </column>
                    <column name="debugport">debugport_PORTB, interface, </column>
                    <column name="gradport">gradport_PORTA, interface, </column>
                    <column name="gradport">gradport_PORTB, interface, </column>
                    <column name="dummyport">dummyport_PORTA, interface, </column>
                    <column name="dummyport">dummyport_PORTB, interface, </column>
                    <column name="debug">s_axi_control debug, register, offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

