{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 18:36:55 2018 " "Info: Processing started: Tue Mar 06 18:36:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 register VGA_Timer:comp_VGA_Timer\|column\[7\] register VGA_Video_Generator:comp_VGA_Video_Generator\|B\[0\] -2.122 ns " "Info: Slack time is -2.122 ns for clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" between source register \"VGA_Timer:comp_VGA_Timer\|column\[7\]\" and destination register \"VGA_Video_Generator:comp_VGA_Video_Generator\|B\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "87.87 MHz 11.381 ns " "Info: Fmax is 87.87 MHz (period= 11.381 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.019 ns + Largest register register " "Info: + Largest register to register requirement is 9.019 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.816 ns " "Info: + Latch edge is 6.816 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 9.259 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 9.259 ns -2.443 ns  50 " "Info: Clock period of Source clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 destination 2.494 ns + Shortest register " "Info: + Shortest clock path from clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 69 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 69; COMB Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.494 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[0\] 3 REG LCFF_X31_Y21_N25 1 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.494 ns; Loc. = LCFF_X31_Y21_N25; Fanout = 1; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[0] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.14 % ) " "Info: Total cell delay = 0.602 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.892 ns ( 75.86 % ) " "Info: Total interconnect delay = 1.892 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[0] {} } { 0.000ns 0.918ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 69 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 69; COMB Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.495 ns VGA_Timer:comp_VGA_Timer\|column\[7\] 3 REG LCFF_X33_Y21_N31 7 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.495 ns; Loc. = LCFF_X33_Y21_N31; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer\|column\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "../VGA_Timer/VGA_Timer.vhd" "" { Text "D:/711M/2/VGA_Timer/VGA_Timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.13 % ) " "Info: Total cell delay = 0.602 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.893 ns ( 75.87 % ) " "Info: Total interconnect delay = 1.893 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.918ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[0] {} } { 0.000ns 0.918ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.918ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../VGA_Timer/VGA_Timer.vhd" "" { Text "D:/711M/2/VGA_Timer/VGA_Timer.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[0] {} } { 0.000ns 0.918ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.918ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.141 ns - Longest register register " "Info: - Longest register to register delay is 11.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Timer:comp_VGA_Timer\|column\[7\] 1 REG LCFF_X33_Y21_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y21_N31; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer\|column\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "../VGA_Timer/VGA_Timer.vhd" "" { Text "D:/711M/2/VGA_Timer/VGA_Timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.495 ns) 0.874 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~1 2 COMB LCCOMB_X33_Y21_N0 2 " "Info: 2: + IC(0.379 ns) + CELL(0.495 ns) = 0.874 ns; Loc. = LCCOMB_X33_Y21_N0; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[4\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.954 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~3 3 COMB LCCOMB_X33_Y21_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.954 ns; Loc. = LCCOMB_X33_Y21_N2; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.034 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[6\]~5 4 COMB LCCOMB_X33_Y21_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.034 ns; Loc. = LCCOMB_X33_Y21_N4; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.114 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[7\]~7 5 COMB LCCOMB_X33_Y21_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.114 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.572 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[8\]~8 6 COMB LCCOMB_X33_Y21_N8 20 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 1.572 ns; Loc. = LCCOMB_X33_Y21_N8; Fanout = 20; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_7_result_int\[8\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.322 ns) 2.518 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~68 7 COMB LCCOMB_X32_Y21_N20 2 " "Info: 7: + IC(0.624 ns) + CELL(0.322 ns) = 2.518 ns; Loc. = LCCOMB_X32_Y21_N20; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[66\]~68'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~68 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.517 ns) 3.587 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~1 8 COMB LCCOMB_X33_Y21_N12 2 " "Info: 8: + IC(0.552 ns) + CELL(0.517 ns) = 3.587 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[4\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~68 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.761 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~3 9 COMB LCCOMB_X33_Y21_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 3.761 ns; Loc. = LCCOMB_X33_Y21_N14; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.841 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[6\]~5 10 COMB LCCOMB_X33_Y21_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.841 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.921 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[7\]~7 11 COMB LCCOMB_X33_Y21_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.921 ns; Loc. = LCCOMB_X33_Y21_N18; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.001 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[8\]~9 12 COMB LCCOMB_X33_Y21_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.001 ns; Loc. = LCCOMB_X33_Y21_N20; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[8\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.459 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[9\]~10 13 COMB LCCOMB_X33_Y21_N22 16 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 4.459 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_8_result_int\[9\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.177 ns) 5.258 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[75\]~50 14 COMB LCCOMB_X32_Y21_N26 2 " "Info: 14: + IC(0.622 ns) + CELL(0.177 ns) = 5.258 ns; Loc. = LCCOMB_X32_Y21_N26; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[75\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[75]~50 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.517 ns) 6.331 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~1 15 COMB LCCOMB_X31_Y21_N12 2 " "Info: 15: + IC(0.556 ns) + CELL(0.517 ns) = 6.331 ns; Loc. = LCCOMB_X31_Y21_N12; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[4\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[75]~50 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.505 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~3 16 COMB LCCOMB_X31_Y21_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.174 ns) = 6.505 ns; Loc. = LCCOMB_X31_Y21_N14; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.585 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[6\]~5 17 COMB LCCOMB_X31_Y21_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.585 ns; Loc. = LCCOMB_X31_Y21_N16; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.665 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[7\]~7 18 COMB LCCOMB_X31_Y21_N18 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 6.665 ns; Loc. = LCCOMB_X31_Y21_N18; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.745 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[8\]~9 19 COMB LCCOMB_X31_Y21_N20 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 6.745 ns; Loc. = LCCOMB_X31_Y21_N20; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[8\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.203 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[9\]~10 20 COMB LCCOMB_X31_Y21_N22 11 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 7.203 ns; Loc. = LCCOMB_X31_Y21_N22; Fanout = 11; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_9_result_int\[9\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.178 ns) 7.987 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[84\]~265 21 COMB LCCOMB_X30_Y21_N28 1 " "Info: 21: + IC(0.606 ns) + CELL(0.178 ns) = 7.987 ns; Loc. = LCCOMB_X30_Y21_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|StageOut\[84\]~265'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[84]~265 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.495 ns) 9.005 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~1 22 COMB LCCOMB_X31_Y21_N0 1 " "Info: 22: + IC(0.523 ns) + CELL(0.495 ns) = 9.005 ns; Loc. = LCCOMB_X31_Y21_N0; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[4\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[84]~265 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.085 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~3 23 COMB LCCOMB_X31_Y21_N2 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.085 ns; Loc. = LCCOMB_X31_Y21_N2; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.165 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[6\]~5 24 COMB LCCOMB_X31_Y21_N4 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 9.165 ns; Loc. = LCCOMB_X31_Y21_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.245 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[7\]~7 25 COMB LCCOMB_X31_Y21_N6 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.245 ns; Loc. = LCCOMB_X31_Y21_N6; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.325 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[8\]~9 26 COMB LCCOMB_X31_Y21_N8 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.325 ns; Loc. = LCCOMB_X31_Y21_N8; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[8\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~9 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.783 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[9\]~10 27 COMB LCCOMB_X31_Y21_N10 1 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 9.783 ns; Loc. = LCCOMB_X31_Y21_N10; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_fem:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_k2f:divider\|add_sub_10_result_int\[9\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~10 } "NODE_NAME" } } { "db/alt_u_div_k2f.tdf" "" { Text "D:/711M/2/VGA/db/alt_u_div_k2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 10.246 ns VGA_Video_Generator:comp_VGA_Video_Generator\|WideOr4~0 28 COMB LCCOMB_X31_Y21_N30 2 " "Info: 28: + IC(0.285 ns) + CELL(0.178 ns) = 10.246 ns; Loc. = LCCOMB_X31_Y21_N30; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|WideOr4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|WideOr4~0 } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.413 ns) 11.141 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[0\] 29 REG LCFF_X31_Y21_N25 1 " "Info: 29: + IC(0.482 ns) + CELL(0.413 ns) = 11.141 ns; Loc. = LCFF_X31_Y21_N25; Fanout = 1; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|WideOr4~0 VGA_Video_Generator:comp_VGA_Video_Generator|B[0] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.512 ns ( 58.45 % ) " "Info: Total cell delay = 6.512 ns ( 58.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.629 ns ( 41.55 % ) " "Info: Total interconnect delay = 4.629 ns ( 41.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.141 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~68 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[75]~50 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[84]~265 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|WideOr4~0 VGA_Video_Generator:comp_VGA_Video_Generator|B[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.141 ns" { VGA_Timer:comp_VGA_Timer|column[7] {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~68 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~10 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[75]~50 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~10 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[84]~265 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~10 {} VGA_Video_Generator:comp_VGA_Video_Generator|WideOr4~0 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[0] {} } { 0.000ns 0.379ns 0.000ns 0.000ns 0.000ns 0.000ns 0.624ns 0.552ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.622ns 0.556ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.606ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.285ns 0.482ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[0] {} } { 0.000ns 0.918ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.918ns 0.975ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.141 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~68 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[75]~50 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[84]~265 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~9 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~10 VGA_Video_Generator:comp_VGA_Video_Generator|WideOr4~0 VGA_Video_Generator:comp_VGA_Video_Generator|B[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.141 ns" { VGA_Timer:comp_VGA_Timer|column[7] {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_7_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[66]~68 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[8]~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_8_result_int[9]~10 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[75]~50 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[8]~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_9_result_int[9]~10 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|StageOut[84]~265 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[8]~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider|add_sub_10_result_int[9]~10 {} VGA_Video_Generator:comp_VGA_Video_Generator|WideOr4~0 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[0] {} } { 0.000ns 0.379ns 0.000ns 0.000ns 0.000ns 0.000ns 0.624ns 0.552ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.622ns 0.556ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.606ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.285ns 0.482ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.413ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0' 10 " "Warning: Can't achieve timing requirement Clock Setup: 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0' along 10 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 register VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\] register VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" between source register \"VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\]\" and destination register \"VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\] 1 REG LCFF_X30_Y21_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y21_N17; Fanout = 4; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_Video_Generator:comp_VGA_Video_Generator\|Selector3~0 2 COMB LCCOMB_X30_Y21_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X30_Y21_N16; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|Selector3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|G[3] VGA_Video_Generator:comp_VGA_Video_Generator|Selector3~0 } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\] 3 REG LCFF_X30_Y21_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X30_Y21_N17; Fanout = 4; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|Selector3~0 VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|G[3] VGA_Video_Generator:comp_VGA_Video_Generator|Selector3~0 VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} VGA_Video_Generator:comp_VGA_Video_Generator|Selector3~0 {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.443 ns " "Info: + Latch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 9.259 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 9.259 ns -2.443 ns  50 " "Info: Clock period of Source clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 destination 2.493 ns + Longest register " "Info: + Longest clock path from clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 69 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 69; COMB Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 2.493 ns VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\] 3 REG LCFF_X30_Y21_N17 4 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.493 ns; Loc. = LCFF_X30_Y21_N17; Fanout = 4; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.15 % ) " "Info: Total cell delay = 0.602 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 75.85 % ) " "Info: Total interconnect delay = 1.891 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 source 2.493 ns - Shortest register " "Info: - Shortest clock path from clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 69 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 69; COMB Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 2.493 ns VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\] 3 REG LCFF_X30_Y21_N17 4 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.493 ns; Loc. = LCFF_X30_Y21_N17; Fanout = 4; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|G\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.15 % ) " "Info: Total cell delay = 0.602 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 75.85 % ) " "Info: Total interconnect delay = 1.891 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|G[3] VGA_Video_Generator:comp_VGA_Video_Generator|Selector3~0 VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} VGA_Video_Generator:comp_VGA_Video_Generator|Selector3~0 {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|G[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock R\[2\] VGA_Video_Generator:comp_VGA_Video_Generator\|R\[3\] 5.921 ns register " "Info: tco from clock \"clock\" to destination pin \"R\[2\]\" through register \"VGA_Video_Generator:comp_VGA_Video_Generator\|R\[3\]\" is 5.921 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 -2.443 ns + " "Info: + Offset between input clock \"clock\" and output clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" is -2.443 ns" {  } { { "VGA.vhd" "" { Text "D:/711M/2/VGA/VGA.vhd" 10 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 source 2.493 ns + Longest register " "Info: + Longest clock path from clock \"pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 69 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 69; COMB Node = 'pll108MHz:comp_pll108MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 2.493 ns VGA_Video_Generator:comp_VGA_Video_Generator\|R\[3\] 3 REG LCFF_X30_Y21_N3 4 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.493 ns; Loc. = LCFF_X30_Y21_N3; Fanout = 4; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|R\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|R[3] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.15 % ) " "Info: Total cell delay = 0.602 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 75.85 % ) " "Info: Total interconnect delay = 1.891 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|R[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|R[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.594 ns + Longest register pin " "Info: + Longest register to pin delay is 5.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Video_Generator:comp_VGA_Video_Generator\|R\[3\] 1 REG LCFF_X30_Y21_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y21_N3; Fanout = 4; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|R\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Video_Generator:comp_VGA_Video_Generator|R[3] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "D:/711M/2/VGA_Video_Generator/VGA_Video_Generator.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.588 ns) + CELL(3.006 ns) 5.594 ns R\[2\] 2 PIN PIN_A7 0 " "Info: 2: + IC(2.588 ns) + CELL(3.006 ns) = 5.594 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'R\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|R[3] R[2] } "NODE_NAME" } } { "VGA.vhd" "" { Text "D:/711M/2/VGA/VGA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 53.74 % ) " "Info: Total cell delay = 3.006 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.588 ns ( 46.26 % ) " "Info: Total interconnect delay = 2.588 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|R[3] R[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|R[3] {} R[2] {} } { 0.000ns 2.588ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|R[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0 {} pll108MHz:comp_pll108MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|R[3] {} } { 0.000ns 0.918ns 0.973ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|R[3] R[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|R[3] {} R[2] {} } { 0.000ns 2.588ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 06 18:36:55 2018 " "Info: Processing ended: Tue Mar 06 18:36:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
