

================================================================
== Vivado HLS Report for 'l2_trigger'
================================================================
* Date:           Wed Apr 18 12:41:28 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        l2_trigger
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+
        |                     |     Latency    |    Iteration   |  Initiation Interval  |    Trip   |          |
        |      Loop Name      | min |    max   |     Latency    |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+
        |- Loop 1             |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 2             |   16|    262152|    2 ~ 32769   |          -|          -|          8|    no    |
        | + Loop 2.1          |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 3             |    ?|         ?| 260 ~ 88274558 |          -|          -|          ?|    no    |
        | + Loop 3.1          |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        | + Loop 3.2          |  256|  88077952|   2 ~ 688109   |          -|          -|        128|    no    |
        |  ++ Loop 3.2.1      |    0|    688107|     20 ~ 21    |          -|          -| 0 ~ 32767 |    no    |
        |   +++ Loop 3.2.1.1  |   14|        14|               2|          -|          -|          7|    no    |
        | + Loop 3.3          |    0|    163835|               5|          -|          -| 0 ~ 32767 |    no    |
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	5  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	3  / (exitcond9)
	4  / (!exitcond9)
5 --> 
	6  / (tmp)
6 --> 
	7  / (exitcond8)
	6  / (!exitcond8)
7 --> 
	8  / (!exitcond)
	17  / (exitcond)
8 --> 
	7  / (exitcond7)
	9  / (!exitcond7)
9 --> 
	10  / true
10 --> 
	11  / (!tmp_22)
	12  / (tmp_22)
11 --> 
	10  / true
12 --> 
	13  / (!tmp_25)
	14  / (tmp_25 & !tmp_34)
	15  / (tmp_25 & tmp_34)
13 --> 
	14  / true
14 --> 
	16  / true
15 --> 
	14  / true
16 --> 
	8  / true
17 --> 
	5  / (exitcond6)
	18  / (!exitcond6)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	17  / true
* FSM state operations: 

 <State 1>: 2.38ns
ST_1: stg_22 [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !102

ST_1: stg_23 [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !106

ST_1: stg_24 [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !110

ST_1: stg_25 [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %in_stream_V_user_V), !map !114

ST_1: stg_26 [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !118

ST_1: stg_27 [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_V_id_V), !map !122

ST_1: stg_28 [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream_V_dest_V), !map !126

ST_1: stg_29 [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !130

ST_1: stg_30 [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !134

ST_1: stg_31 [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !138

ST_1: stg_32 [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %out_stream_V_user_V), !map !142

ST_1: stg_33 [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !146

ST_1: stg_34 [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_V_id_V), !map !150

ST_1: stg_35 [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_dest_V), !map !154

ST_1: stg_36 [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_pixels_in_bus), !map !158

ST_1: stg_37 [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i8 %N_BG), !map !164

ST_1: stg_38 [1/1] 0.00ns
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %LOW_THRESH), !map !168

ST_1: stg_39 [1/1] 0.00ns
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %double_trig), !map !172

ST_1: stg_40 [1/1] 0.00ns
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %trig_data), !map !176

ST_1: stg_41 [1/1] 0.00ns
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %trig_pixel), !map !180

ST_1: stg_42 [1/1] 0.00ns
arrayctor.loop1.preheader:20  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @l2_trigger_str) nounwind

ST_1: LOW_THRESH_read [1/1] 1.00ns
arrayctor.loop1.preheader:21  %LOW_THRESH_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %LOW_THRESH)

ST_1: N_BG_read [1/1] 1.00ns
arrayctor.loop1.preheader:22  %N_BG_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %N_BG)

ST_1: n_pixels_in_bus_read [1/1] 1.00ns
arrayctor.loop1.preheader:23  %n_pixels_in_bus_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %n_pixels_in_bus)

ST_1: sum_overP1 [1/1] 2.38ns
arrayctor.loop1.preheader:24  %sum_overP1 = alloca [1152 x i32], align 16

ST_1: sum_overP2 [1/1] 2.38ns
arrayctor.loop1.preheader:25  %sum_overP2 = alloca [1152 x i32], align 16

ST_1: sum_pix1 [1/1] 2.38ns
arrayctor.loop1.preheader:26  %sum_pix1 = alloca [1152 x i32], align 16

ST_1: data_shift1 [1/1] 2.38ns
arrayctor.loop1.preheader:27  %data_shift1 = alloca [9216 x i17], align 4

ST_1: thresh1 [1/1] 2.38ns
arrayctor.loop1.preheader:28  %thresh1 = alloca [1152 x i32], align 16

ST_1: sum_pix2 [1/1] 2.38ns
arrayctor.loop1.preheader:29  %sum_pix2 = alloca [1152 x i32], align 16

ST_1: data_shift2 [1/1] 2.38ns
arrayctor.loop1.preheader:30  %data_shift2 = alloca [9216 x i17], align 4

ST_1: thresh2 [1/1] 2.38ns
arrayctor.loop1.preheader:31  %thresh2 = alloca [1152 x i32], align 16

ST_1: stg_54 [1/1] 0.00ns
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_55 [1/1] 0.00ns
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i32* %trig_data, [8 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_56 [1/1] 0.00ns
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i32* %trig_pixel, [8 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_57 [1/1] 0.00ns
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i32* %double_trig, [8 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_58 [1/1] 0.00ns
arrayctor.loop1.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_59 [1/1] 0.00ns
arrayctor.loop1.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i16 %n_pixels_in_bus, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: tmp_1 [1/1] 0.00ns
arrayctor.loop1.preheader:38  %tmp_1 = zext i8 %N_BG_read to i32

ST_1: stg_61 [1/1] 0.00ns
arrayctor.loop1.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i8 %N_BG, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_62 [1/1] 0.00ns
arrayctor.loop1.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i32 %LOW_THRESH, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_63 [1/1] 0.00ns
arrayctor.loop1.preheader:41  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_64 [1/1] 0.00ns
arrayctor.loop1.preheader:42  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)

ST_1: stg_65 [1/1] 0.00ns
arrayctor.loop1.preheader:43  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_pixel, i32 0)

ST_1: stg_66 [1/1] 0.00ns
arrayctor.loop1.preheader:44  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %double_trig, i32 0)

ST_1: tmp_2 [1/1] 0.00ns
arrayctor.loop1.preheader:45  %tmp_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %n_pixels_in_bus_read, i32 1, i32 15)

ST_1: stg_68 [1/1] 1.31ns
arrayctor.loop1.preheader:46  br label %0


 <State 2>: 3.16ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i15 [ 0, %arrayctor.loop1.preheader ], [ %i_5, %1 ]

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_2: exitcond2 [1/1] 1.85ns
:2  %exitcond2 = icmp eq i15 %i, %tmp_2

ST_2: i_5 [1/1] 1.60ns
:3  %i_5 = add i15 %i, 1

ST_2: stg_73 [1/1] 1.31ns
:4  br i1 %exitcond2, label %.preheader84, label %1

ST_2: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = zext i15 %i to i64

ST_2: sum_pix1_addr [1/1] 0.00ns
:1  %sum_pix1_addr = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_4

ST_2: stg_76 [1/1] 2.38ns
:2  store i32 0, i32* %sum_pix1_addr, align 4

ST_2: sum_pix2_addr [1/1] 0.00ns
:3  %sum_pix2_addr = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_4

ST_2: stg_78 [1/1] 2.38ns
:4  store i32 0, i32* %sum_pix2_addr, align 4

ST_2: thresh1_addr [1/1] 0.00ns
:5  %thresh1_addr = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_4

ST_2: stg_80 [1/1] 2.38ns
:6  store i32 25500, i32* %thresh1_addr, align 4

ST_2: thresh2_addr [1/1] 0.00ns
:7  %thresh2_addr = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_4

ST_2: stg_82 [1/1] 2.38ns
:8  store i32 25500, i32* %thresh2_addr, align 4

ST_2: stg_83 [1/1] 0.00ns
:9  br label %0


 <State 3>: 1.60ns
ST_3: kk [1/1] 0.00ns
.preheader84:0  %kk = phi i4 [ 0, %0 ], [ %kk_2, %.preheader83 ]

ST_3: exitcond1 [1/1] 1.40ns
.preheader84:1  %exitcond1 = icmp eq i4 %kk, -8

ST_3: empty_7 [1/1] 0.00ns
.preheader84:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: kk_2 [1/1] 0.70ns
.preheader84:3  %kk_2 = add i4 %kk, 1

ST_3: stg_88 [1/1] 0.00ns
.preheader84:4  br i1 %exitcond1, label %.preheader82, label %.preheader83.preheader

ST_3: tmp_6 [1/1] 0.00ns
.preheader83.preheader:0  %tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %kk, i10 0)

ST_3: p_shl_cast [1/1] 0.00ns
.preheader83.preheader:1  %p_shl_cast = zext i14 %tmp_6 to i15

ST_3: tmp_s [1/1] 0.00ns
.preheader83.preheader:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %kk, i7 0)

ST_3: p_shl1_cast [1/1] 0.00ns
.preheader83.preheader:3  %p_shl1_cast = zext i11 %tmp_s to i15

ST_3: tmp_3 [1/1] 1.60ns
.preheader83.preheader:4  %tmp_3 = add i15 %p_shl1_cast, %p_shl_cast

ST_3: stg_94 [1/1] 1.31ns
.preheader83.preheader:5  br label %.preheader83


 <State 4>: 3.98ns
ST_4: i_1 [1/1] 0.00ns
.preheader83:0  %i_1 = phi i15 [ %i_6, %2 ], [ 0, %.preheader83.preheader ]

ST_4: empty_8 [1/1] 0.00ns
.preheader83:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_4: exitcond9 [1/1] 1.85ns
.preheader83:2  %exitcond9 = icmp eq i15 %i_1, %tmp_2

ST_4: i_6 [1/1] 1.60ns
.preheader83:3  %i_6 = add i15 %i_1, 1

ST_4: stg_99 [1/1] 0.00ns
.preheader83:4  br i1 %exitcond9, label %.preheader84, label %2

ST_4: tmp_8 [1/1] 1.60ns
:0  %tmp_8 = add i15 %tmp_3, %i_1

ST_4: tmp_18_cast [1/1] 0.00ns
:1  %tmp_18_cast = zext i15 %tmp_8 to i64

ST_4: data_shift1_addr [1/1] 0.00ns
:2  %data_shift1_addr = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_18_cast

ST_4: data_shift2_addr [1/1] 0.00ns
:3  %data_shift2_addr = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_18_cast

ST_4: stg_104 [1/1] 2.38ns
:4  store i17 0, i17* %data_shift1_addr, align 4

ST_4: stg_105 [1/1] 2.38ns
:5  store i17 0, i17* %data_shift2_addr, align 4

ST_4: stg_106 [1/1] 0.00ns
:6  br label %.preheader83


 <State 5>: 1.31ns
ST_5: tmp [1/1] 0.00ns
.preheader82:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, i32 1)

ST_5: stg_108 [1/1] 1.31ns
.preheader82:1  br i1 %tmp, label %.preheader81, label %15

ST_5: stg_109 [1/1] 0.00ns
:0  ret void


 <State 6>: 3.16ns
ST_6: i_2 [1/1] 0.00ns
.preheader81:0  %i_2 = phi i15 [ %i_7, %3 ], [ 0, %.preheader82 ]

ST_6: empty_9 [1/1] 0.00ns
.preheader81:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_6: exitcond8 [1/1] 1.85ns
.preheader81:2  %exitcond8 = icmp eq i15 %i_2, %tmp_2

ST_6: i_7 [1/1] 1.60ns
.preheader81:3  %i_7 = add i15 %i_2, 1

ST_6: stg_114 [1/1] 1.31ns
.preheader81:4  br i1 %exitcond8, label %.preheader80, label %3

ST_6: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = zext i15 %i_2 to i64

ST_6: sum_pix1_addr_1 [1/1] 0.00ns
:1  %sum_pix1_addr_1 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_7

ST_6: stg_117 [1/1] 2.38ns
:2  store i32 0, i32* %sum_pix1_addr_1, align 4

ST_6: sum_pix2_addr_1 [1/1] 0.00ns
:3  %sum_pix2_addr_1 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_7

ST_6: stg_119 [1/1] 2.38ns
:4  store i32 0, i32* %sum_pix2_addr_1, align 4

ST_6: stg_120 [1/1] 0.00ns
:5  br label %.preheader81


 <State 7>: 2.94ns
ST_7: k [1/1] 0.00ns
.preheader80:0  %k = phi i8 [ 0, %.preheader81 ], [ %tmp_5, %.preheader79 ]

ST_7: itrig [1/1] 0.00ns
.preheader80:1  %itrig = phi i32 [ 0, %.preheader81 ], [ %itrig_1, %.preheader79 ]

ST_7: exitcond [1/1] 1.63ns
.preheader80:2  %exitcond = icmp eq i8 %k, -128

ST_7: empty_10 [1/1] 0.00ns
.preheader80:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_7: tmp_5 [1/1] 1.40ns
.preheader80:4  %tmp_5 = add i8 %k, 1

ST_7: stg_126 [1/1] 1.31ns
.preheader80:5  br i1 %exitcond, label %.preheader, label %.preheader79


 <State 8>: 2.38ns
ST_8: i_3 [1/1] 0.00ns
.preheader79:0  %i_3 = phi i15 [ %i_9, %._crit_edge86 ], [ 0, %.preheader80 ]

ST_8: itrig_1 [1/1] 0.00ns
.preheader79:1  %itrig_1 = phi i32 [ %itrig_5, %._crit_edge86 ], [ %itrig, %.preheader80 ]

ST_8: empty_11 [1/1] 0.00ns
.preheader79:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_8: exitcond7 [1/1] 1.85ns
.preheader79:3  %exitcond7 = icmp eq i15 %i_3, %tmp_2

ST_8: i_9 [1/1] 1.60ns
.preheader79:4  %i_9 = add i15 %i_3, 1

ST_8: stg_132 [1/1] 0.00ns
.preheader79:5  br i1 %exitcond7, label %.preheader80, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_8: tmp_15 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_15 = zext i15 %i_3 to i64

ST_8: sum_pix1_addr_3 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %sum_pix1_addr_3 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_15

ST_8: sum_pix1_load_1 [2/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %sum_pix1_load_1 = load i32* %sum_pix1_addr_3, align 4

ST_8: sum_pix2_addr_3 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %sum_pix2_addr_3 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_15

ST_8: sum_pix2_load_1 [2/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %sum_pix2_load_1 = load i32* %sum_pix2_addr_3, align 4


 <State 9>: 6.76ns
ST_9: data_shift1_addr_1 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %data_shift1_addr_1 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_15

ST_9: data_shift2_addr_1 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %data_shift2_addr_1 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_15

ST_9: empty_12 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_9: tmp_data_V_2 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_9: tmp_16 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp_16 = trunc i32 %tmp_data_V_2 to i16

ST_9: phitmp [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %phitmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V_2, i32 16, i32 31)

ST_9: tmp_17 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_17 = sext i16 %tmp_16 to i32

ST_9: sum_pix1_load_1 [1/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %sum_pix1_load_1 = load i32* %sum_pix1_addr_3, align 4

ST_9: tmp_18 [1/1] 2.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_18 = add i32 %sum_pix1_load_1, %tmp_17

ST_9: stg_147 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  store i32 %tmp_18, i32* %sum_pix1_addr_3, align 4

ST_9: tmp_19 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %tmp_19 = sext i16 %phitmp to i32

ST_9: sum_pix2_load_1 [1/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %sum_pix2_load_1 = load i32* %sum_pix2_addr_3, align 4

ST_9: tmp_20 [1/1] 2.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_20 = add i32 %sum_pix2_load_1, %tmp_19

ST_9: stg_151 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  store i32 %tmp_20, i32* %sum_pix2_addr_3, align 4

ST_9: sum_overP1_addr [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %sum_overP1_addr = getelementptr inbounds [1152 x i32]* %sum_overP1, i64 0, i64 %tmp_15

ST_9: stg_153 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  store i32 0, i32* %sum_overP1_addr, align 4

ST_9: sum_overP2_addr [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %sum_overP2_addr = getelementptr inbounds [1152 x i32]* %sum_overP2, i64 0, i64 %tmp_15

ST_9: stg_155 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  store i32 0, i32* %sum_overP2_addr, align 4

ST_9: stg_156 [1/1] 1.31ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  br label %4


 <State 10>: 5.38ns
ST_10: kk_1 [1/1] 0.00ns
:0  %kk_1 = phi i4 [ 6, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %kk_3, %5 ]

ST_10: tmp_22 [1/1] 0.00ns
:1  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %kk_1, i32 3)

ST_10: empty_13 [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_10: stg_160 [1/1] 0.00ns
:3  br i1 %tmp_22, label %6, label %5

ST_10: tmp_26 [1/1] 0.00ns
:0  %tmp_26 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %kk_1, i10 0)

ST_10: p_shl4_cast [1/1] 0.00ns
:1  %p_shl4_cast = sext i14 %tmp_26 to i15

ST_10: tmp_28 [1/1] 0.00ns
:2  %tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %kk_1, i7 0)

ST_10: p_shl5_cast [1/1] 0.00ns
:3  %p_shl5_cast = sext i11 %tmp_28 to i15

ST_10: tmp_31 [1/1] 1.50ns
:4  %tmp_31 = add i15 %p_shl5_cast, %p_shl4_cast

ST_10: tmp_32 [1/1] 1.50ns
:5  %tmp_32 = add i15 %tmp_31, %i_3

ST_10: tmp_45_cast [1/1] 0.00ns
:6  %tmp_45_cast = zext i15 %tmp_32 to i64

ST_10: data_shift1_addr_2 [1/1] 0.00ns
:7  %data_shift1_addr_2 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_45_cast

ST_10: data_shift2_addr_2 [1/1] 0.00ns
:8  %data_shift2_addr_2 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_45_cast

ST_10: data_shift1_load [2/2] 2.38ns
:9  %data_shift1_load = load i17* %data_shift1_addr_2, align 4

ST_10: data_shift2_load [2/2] 2.38ns
:22  %data_shift2_load = load i17* %data_shift2_addr_2, align 4

ST_10: sum_overP1_load [2/2] 2.38ns
:25  %sum_overP1_load = load i32* %sum_overP1_addr, align 4

ST_10: sum_overP2_load [2/2] 2.38ns
:28  %sum_overP2_load = load i32* %sum_overP2_addr, align 4

ST_10: tmp_19_cast [1/1] 0.00ns
:0  %tmp_19_cast = sext i16 %tmp_16 to i17

ST_10: stg_175 [1/1] 2.38ns
:1  store i17 %tmp_19_cast, i17* %data_shift1_addr_1, align 4

ST_10: tmp_21_cast [1/1] 0.00ns
:2  %tmp_21_cast = sext i16 %phitmp to i17

ST_10: stg_177 [1/1] 2.38ns
:3  store i17 %tmp_21_cast, i17* %data_shift2_addr_1, align 4

ST_10: sum_overP1_load_1 [2/2] 2.38ns
:4  %sum_overP1_load_1 = load i32* %sum_overP1_addr, align 4

ST_10: sum_overP2_load_1 [2/2] 2.38ns
:7  %sum_overP2_load_1 = load i32* %sum_overP2_addr, align 4

ST_10: thresh2_addr_2 [1/1] 0.00ns
:10  %thresh2_addr_2 = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_15

ST_10: thresh2_load [2/2] 2.38ns
:11  %thresh2_load = load i32* %thresh2_addr_2, align 4


 <State 11>: 6.76ns
ST_11: data_shift1_load [1/2] 2.38ns
:9  %data_shift1_load = load i17* %data_shift1_addr_2, align 4

ST_11: extLd [1/1] 0.00ns
:10  %extLd = sext i17 %data_shift1_load to i32

ST_11: tmp_27 [1/1] 0.70ns
:11  %tmp_27 = add i4 %kk_1, 1

ST_11: tmp_33 [1/1] 0.00ns
:12  %tmp_33 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %tmp_27, i10 0)

ST_11: p_shl2_cast [1/1] 0.00ns
:13  %p_shl2_cast = zext i14 %tmp_33 to i15

ST_11: tmp_40 [1/1] 0.00ns
:14  %tmp_40 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_27, i7 0)

ST_11: p_shl3_cast [1/1] 0.00ns
:15  %p_shl3_cast = zext i11 %tmp_40 to i15

ST_11: tmp_41 [1/1] 1.50ns
:16  %tmp_41 = add i15 %p_shl3_cast, %p_shl2_cast

ST_11: tmp_42 [1/1] 1.50ns
:17  %tmp_42 = add i15 %tmp_41, %i_3

ST_11: tmp_49_cast [1/1] 0.00ns
:18  %tmp_49_cast = zext i15 %tmp_42 to i64

ST_11: data_shift1_addr_3 [1/1] 0.00ns
:19  %data_shift1_addr_3 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_49_cast

ST_11: data_shift2_addr_3 [1/1] 0.00ns
:20  %data_shift2_addr_3 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_49_cast

ST_11: stg_194 [1/1] 2.38ns
:21  store i17 %data_shift1_load, i17* %data_shift1_addr_3, align 4

ST_11: data_shift2_load [1/2] 2.38ns
:22  %data_shift2_load = load i17* %data_shift2_addr_2, align 4

ST_11: extLd1 [1/1] 0.00ns
:23  %extLd1 = sext i17 %data_shift2_load to i32

ST_11: stg_197 [1/1] 2.38ns
:24  store i17 %data_shift2_load, i17* %data_shift2_addr_3, align 4

ST_11: sum_overP1_load [1/2] 2.38ns
:25  %sum_overP1_load = load i32* %sum_overP1_addr, align 4

ST_11: tmp_29 [1/1] 2.00ns
:26  %tmp_29 = add i32 %sum_overP1_load, %extLd

ST_11: stg_200 [1/1] 2.38ns
:27  store i32 %tmp_29, i32* %sum_overP1_addr, align 4

ST_11: sum_overP2_load [1/2] 2.38ns
:28  %sum_overP2_load = load i32* %sum_overP2_addr, align 4

ST_11: tmp_30 [1/1] 2.00ns
:29  %tmp_30 = add i32 %sum_overP2_load, %extLd1

ST_11: stg_203 [1/1] 2.38ns
:30  store i32 %tmp_30, i32* %sum_overP2_addr, align 4

ST_11: kk_3 [1/1] 0.70ns
:31  %kk_3 = add i4 %kk_1, -1

ST_11: stg_205 [1/1] 0.00ns
:32  br label %4


 <State 12>: 6.76ns
ST_12: sum_overP1_load_1 [1/2] 2.38ns
:4  %sum_overP1_load_1 = load i32* %sum_overP1_addr, align 4

ST_12: tmp_23 [1/1] 2.00ns
:5  %tmp_23 = add i32 %tmp_17, %sum_overP1_load_1

ST_12: stg_208 [1/1] 2.38ns
:6  store i32 %tmp_23, i32* %sum_overP1_addr, align 4

ST_12: sum_overP2_load_1 [1/2] 2.38ns
:7  %sum_overP2_load_1 = load i32* %sum_overP2_addr, align 4

ST_12: tmp_24 [1/1] 2.00ns
:8  %tmp_24 = add i32 %tmp_19, %sum_overP2_load_1

ST_12: stg_211 [1/1] 2.38ns
:9  store i32 %tmp_24, i32* %sum_overP2_addr, align 4

ST_12: thresh2_load [1/2] 2.38ns
:11  %thresh2_load = load i32* %thresh2_addr_2, align 4

ST_12: tmp_25 [1/1] 2.12ns
:12  %tmp_25 = icmp ugt i32 %tmp_24, %thresh2_load

ST_12: stg_214 [1/1] 0.00ns
:13  br i1 %tmp_25, label %7, label %9

ST_12: thresh1_addr_2 [1/1] 0.00ns
:0  %thresh1_addr_2 = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_15

ST_12: thresh1_load [2/2] 2.38ns
:1  %thresh1_load = load i32* %thresh1_addr_2, align 4

ST_12: tmp_34 [1/1] 2.12ns
:0  %tmp_34 = icmp eq i32 %itrig_1, 0

ST_12: stg_218 [1/1] 1.31ns
:1  br i1 %tmp_34, label %8, label %._crit_edge

ST_12: stg_219 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 1)


 <State 13>: 6.96ns
ST_13: thresh1_load [1/2] 2.38ns
:1  %thresh1_load = load i32* %thresh1_addr_2, align 4

ST_13: tmp_35 [1/1] 2.12ns
:2  %tmp_35 = icmp ugt i32 %tmp_23, %thresh1_load

ST_13: tmp_36 [1/1] 2.12ns
:3  %tmp_36 = icmp eq i32 %itrig_1, 0

ST_13: or_cond [1/1] 1.15ns
:4  %or_cond = and i1 %tmp_35, %tmp_36

ST_13: stg_224 [1/1] 1.31ns
:5  br i1 %or_cond, label %10, label %._crit_edge

ST_13: stg_225 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 1)

ST_13: tmp_39 [1/1] 0.00ns
:2  %tmp_39 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %i_3, i1 false)

ST_13: tmp_40_cast [1/1] 0.00ns
:3  %tmp_40_cast = zext i16 %tmp_39 to i32

ST_13: stg_228 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_pixel, i32 %tmp_40_cast)


 <State 14>: 2.38ns
ST_14: stg_229 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)

ST_14: stg_230 [1/1] 1.31ns
:5  br label %._crit_edge

ST_14: thresh1_addr_3 [1/1] 0.00ns
._crit_edge:1  %thresh1_addr_3 = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_15

ST_14: thresh1_load_1 [2/2] 2.38ns
._crit_edge:2  %thresh1_load_1 = load i32* %thresh1_addr_3, align 4


 <State 15>: 1.31ns
ST_15: stg_233 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)

ST_15: tmp_37 [1/1] 0.00ns
:2  %tmp_37 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %i_3, i1 false)

ST_15: tmp_38 [1/1] 0.00ns
:3  %tmp_38 = or i16 %tmp_37, 1

ST_15: tmp_39_cast [1/1] 0.00ns
:4  %tmp_39_cast = zext i16 %tmp_38 to i32

ST_15: stg_237 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_pixel, i32 %tmp_39_cast)

ST_15: stg_238 [1/1] 1.31ns
:6  br label %._crit_edge


 <State 16>: 5.65ns
ST_16: itrig_5 [1/1] 0.00ns
._crit_edge:0  %itrig_5 = phi i32 [ 1, %8 ], [ 1, %10 ], [ %itrig_1, %7 ], [ %itrig_1, %9 ]

ST_16: thresh1_load_1 [1/2] 2.38ns
._crit_edge:2  %thresh1_load_1 = load i32* %thresh1_addr_3, align 4

ST_16: ult [1/1] 2.12ns
._crit_edge:3  %ult = icmp ult i32 %thresh1_load_1, %tmp_23

ST_16: rev [1/1] 0.00ns (grouped into LUT with out node brmerge)
._crit_edge:4  %rev = xor i1 %ult, true

ST_16: tmp_34_not [1/1] 0.00ns (grouped into LUT with out node brmerge)
._crit_edge:5  %tmp_34_not = xor i1 %tmp_25, true

ST_16: brmerge [1/1] 1.15ns (out node of the LUT)
._crit_edge:6  %brmerge = or i1 %rev, %tmp_34_not

ST_16: stg_245 [1/1] 0.00ns
._crit_edge:7  br i1 %brmerge, label %._crit_edge86, label %11

ST_16: stg_246 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %double_trig, i32 1)

ST_16: stg_247 [1/1] 0.00ns
:1  br label %._crit_edge86

ST_16: stg_248 [1/1] 0.00ns
._crit_edge86:0  br label %.preheader79


 <State 17>: 2.38ns
ST_17: i_4 [1/1] 0.00ns
.preheader:0  %i_4 = phi i15 [ %i_8, %._crit_edge89 ], [ 0, %.preheader80 ]

ST_17: empty_14 [1/1] 0.00ns
.preheader:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_17: exitcond6 [1/1] 1.85ns
.preheader:2  %exitcond6 = icmp eq i15 %i_4, %tmp_2

ST_17: i_8 [1/1] 1.60ns
.preheader:3  %i_8 = add i15 %i_4, 1

ST_17: stg_253 [1/1] 0.00ns
.preheader:4  br i1 %exitcond6, label %.preheader82, label %12

ST_17: tmp_9 [1/1] 0.00ns
:0  %tmp_9 = zext i15 %i_4 to i64

ST_17: sum_pix2_addr_2 [1/1] 0.00ns
:1  %sum_pix2_addr_2 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_9

ST_17: sum_pix2_load [2/2] 2.38ns
:2  %sum_pix2_load = load i32* %sum_pix2_addr_2, align 4

ST_17: sum_pix1_addr_2 [1/1] 0.00ns
:3  %sum_pix1_addr_2 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_9

ST_17: sum_pix1_load [2/2] 2.38ns
:4  %sum_pix1_load = load i32* %sum_pix1_addr_2, align 4

ST_17: thresh1_addr_1 [1/1] 0.00ns
:14  %thresh1_addr_1 = getelementptr inbounds [1152 x i32]* %thresh1, i64 0, i64 %tmp_9

ST_17: thresh2_addr_1 [1/1] 0.00ns
:17  %thresh2_addr_1 = getelementptr inbounds [1152 x i32]* %thresh2, i64 0, i64 %tmp_9


 <State 18>: 2.38ns
ST_18: sum_pix2_load [1/2] 2.38ns
:2  %sum_pix2_load = load i32* %sum_pix2_addr_2, align 4

ST_18: sum_pix1_load [1/2] 2.38ns
:4  %sum_pix1_load = load i32* %sum_pix1_addr_2, align 4

ST_18: tmp_data_V [1/1] 0.00ns
:5  %tmp_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %sum_pix2_load, i32 %sum_pix1_load)

ST_18: stg_264 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i64 %tmp_data_V, i8 -1, i8 -1, i2 undef, i1 undef, i5 undef, i6 undef)

ST_18: tmp_10 [1/1] 0.00ns
:7  %tmp_10 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %sum_pix1_load, i32 7, i32 31)

ST_18: tmp_11 [1/1] 0.00ns
:10  %tmp_11 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %sum_pix2_load, i32 7, i32 31)


 <State 19>: 7.65ns
ST_19: sum_pixP1 [1/1] 0.00ns
:8  %sum_pixP1 = call i28 @_ssdm_op_BitConcatenate.i28.i25.i3(i25 %tmp_10, i3 0)

ST_19: sum_pixP1_cast [1/1] 0.00ns
:9  %sum_pixP1_cast = zext i28 %sum_pixP1 to i32

ST_19: sum_pixP2 [1/1] 0.00ns
:11  %sum_pixP2 = call i28 @_ssdm_op_BitConcatenate.i28.i25.i3(i25 %tmp_11, i3 0)

ST_19: sum_pixP2_cast [1/1] 0.00ns
:12  %sum_pixP2_cast = zext i28 %sum_pixP2 to i32

ST_19: tmp_12 [1/1] 7.65ns
:13  %tmp_12 = mul i32 %sum_pixP1_cast, %tmp_1

ST_19: tmp_13 [1/1] 7.65ns
:16  %tmp_13 = mul i32 %sum_pixP2_cast, %tmp_1


 <State 20>: 2.38ns
ST_20: stg_273 [1/1] 2.38ns
:15  store i32 %tmp_12, i32* %thresh1_addr_1, align 4

ST_20: stg_274 [1/1] 2.38ns
:18  store i32 %tmp_13, i32* %thresh2_addr_1, align 4

ST_20: tmp_14 [1/1] 2.12ns
:19  %tmp_14 = icmp ult i32 %tmp_12, %LOW_THRESH_read

ST_20: stg_276 [1/1] 0.00ns
:20  br i1 %tmp_14, label %13, label %._crit_edge88


 <State 21>: 2.38ns
ST_21: stg_277 [1/1] 2.38ns
:0  store i32 %LOW_THRESH_read, i32* %thresh1_addr_1, align 4

ST_21: stg_278 [1/1] 0.00ns
:1  br label %._crit_edge88

ST_21: tmp_21 [1/1] 2.12ns
._crit_edge88:0  %tmp_21 = icmp ult i32 %tmp_13, %LOW_THRESH_read

ST_21: stg_280 [1/1] 0.00ns
._crit_edge88:1  br i1 %tmp_21, label %14, label %._crit_edge89

ST_21: stg_281 [1/1] 2.38ns
:0  store i32 %LOW_THRESH_read, i32* %thresh2_addr_1, align 4

ST_21: stg_282 [1/1] 0.00ns
:1  br label %._crit_edge89

ST_21: stg_283 [1/1] 0.00ns
._crit_edge89:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n_pixels_in_bus]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N_BG]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LOW_THRESH]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ double_trig]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trig_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trig_pixel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_22               (specbitsmap      ) [ 0000000000000000000000]
stg_23               (specbitsmap      ) [ 0000000000000000000000]
stg_24               (specbitsmap      ) [ 0000000000000000000000]
stg_25               (specbitsmap      ) [ 0000000000000000000000]
stg_26               (specbitsmap      ) [ 0000000000000000000000]
stg_27               (specbitsmap      ) [ 0000000000000000000000]
stg_28               (specbitsmap      ) [ 0000000000000000000000]
stg_29               (specbitsmap      ) [ 0000000000000000000000]
stg_30               (specbitsmap      ) [ 0000000000000000000000]
stg_31               (specbitsmap      ) [ 0000000000000000000000]
stg_32               (specbitsmap      ) [ 0000000000000000000000]
stg_33               (specbitsmap      ) [ 0000000000000000000000]
stg_34               (specbitsmap      ) [ 0000000000000000000000]
stg_35               (specbitsmap      ) [ 0000000000000000000000]
stg_36               (specbitsmap      ) [ 0000000000000000000000]
stg_37               (specbitsmap      ) [ 0000000000000000000000]
stg_38               (specbitsmap      ) [ 0000000000000000000000]
stg_39               (specbitsmap      ) [ 0000000000000000000000]
stg_40               (specbitsmap      ) [ 0000000000000000000000]
stg_41               (specbitsmap      ) [ 0000000000000000000000]
stg_42               (spectopmodule    ) [ 0000000000000000000000]
LOW_THRESH_read      (read             ) [ 0011111111111111111111]
N_BG_read            (read             ) [ 0000000000000000000000]
n_pixels_in_bus_read (read             ) [ 0000000000000000000000]
sum_overP1           (alloca           ) [ 0011111111111111111111]
sum_overP2           (alloca           ) [ 0011111111111111111111]
sum_pix1             (alloca           ) [ 0011111111111111111111]
data_shift1          (alloca           ) [ 0011111111111111111111]
thresh1              (alloca           ) [ 0011111111111111111111]
sum_pix2             (alloca           ) [ 0011111111111111111111]
data_shift2          (alloca           ) [ 0011111111111111111111]
thresh2              (alloca           ) [ 0011111111111111111111]
stg_54               (specinterface    ) [ 0000000000000000000000]
stg_55               (specinterface    ) [ 0000000000000000000000]
stg_56               (specinterface    ) [ 0000000000000000000000]
stg_57               (specinterface    ) [ 0000000000000000000000]
stg_58               (specinterface    ) [ 0000000000000000000000]
stg_59               (specinterface    ) [ 0000000000000000000000]
tmp_1                (zext             ) [ 0011111111111111111111]
stg_61               (specinterface    ) [ 0000000000000000000000]
stg_62               (specinterface    ) [ 0000000000000000000000]
stg_63               (specinterface    ) [ 0000000000000000000000]
stg_64               (write            ) [ 0000000000000000000000]
stg_65               (write            ) [ 0000000000000000000000]
stg_66               (write            ) [ 0000000000000000000000]
tmp_2                (partselect       ) [ 0011111111111111111111]
stg_68               (br               ) [ 0110000000000000000000]
i                    (phi              ) [ 0010000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000]
exitcond2            (icmp             ) [ 0010000000000000000000]
i_5                  (add              ) [ 0110000000000000000000]
stg_73               (br               ) [ 0011100000000000000000]
tmp_4                (zext             ) [ 0000000000000000000000]
sum_pix1_addr        (getelementptr    ) [ 0000000000000000000000]
stg_76               (store            ) [ 0000000000000000000000]
sum_pix2_addr        (getelementptr    ) [ 0000000000000000000000]
stg_78               (store            ) [ 0000000000000000000000]
thresh1_addr         (getelementptr    ) [ 0000000000000000000000]
stg_80               (store            ) [ 0000000000000000000000]
thresh2_addr         (getelementptr    ) [ 0000000000000000000000]
stg_82               (store            ) [ 0000000000000000000000]
stg_83               (br               ) [ 0110000000000000000000]
kk                   (phi              ) [ 0001000000000000000000]
exitcond1            (icmp             ) [ 0001100000000000000000]
empty_7              (speclooptripcount) [ 0000000000000000000000]
kk_2                 (add              ) [ 0011100000000000000000]
stg_88               (br               ) [ 0000000000000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000000000000]
p_shl_cast           (zext             ) [ 0000000000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000000000]
p_shl1_cast          (zext             ) [ 0000000000000000000000]
tmp_3                (add              ) [ 0000100000000000000000]
stg_94               (br               ) [ 0001100000000000000000]
i_1                  (phi              ) [ 0000100000000000000000]
empty_8              (speclooptripcount) [ 0000000000000000000000]
exitcond9            (icmp             ) [ 0001100000000000000000]
i_6                  (add              ) [ 0001100000000000000000]
stg_99               (br               ) [ 0011100000000000000000]
tmp_8                (add              ) [ 0000000000000000000000]
tmp_18_cast          (zext             ) [ 0000000000000000000000]
data_shift1_addr     (getelementptr    ) [ 0000000000000000000000]
data_shift2_addr     (getelementptr    ) [ 0000000000000000000000]
stg_104              (store            ) [ 0000000000000000000000]
stg_105              (store            ) [ 0000000000000000000000]
stg_106              (br               ) [ 0001100000000000000000]
tmp                  (nbreadreq        ) [ 0000011111111111111111]
stg_108              (br               ) [ 0000011111111111111111]
stg_109              (ret              ) [ 0000000000000000000000]
i_2                  (phi              ) [ 0000001000000000000000]
empty_9              (speclooptripcount) [ 0000000000000000000000]
exitcond8            (icmp             ) [ 0000011111111111111111]
i_7                  (add              ) [ 0000011111111111111111]
stg_114              (br               ) [ 0000011111111111111111]
tmp_7                (zext             ) [ 0000000000000000000000]
sum_pix1_addr_1      (getelementptr    ) [ 0000000000000000000000]
stg_117              (store            ) [ 0000000000000000000000]
sum_pix2_addr_1      (getelementptr    ) [ 0000000000000000000000]
stg_119              (store            ) [ 0000000000000000000000]
stg_120              (br               ) [ 0000011111111111111111]
k                    (phi              ) [ 0000000100000000000000]
itrig                (phi              ) [ 0000000111111111100000]
exitcond             (icmp             ) [ 0000011111111111111111]
empty_10             (speclooptripcount) [ 0000000000000000000000]
tmp_5                (add              ) [ 0000011111111111111111]
stg_126              (br               ) [ 0000011111111111111111]
i_3                  (phi              ) [ 0000000011111101000000]
itrig_1              (phi              ) [ 0000011111111111111111]
empty_11             (speclooptripcount) [ 0000000000000000000000]
exitcond7            (icmp             ) [ 0000011111111111111111]
i_9                  (add              ) [ 0000011111111111111111]
stg_132              (br               ) [ 0000011111111111111111]
tmp_15               (zext             ) [ 0000000001111111000000]
sum_pix1_addr_3      (getelementptr    ) [ 0000000001000000000000]
sum_pix2_addr_3      (getelementptr    ) [ 0000000001000000000000]
data_shift1_addr_1   (getelementptr    ) [ 0000000000110000000000]
data_shift2_addr_1   (getelementptr    ) [ 0000000000110000000000]
empty_12             (read             ) [ 0000000000000000000000]
tmp_data_V_2         (extractvalue     ) [ 0000000000000000000000]
tmp_16               (trunc            ) [ 0000000000110000000000]
phitmp               (partselect       ) [ 0000000000110000000000]
tmp_17               (sext             ) [ 0000000000111000000000]
sum_pix1_load_1      (load             ) [ 0000000000000000000000]
tmp_18               (add              ) [ 0000000000000000000000]
stg_147              (store            ) [ 0000000000000000000000]
tmp_19               (sext             ) [ 0000000000111000000000]
sum_pix2_load_1      (load             ) [ 0000000000000000000000]
tmp_20               (add              ) [ 0000000000000000000000]
stg_151              (store            ) [ 0000000000000000000000]
sum_overP1_addr      (getelementptr    ) [ 0000000000111000000000]
stg_153              (store            ) [ 0000000000000000000000]
sum_overP2_addr      (getelementptr    ) [ 0000000000111000000000]
stg_155              (store            ) [ 0000000000000000000000]
stg_156              (br               ) [ 0000011111111111111111]
kk_1                 (phi              ) [ 0000000000110000000000]
tmp_22               (bitselect        ) [ 0000011111111111111111]
empty_13             (speclooptripcount) [ 0000000000000000000000]
stg_160              (br               ) [ 0000000000000000000000]
tmp_26               (bitconcatenate   ) [ 0000000000000000000000]
p_shl4_cast          (sext             ) [ 0000000000000000000000]
tmp_28               (bitconcatenate   ) [ 0000000000000000000000]
p_shl5_cast          (sext             ) [ 0000000000000000000000]
tmp_31               (add              ) [ 0000000000000000000000]
tmp_32               (add              ) [ 0000000000000000000000]
tmp_45_cast          (zext             ) [ 0000000000000000000000]
data_shift1_addr_2   (getelementptr    ) [ 0000000000010000000000]
data_shift2_addr_2   (getelementptr    ) [ 0000000000010000000000]
tmp_19_cast          (sext             ) [ 0000000000000000000000]
stg_175              (store            ) [ 0000000000000000000000]
tmp_21_cast          (sext             ) [ 0000000000000000000000]
stg_177              (store            ) [ 0000000000000000000000]
thresh2_addr_2       (getelementptr    ) [ 0000000000001000000000]
data_shift1_load     (load             ) [ 0000000000000000000000]
extLd                (sext             ) [ 0000000000000000000000]
tmp_27               (add              ) [ 0000000000000000000000]
tmp_33               (bitconcatenate   ) [ 0000000000000000000000]
p_shl2_cast          (zext             ) [ 0000000000000000000000]
tmp_40               (bitconcatenate   ) [ 0000000000000000000000]
p_shl3_cast          (zext             ) [ 0000000000000000000000]
tmp_41               (add              ) [ 0000000000000000000000]
tmp_42               (add              ) [ 0000000000000000000000]
tmp_49_cast          (zext             ) [ 0000000000000000000000]
data_shift1_addr_3   (getelementptr    ) [ 0000000000000000000000]
data_shift2_addr_3   (getelementptr    ) [ 0000000000000000000000]
stg_194              (store            ) [ 0000000000000000000000]
data_shift2_load     (load             ) [ 0000000000000000000000]
extLd1               (sext             ) [ 0000000000000000000000]
stg_197              (store            ) [ 0000000000000000000000]
sum_overP1_load      (load             ) [ 0000000000000000000000]
tmp_29               (add              ) [ 0000000000000000000000]
stg_200              (store            ) [ 0000000000000000000000]
sum_overP2_load      (load             ) [ 0000000000000000000000]
tmp_30               (add              ) [ 0000000000000000000000]
stg_203              (store            ) [ 0000000000000000000000]
kk_3                 (add              ) [ 0000011111111111111111]
stg_205              (br               ) [ 0000011111111111111111]
sum_overP1_load_1    (load             ) [ 0000000000000000000000]
tmp_23               (add              ) [ 0000000000000111100000]
stg_208              (store            ) [ 0000000000000000000000]
sum_overP2_load_1    (load             ) [ 0000000000000000000000]
tmp_24               (add              ) [ 0000000000000000000000]
stg_211              (store            ) [ 0000000000000000000000]
thresh2_load         (load             ) [ 0000000000000000000000]
tmp_25               (icmp             ) [ 0000011111111111111111]
stg_214              (br               ) [ 0000000000000000000000]
thresh1_addr_2       (getelementptr    ) [ 0000000000000100000000]
tmp_34               (icmp             ) [ 0000011111111111111111]
stg_218              (br               ) [ 0000011111111111111111]
stg_219              (write            ) [ 0000000000000000000000]
thresh1_load         (load             ) [ 0000000000000000000000]
tmp_35               (icmp             ) [ 0000000000000000000000]
tmp_36               (icmp             ) [ 0000000000000000000000]
or_cond              (and              ) [ 0000011111111111111111]
stg_224              (br               ) [ 0000011111111111111111]
stg_225              (write            ) [ 0000000000000000000000]
tmp_39               (bitconcatenate   ) [ 0000000000000000000000]
tmp_40_cast          (zext             ) [ 0000000000000000000000]
stg_228              (write            ) [ 0000000000000000000000]
stg_229              (write            ) [ 0000000000000000000000]
stg_230              (br               ) [ 0000011111111111111111]
thresh1_addr_3       (getelementptr    ) [ 0000000000000000100000]
stg_233              (write            ) [ 0000000000000000000000]
tmp_37               (bitconcatenate   ) [ 0000000000000000000000]
tmp_38               (or               ) [ 0000000000000000000000]
tmp_39_cast          (zext             ) [ 0000000000000000000000]
stg_237              (write            ) [ 0000000000000000000000]
stg_238              (br               ) [ 0000011111111111111111]
itrig_5              (phi              ) [ 0000011110000000111111]
thresh1_load_1       (load             ) [ 0000000000000000000000]
ult                  (icmp             ) [ 0000000000000000000000]
rev                  (xor              ) [ 0000000000000000000000]
tmp_34_not           (xor              ) [ 0000000000000000000000]
brmerge              (or               ) [ 0000011111111111111111]
stg_245              (br               ) [ 0000000000000000000000]
stg_246              (write            ) [ 0000000000000000000000]
stg_247              (br               ) [ 0000000000000000000000]
stg_248              (br               ) [ 0000011111111111111111]
i_4                  (phi              ) [ 0000000000000000010000]
empty_14             (speclooptripcount) [ 0000000000000000000000]
exitcond6            (icmp             ) [ 0000011111111111111111]
i_8                  (add              ) [ 0000011111111111111111]
stg_253              (br               ) [ 0000000000000000000000]
tmp_9                (zext             ) [ 0000000000000000000000]
sum_pix2_addr_2      (getelementptr    ) [ 0000000000000000001000]
sum_pix1_addr_2      (getelementptr    ) [ 0000000000000000001000]
thresh1_addr_1       (getelementptr    ) [ 0000000000000000001111]
thresh2_addr_1       (getelementptr    ) [ 0000000000000000001111]
sum_pix2_load        (load             ) [ 0000000000000000000000]
sum_pix1_load        (load             ) [ 0000000000000000000000]
tmp_data_V           (bitconcatenate   ) [ 0000000000000000000000]
stg_264              (write            ) [ 0000000000000000000000]
tmp_10               (partselect       ) [ 0000000000000000000100]
tmp_11               (partselect       ) [ 0000000000000000000100]
sum_pixP1            (bitconcatenate   ) [ 0000000000000000000000]
sum_pixP1_cast       (zext             ) [ 0000000000000000000000]
sum_pixP2            (bitconcatenate   ) [ 0000000000000000000000]
sum_pixP2_cast       (zext             ) [ 0000000000000000000000]
tmp_12               (mul              ) [ 0000000000000000000010]
tmp_13               (mul              ) [ 0000000000000000000011]
stg_273              (store            ) [ 0000000000000000000000]
stg_274              (store            ) [ 0000000000000000000000]
tmp_14               (icmp             ) [ 0000000000000000000001]
stg_276              (br               ) [ 0000000000000000000000]
stg_277              (store            ) [ 0000000000000000000000]
stg_278              (br               ) [ 0000000000000000000000]
tmp_21               (icmp             ) [ 0000011111111111111111]
stg_280              (br               ) [ 0000000000000000000000]
stg_281              (store            ) [ 0000000000000000000000]
stg_282              (br               ) [ 0000000000000000000000]
stg_283              (br               ) [ 0000011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="n_pixels_in_bus">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_pixels_in_bus"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="N_BG">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_BG"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="LOW_THRESH">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOW_THRESH"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="double_trig">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="double_trig"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trig_data">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trig_data"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="trig_pixel">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trig_pixel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l2_trigger_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i25.i3"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="sum_overP1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_overP1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sum_overP2_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_overP2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sum_pix1_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_shift1_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_shift1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="thresh1_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sum_pix2_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_shift2_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_shift2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="thresh2_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="LOW_THRESH_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LOW_THRESH_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="N_BG_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_BG_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="n_pixels_in_bus_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_pixels_in_bus_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/1 stg_219/12 stg_225/13 stg_229/14 stg_233/15 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_65/1 stg_228/13 stg_237/15 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_66/1 stg_246/16 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_nbreadreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="4" slack="0"/>
<pin id="243" dir="0" index="4" bw="2" slack="0"/>
<pin id="244" dir="0" index="5" bw="1" slack="0"/>
<pin id="245" dir="0" index="6" bw="5" slack="0"/>
<pin id="246" dir="0" index="7" bw="6" slack="0"/>
<pin id="247" dir="0" index="8" bw="1" slack="0"/>
<pin id="248" dir="1" index="9" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_12_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="54" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="0" index="3" bw="4" slack="0"/>
<pin id="263" dir="0" index="4" bw="2" slack="0"/>
<pin id="264" dir="0" index="5" bw="1" slack="0"/>
<pin id="265" dir="0" index="6" bw="5" slack="0"/>
<pin id="266" dir="0" index="7" bw="6" slack="0"/>
<pin id="267" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="stg_264_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="0" index="3" bw="8" slack="0"/>
<pin id="283" dir="0" index="4" bw="2" slack="0"/>
<pin id="284" dir="0" index="5" bw="1" slack="0"/>
<pin id="285" dir="0" index="6" bw="5" slack="0"/>
<pin id="286" dir="0" index="7" bw="6" slack="0"/>
<pin id="287" dir="0" index="8" bw="64" slack="0"/>
<pin id="288" dir="0" index="9" bw="1" slack="0"/>
<pin id="289" dir="0" index="10" bw="1" slack="0"/>
<pin id="290" dir="0" index="11" bw="1" slack="0"/>
<pin id="291" dir="0" index="12" bw="1" slack="0"/>
<pin id="292" dir="0" index="13" bw="1" slack="0"/>
<pin id="293" dir="0" index="14" bw="1" slack="0"/>
<pin id="294" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_264/18 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sum_pix1_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="15" slack="0"/>
<pin id="313" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_76/2 stg_117/6 sum_pix1_load_1/8 stg_147/9 sum_pix1_load/17 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sum_pix2_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="15" slack="0"/>
<pin id="325" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_78/2 stg_119/6 sum_pix2_load_1/8 stg_151/9 sum_pix2_load/17 "/>
</bind>
</comp>

<comp id="333" class="1004" name="thresh1_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="15" slack="0"/>
<pin id="337" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_80/2 thresh1_load/12 thresh1_load_1/14 stg_273/20 stg_277/21 "/>
</bind>
</comp>

<comp id="345" class="1004" name="thresh2_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="15" slack="0"/>
<pin id="349" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_82/2 thresh2_load/10 stg_274/20 stg_281/21 "/>
</bind>
</comp>

<comp id="357" class="1004" name="data_shift1_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="15" slack="0"/>
<pin id="361" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="data_shift2_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="15" slack="0"/>
<pin id="367" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="0"/>
<pin id="371" dir="0" index="1" bw="17" slack="0"/>
<pin id="372" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_104/4 data_shift1_load/10 stg_175/10 stg_194/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="14" slack="0"/>
<pin id="377" dir="0" index="1" bw="17" slack="0"/>
<pin id="378" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_105/4 data_shift2_load/10 stg_177/10 stg_197/11 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sum_pix1_addr_1_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="15" slack="0"/>
<pin id="385" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_1/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sum_pix2_addr_1_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="15" slack="0"/>
<pin id="392" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_1/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sum_pix1_addr_3_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="15" slack="0"/>
<pin id="399" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_3/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sum_pix2_addr_3_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="15" slack="0"/>
<pin id="406" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_3/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="data_shift1_addr_1_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="15" slack="1"/>
<pin id="413" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_1/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="data_shift2_addr_1_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="15" slack="1"/>
<pin id="419" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_1/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sum_overP1_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="15" slack="1"/>
<pin id="425" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_overP1_addr/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_153/9 sum_overP1_load/10 sum_overP1_load_1/10 stg_200/11 stg_208/12 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sum_overP2_addr_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="15" slack="1"/>
<pin id="437" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_overP2_addr/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_155/9 sum_overP2_load/10 sum_overP2_load_1/10 stg_203/11 stg_211/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="data_shift1_addr_2_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="15" slack="0"/>
<pin id="449" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_2/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="data_shift2_addr_2_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="15" slack="0"/>
<pin id="455" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_2/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="thresh2_addr_2_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="15" slack="2"/>
<pin id="463" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr_2/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="data_shift1_addr_3_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="15" slack="0"/>
<pin id="470" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_3/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="data_shift2_addr_3_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="15" slack="0"/>
<pin id="476" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_3/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="thresh1_addr_2_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="15" slack="3"/>
<pin id="486" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr_2/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="thresh1_addr_3_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="15" slack="5"/>
<pin id="493" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr_3/14 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sum_pix2_addr_2_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="15" slack="0"/>
<pin id="500" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_2/17 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sum_pix1_addr_2_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="15" slack="0"/>
<pin id="507" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_2/17 "/>
</bind>
</comp>

<comp id="510" class="1004" name="thresh1_addr_1_gep_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="15" slack="0"/>
<pin id="514" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr_1/17 "/>
</bind>
</comp>

<comp id="516" class="1004" name="thresh2_addr_1_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="15" slack="0"/>
<pin id="520" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr_1/17 "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="15" slack="1"/>
<pin id="524" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="i_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="15" slack="0"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="kk_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="1"/>
<pin id="535" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="kk_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk/3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="15" slack="1"/>
<pin id="546" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="i_1_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="15" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="1" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="555" class="1005" name="i_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="15" slack="1"/>
<pin id="557" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="i_2_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="566" class="1005" name="k_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="k_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="8" slack="0"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="577" class="1005" name="itrig_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="itrig (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="itrig_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="32" slack="1"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="itrig/7 "/>
</bind>
</comp>

<comp id="589" class="1005" name="i_3_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="15" slack="1"/>
<pin id="591" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="593" class="1004" name="i_3_phi_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="15" slack="0"/>
<pin id="595" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="596" dir="0" index="2" bw="1" slack="1"/>
<pin id="597" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="598" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="601" class="1005" name="itrig_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="itrig_1 (phireg) "/>
</bind>
</comp>

<comp id="605" class="1004" name="itrig_1_phi_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="608" dir="0" index="2" bw="32" slack="1"/>
<pin id="609" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="610" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="itrig_1/8 "/>
</bind>
</comp>

<comp id="613" class="1005" name="kk_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk_1 (phireg) "/>
</bind>
</comp>

<comp id="617" class="1004" name="kk_1_phi_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="1"/>
<pin id="619" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="4" slack="1"/>
<pin id="621" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk_1/10 "/>
</bind>
</comp>

<comp id="625" class="1005" name="itrig_5_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="itrig_5 (phireg) "/>
</bind>
</comp>

<comp id="630" class="1004" name="itrig_5_phi_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="2"/>
<pin id="632" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="633" dir="0" index="2" bw="1" slack="1"/>
<pin id="634" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="4" bw="32" slack="6"/>
<pin id="636" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="6" bw="32" slack="6"/>
<pin id="638" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="itrig_5/16 "/>
</bind>
</comp>

<comp id="645" class="1005" name="i_4_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="15" slack="1"/>
<pin id="647" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_4_phi_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="15" slack="0"/>
<pin id="651" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="1" slack="1"/>
<pin id="653" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/17 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="3"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/12 tmp_36/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="15" slack="0"/>
<pin id="668" dir="0" index="1" bw="16" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="0" index="3" bw="5" slack="0"/>
<pin id="671" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="exitcond2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="15" slack="0"/>
<pin id="678" dir="0" index="1" bw="15" slack="1"/>
<pin id="679" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="i_5_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="15" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="15" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="exitcond1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="0" index="1" bw="4" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="kk_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk_2/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_6_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="0"/>
<pin id="709" dir="0" index="1" bw="4" slack="0"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_shl_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="14" slack="0"/>
<pin id="717" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_s_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="0" index="1" bw="4" slack="0"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_shl1_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="0"/>
<pin id="729" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="0"/>
<pin id="733" dir="0" index="1" bw="14" slack="0"/>
<pin id="734" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="exitcond9_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="15" slack="0"/>
<pin id="739" dir="0" index="1" bw="15" slack="3"/>
<pin id="740" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="i_6_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="15" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_8_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="15" slack="1"/>
<pin id="750" dir="0" index="1" bw="15" slack="0"/>
<pin id="751" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_18_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="15" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="exitcond8_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="15" slack="0"/>
<pin id="761" dir="0" index="1" bw="15" slack="4"/>
<pin id="762" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/6 "/>
</bind>
</comp>

<comp id="764" class="1004" name="i_7_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="15" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_7_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="15" slack="0"/>
<pin id="772" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="exitcond_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_5_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="exitcond7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="15" slack="0"/>
<pin id="790" dir="0" index="1" bw="15" slack="6"/>
<pin id="791" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="i_9_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="15" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/8 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_15_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="15" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_data_V_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="54" slack="0"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_16_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="813" class="1004" name="phitmp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="0"/>
<pin id="816" dir="0" index="2" bw="6" slack="0"/>
<pin id="817" dir="0" index="3" bw="6" slack="0"/>
<pin id="818" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_17_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_18_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="16" slack="0"/>
<pin id="830" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_19_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_20_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="0" index="1" bw="16" slack="0"/>
<pin id="841" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_22_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="4" slack="0"/>
<pin id="848" dir="0" index="2" bw="3" slack="0"/>
<pin id="849" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_26_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="0"/>
<pin id="855" dir="0" index="1" bw="4" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="861" class="1004" name="p_shl4_cast_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="14" slack="0"/>
<pin id="863" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_28_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="0"/>
<pin id="867" dir="0" index="1" bw="4" slack="0"/>
<pin id="868" dir="0" index="2" bw="1" slack="0"/>
<pin id="869" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="p_shl5_cast_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="0"/>
<pin id="875" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_31_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="11" slack="0"/>
<pin id="879" dir="0" index="1" bw="14" slack="0"/>
<pin id="880" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_32_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="15" slack="0"/>
<pin id="885" dir="0" index="1" bw="15" slack="2"/>
<pin id="886" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_45_cast_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="15" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_19_cast_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_21_cast_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="extLd_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="17" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/11 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_27_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_33_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="14" slack="0"/>
<pin id="915" dir="0" index="1" bw="4" slack="0"/>
<pin id="916" dir="0" index="2" bw="1" slack="0"/>
<pin id="917" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="921" class="1004" name="p_shl2_cast_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="14" slack="0"/>
<pin id="923" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_40_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="11" slack="0"/>
<pin id="927" dir="0" index="1" bw="4" slack="0"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/11 "/>
</bind>
</comp>

<comp id="933" class="1004" name="p_shl3_cast_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="11" slack="0"/>
<pin id="935" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/11 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_41_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="11" slack="0"/>
<pin id="939" dir="0" index="1" bw="14" slack="0"/>
<pin id="940" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_42_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="15" slack="0"/>
<pin id="945" dir="0" index="1" bw="15" slack="3"/>
<pin id="946" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/11 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_49_cast_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="15" slack="0"/>
<pin id="951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/11 "/>
</bind>
</comp>

<comp id="955" class="1004" name="extLd1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="17" slack="0"/>
<pin id="957" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd1/11 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_29_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="17" slack="0"/>
<pin id="962" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_30_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="17" slack="0"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="973" class="1004" name="kk_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="4" slack="1"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk_3/11 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_23_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="2"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_24_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="2"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_25_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="0" index="1" bw="32" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_35_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="0" index="1" bw="32" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="or_cond_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/13 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_39_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="0"/>
<pin id="1010" dir="0" index="1" bw="15" slack="4"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/13 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_40_cast_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="0"/>
<pin id="1018" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/13 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_37_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="0"/>
<pin id="1023" dir="0" index="1" bw="15" slack="4"/>
<pin id="1024" dir="0" index="2" bw="1" slack="0"/>
<pin id="1025" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/15 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_38_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_38/15 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_39_cast_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="0"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/15 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="ult_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="3"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/16 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="rev_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/16 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_34_not_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="3"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34_not/16 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="brmerge_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/16 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="exitcond6_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="15" slack="0"/>
<pin id="1064" dir="0" index="1" bw="15" slack="6"/>
<pin id="1065" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/17 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="i_8_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="15" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/17 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_9_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="15" slack="0"/>
<pin id="1075" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_data_V_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="64" slack="0"/>
<pin id="1083" dir="0" index="1" bw="32" slack="0"/>
<pin id="1084" dir="0" index="2" bw="32" slack="0"/>
<pin id="1085" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/18 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_10_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="25" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="0"/>
<pin id="1093" dir="0" index="2" bw="4" slack="0"/>
<pin id="1094" dir="0" index="3" bw="6" slack="0"/>
<pin id="1095" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/18 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_11_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="25" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="0" index="2" bw="4" slack="0"/>
<pin id="1104" dir="0" index="3" bw="6" slack="0"/>
<pin id="1105" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sum_pixP1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="28" slack="0"/>
<pin id="1112" dir="0" index="1" bw="25" slack="1"/>
<pin id="1113" dir="0" index="2" bw="1" slack="0"/>
<pin id="1114" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum_pixP1/19 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sum_pixP1_cast_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="28" slack="0"/>
<pin id="1119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_pixP1_cast/19 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sum_pixP2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="28" slack="0"/>
<pin id="1123" dir="0" index="1" bw="25" slack="1"/>
<pin id="1124" dir="0" index="2" bw="1" slack="0"/>
<pin id="1125" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum_pixP2/19 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sum_pixP2_cast_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="28" slack="0"/>
<pin id="1130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_pixP2_cast/19 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_12_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="28" slack="0"/>
<pin id="1134" dir="0" index="1" bw="8" slack="8"/>
<pin id="1135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_13_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="28" slack="0"/>
<pin id="1139" dir="0" index="1" bw="8" slack="8"/>
<pin id="1140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/19 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_14_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="0" index="1" bw="32" slack="9"/>
<pin id="1145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/20 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_21_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="2"/>
<pin id="1148" dir="0" index="1" bw="32" slack="10"/>
<pin id="1149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/21 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="LOW_THRESH_read_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="9"/>
<pin id="1152" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="LOW_THRESH_read "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="8"/>
<pin id="1160" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_2_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="15" slack="1"/>
<pin id="1166" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="i_5_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="15" slack="0"/>
<pin id="1178" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="kk_2_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="4" slack="0"/>
<pin id="1186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kk_2 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="tmp_3_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="15" slack="1"/>
<pin id="1191" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="i_6_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="15" slack="0"/>
<pin id="1199" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="i_7_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="15" slack="0"/>
<pin id="1210" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_5_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="0"/>
<pin id="1218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="i_9_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="15" slack="0"/>
<pin id="1226" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_15_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="64" slack="1"/>
<pin id="1231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="sum_pix1_addr_3_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="11" slack="1"/>
<pin id="1242" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_addr_3 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="sum_pix2_addr_3_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="11" slack="1"/>
<pin id="1247" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_addr_3 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="data_shift1_addr_1_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="14" slack="1"/>
<pin id="1252" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift1_addr_1 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="data_shift2_addr_1_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="14" slack="1"/>
<pin id="1257" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift2_addr_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="tmp_16_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="16" slack="1"/>
<pin id="1262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="phitmp_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="1"/>
<pin id="1267" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_17_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="2"/>
<pin id="1272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_19_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="2"/>
<pin id="1277" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="sum_overP1_addr_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="11" slack="1"/>
<pin id="1282" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_overP1_addr "/>
</bind>
</comp>

<comp id="1285" class="1005" name="sum_overP2_addr_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="11" slack="1"/>
<pin id="1287" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_overP2_addr "/>
</bind>
</comp>

<comp id="1293" class="1005" name="data_shift1_addr_2_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="14" slack="1"/>
<pin id="1295" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift1_addr_2 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="data_shift2_addr_2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="14" slack="1"/>
<pin id="1300" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift2_addr_2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="thresh2_addr_2_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="11" slack="1"/>
<pin id="1305" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="thresh2_addr_2 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="kk_3_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="4" slack="1"/>
<pin id="1310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk_3 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_23_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="1"/>
<pin id="1315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_25_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="2"/>
<pin id="1321" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="thresh1_addr_2_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="11" slack="1"/>
<pin id="1326" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="thresh1_addr_2 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="or_cond_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1336" class="1005" name="thresh1_addr_3_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="11" slack="1"/>
<pin id="1338" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="thresh1_addr_3 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="i_8_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="15" slack="0"/>
<pin id="1349" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="sum_pix2_addr_2_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="11" slack="1"/>
<pin id="1354" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_addr_2 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="sum_pix1_addr_2_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="11" slack="1"/>
<pin id="1359" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_addr_2 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="thresh1_addr_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="11" slack="3"/>
<pin id="1364" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="thresh1_addr_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="thresh2_addr_1_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="11" slack="3"/>
<pin id="1369" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="thresh2_addr_1 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="tmp_10_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="25" slack="1"/>
<pin id="1374" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_11_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="25" slack="1"/>
<pin id="1379" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_12_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="1"/>
<pin id="1384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="tmp_13_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="tmp_14_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="1"/>
<pin id="1396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="249"><net_src comp="106" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="238" pin=7"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="238" pin=8"/></net>

<net id="268"><net_src comp="116" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="258" pin=7"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="277"><net_src comp="72" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="295"><net_src comp="144" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="278" pin=5"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="278" pin=6"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="278" pin=7"/></net>

<net id="303"><net_src comp="146" pin="0"/><net_sink comp="278" pin=9"/></net>

<net id="304"><net_src comp="146" pin="0"/><net_sink comp="278" pin=10"/></net>

<net id="305"><net_src comp="148" pin="0"/><net_sink comp="278" pin=11"/></net>

<net id="306"><net_src comp="150" pin="0"/><net_sink comp="278" pin=12"/></net>

<net id="307"><net_src comp="152" pin="0"/><net_sink comp="278" pin=13"/></net>

<net id="308"><net_src comp="154" pin="0"/><net_sink comp="278" pin=14"/></net>

<net id="314"><net_src comp="80" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="80" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="86" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="80" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="80" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="104" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="374"><net_src comp="357" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="104" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="380"><net_src comp="363" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="80" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="381" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="388" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="400"><net_src comp="80" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="395" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="402" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="58" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="80" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="80" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="458"><net_src comp="451" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="459" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="471"><net_src comp="80" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="80" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="369" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="479"><net_src comp="466" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="480"><net_src comp="375" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="481"><net_src comp="472" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="482" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="489" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="501"><net_src comp="80" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="496" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="508"><net_src comp="80" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="509"><net_src comp="503" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="80" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="76" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="88" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="76" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="108" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="58" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="581" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="592"><net_src comp="76" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="600"><net_src comp="593" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="604"><net_src comp="601" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="611"><net_src comp="577" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="612"><net_src comp="605" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="616"><net_src comp="124" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="617" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="628"><net_src comp="72" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="640"><net_src comp="625" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="641"><net_src comp="625" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="601" pin="1"/><net_sink comp="630" pin=4"/></net>

<net id="643"><net_src comp="601" pin="1"/><net_sink comp="630" pin=6"/></net>

<net id="644"><net_src comp="630" pin="8"/><net_sink comp="625" pin=0"/></net>

<net id="648"><net_src comp="76" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="601" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="58" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="202" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="672"><net_src comp="70" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="208" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="72" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="74" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="680"><net_src comp="526" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="526" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="84" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="526" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="699"><net_src comp="537" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="90" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="537" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="94" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="537" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="98" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="707" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="100" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="537" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="102" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="719" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="715" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="548" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="548" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="84" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="548" pin="4"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="763"><net_src comp="559" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="559" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="84" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="559" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="780"><net_src comp="570" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="110" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="570" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="114" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="593" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="593" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="84" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="593" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="808"><net_src comp="258" pin="8"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="819"><net_src comp="118" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="805" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="120" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="122" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="826"><net_src comp="809" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="315" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="833"><net_src comp="827" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="837"><net_src comp="813" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="327" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="844"><net_src comp="838" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="850"><net_src comp="126" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="617" pin="4"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="128" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="858"><net_src comp="96" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="617" pin="4"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="98" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="853" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="870"><net_src comp="100" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="617" pin="4"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="102" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="876"><net_src comp="865" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="861" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="589" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="898"><net_src comp="895" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="902"><net_src comp="899" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="906"><net_src comp="369" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="613" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="94" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="918"><net_src comp="96" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="907" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="98" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="924"><net_src comp="913" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="100" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="907" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="102" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="936"><net_src comp="925" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="921" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="589" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="958"><net_src comp="375" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="427" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="903" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="965"><net_src comp="959" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="970"><net_src comp="439" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="955" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="966" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="977"><net_src comp="613" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="132" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="427" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="984"><net_src comp="979" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="989"><net_src comp="439" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="990"><net_src comp="985" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="995"><net_src comp="985" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="351" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="339" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="997" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="656" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="134" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="589" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="136" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1019"><net_src comp="1008" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1026"><net_src comp="134" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="589" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1028"><net_src comp="136" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1033"><net_src comp="1021" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="138" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1038"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1044"><net_src comp="339" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="1040" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="140" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="140" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="1045" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="649" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="649" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="84" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1076"><net_src comp="649" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1080"><net_src comp="1073" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1086"><net_src comp="142" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="327" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1088"><net_src comp="315" pin="2"/><net_sink comp="1081" pin=2"/></net>

<net id="1089"><net_src comp="1081" pin="3"/><net_sink comp="278" pin=8"/></net>

<net id="1096"><net_src comp="156" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="315" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="158" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1099"><net_src comp="122" pin="0"/><net_sink comp="1090" pin=3"/></net>

<net id="1106"><net_src comp="156" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="327" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1108"><net_src comp="158" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1109"><net_src comp="122" pin="0"/><net_sink comp="1100" pin=3"/></net>

<net id="1115"><net_src comp="160" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="162" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1120"><net_src comp="1110" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1126"><net_src comp="160" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="162" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1131"><net_src comp="1121" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1136"><net_src comp="1117" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1141"><net_src comp="1128" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1153"><net_src comp="196" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1156"><net_src comp="1150" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1157"><net_src comp="1150" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1161"><net_src comp="662" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1167"><net_src comp="666" pin="4"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1171"><net_src comp="1164" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1172"><net_src comp="1164" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1179"><net_src comp="681" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1187"><net_src comp="701" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1192"><net_src comp="731" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1200"><net_src comp="742" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1211"><net_src comp="764" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1219"><net_src comp="782" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1227"><net_src comp="793" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1232"><net_src comp="799" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1235"><net_src comp="1229" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1236"><net_src comp="1229" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="1237"><net_src comp="1229" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1238"><net_src comp="1229" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1239"><net_src comp="1229" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1243"><net_src comp="395" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1248"><net_src comp="402" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1253"><net_src comp="409" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1258"><net_src comp="415" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1263"><net_src comp="809" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1268"><net_src comp="813" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1273"><net_src comp="823" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1278"><net_src comp="834" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1283"><net_src comp="421" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1288"><net_src comp="433" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1296"><net_src comp="445" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1301"><net_src comp="451" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1306"><net_src comp="459" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1311"><net_src comp="973" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="1316"><net_src comp="979" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1322"><net_src comp="991" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1327"><net_src comp="482" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1335"><net_src comp="1002" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="489" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1350"><net_src comp="1067" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1355"><net_src comp="496" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1360"><net_src comp="503" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1365"><net_src comp="510" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1370"><net_src comp="516" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1375"><net_src comp="1090" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1380"><net_src comp="1100" pin="4"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1385"><net_src comp="1132" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1391"><net_src comp="1137" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1397"><net_src comp="1142" pin="2"/><net_sink comp="1394" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {18 }
	Port: out_stream_V_keep_V | {18 }
	Port: out_stream_V_strb_V | {18 }
	Port: out_stream_V_user_V | {18 }
	Port: out_stream_V_last_V | {18 }
	Port: out_stream_V_id_V | {18 }
	Port: out_stream_V_dest_V | {18 }
	Port: double_trig | {1 16 }
	Port: trig_data | {1 12 13 14 15 }
	Port: trig_pixel | {1 13 15 }
 - Input state : 
	Port: l2_trigger : in_stream_V_data_V | {5 9 }
	Port: l2_trigger : in_stream_V_keep_V | {5 9 }
	Port: l2_trigger : in_stream_V_strb_V | {5 9 }
	Port: l2_trigger : in_stream_V_user_V | {5 9 }
	Port: l2_trigger : in_stream_V_last_V | {5 9 }
	Port: l2_trigger : in_stream_V_id_V | {5 9 }
	Port: l2_trigger : in_stream_V_dest_V | {5 9 }
	Port: l2_trigger : n_pixels_in_bus | {1 }
	Port: l2_trigger : N_BG | {1 }
	Port: l2_trigger : LOW_THRESH | {1 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_5 : 1
		stg_73 : 2
		tmp_4 : 1
		sum_pix1_addr : 2
		stg_76 : 3
		sum_pix2_addr : 2
		stg_78 : 3
		thresh1_addr : 2
		stg_80 : 3
		thresh2_addr : 2
		stg_82 : 3
	State 3
		exitcond1 : 1
		kk_2 : 1
		stg_88 : 2
		tmp_6 : 1
		p_shl_cast : 2
		tmp_s : 1
		p_shl1_cast : 2
		tmp_3 : 3
	State 4
		exitcond9 : 1
		i_6 : 1
		stg_99 : 2
		tmp_8 : 1
		tmp_18_cast : 2
		data_shift1_addr : 3
		data_shift2_addr : 3
		stg_104 : 4
		stg_105 : 4
	State 5
	State 6
		exitcond8 : 1
		i_7 : 1
		stg_114 : 2
		tmp_7 : 1
		sum_pix1_addr_1 : 2
		stg_117 : 3
		sum_pix2_addr_1 : 2
		stg_119 : 3
	State 7
		exitcond : 1
		tmp_5 : 1
		stg_126 : 2
	State 8
		exitcond7 : 1
		i_9 : 1
		stg_132 : 2
		tmp_15 : 1
		sum_pix1_addr_3 : 2
		sum_pix1_load_1 : 3
		sum_pix2_addr_3 : 2
		sum_pix2_load_1 : 3
	State 9
		tmp_16 : 1
		phitmp : 1
		tmp_17 : 2
		tmp_18 : 3
		stg_147 : 4
		tmp_19 : 2
		tmp_20 : 3
		stg_151 : 4
		stg_153 : 1
		stg_155 : 1
	State 10
		tmp_22 : 1
		stg_160 : 2
		tmp_26 : 1
		p_shl4_cast : 2
		tmp_28 : 1
		p_shl5_cast : 2
		tmp_31 : 3
		tmp_32 : 4
		tmp_45_cast : 5
		data_shift1_addr_2 : 6
		data_shift2_addr_2 : 6
		data_shift1_load : 7
		data_shift2_load : 7
		stg_175 : 1
		stg_177 : 1
		thresh2_load : 1
	State 11
		extLd : 1
		tmp_33 : 1
		p_shl2_cast : 2
		tmp_40 : 1
		p_shl3_cast : 2
		tmp_41 : 3
		tmp_42 : 4
		tmp_49_cast : 5
		data_shift1_addr_3 : 6
		data_shift2_addr_3 : 6
		stg_194 : 7
		extLd1 : 1
		stg_197 : 7
		tmp_29 : 2
		stg_200 : 3
		tmp_30 : 2
		stg_203 : 3
	State 12
		tmp_23 : 1
		stg_208 : 2
		tmp_24 : 1
		stg_211 : 2
		tmp_25 : 2
		stg_214 : 3
		thresh1_load : 1
		stg_218 : 1
	State 13
		tmp_35 : 1
		or_cond : 2
		stg_224 : 2
		tmp_40_cast : 1
		stg_228 : 2
	State 14
		thresh1_load_1 : 1
	State 15
		tmp_38 : 1
		tmp_39_cast : 1
		stg_237 : 2
	State 16
		ult : 1
		rev : 2
		brmerge : 2
		stg_245 : 2
	State 17
		exitcond6 : 1
		i_8 : 1
		stg_253 : 2
		tmp_9 : 1
		sum_pix2_addr_2 : 2
		sum_pix2_load : 3
		sum_pix1_addr_2 : 2
		sum_pix1_load : 3
		thresh1_addr_1 : 2
		thresh2_addr_1 : 2
	State 18
		tmp_data_V : 1
		stg_264 : 2
		tmp_10 : 1
		tmp_11 : 1
	State 19
		sum_pixP1_cast : 1
		sum_pixP2_cast : 1
		tmp_12 : 2
		tmp_13 : 2
	State 20
		stg_276 : 1
	State 21
		stg_280 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_5_fu_681            |    0    |    0    |    15   |
|          |            kk_2_fu_701           |    0    |    0    |    4    |
|          |           tmp_3_fu_731           |    0    |    0    |    14   |
|          |            i_6_fu_742            |    0    |    0    |    15   |
|          |           tmp_8_fu_748           |    0    |    0    |    15   |
|          |            i_7_fu_764            |    0    |    0    |    15   |
|          |           tmp_5_fu_782           |    0    |    0    |    8    |
|          |            i_9_fu_793            |    0    |    0    |    15   |
|          |           tmp_18_fu_827          |    0    |    0    |    32   |
|          |           tmp_20_fu_838          |    0    |    0    |    32   |
|    add   |           tmp_31_fu_877          |    0    |    0    |   7.5   |
|          |           tmp_32_fu_883          |    0    |    0    |   7.5   |
|          |           tmp_27_fu_907          |    0    |    0    |    4    |
|          |           tmp_41_fu_937          |    0    |    0    |   7.5   |
|          |           tmp_42_fu_943          |    0    |    0    |   7.5   |
|          |           tmp_29_fu_959          |    0    |    0    |    32   |
|          |           tmp_30_fu_966          |    0    |    0    |    32   |
|          |            kk_3_fu_973           |    0    |    0    |    4    |
|          |           tmp_23_fu_979          |    0    |    0    |    32   |
|          |           tmp_24_fu_985          |    0    |    0    |    32   |
|          |            i_8_fu_1067           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_656            |    0    |    0    |    11   |
|          |         exitcond2_fu_676         |    0    |    0    |    6    |
|          |         exitcond1_fu_695         |    0    |    0    |    2    |
|          |         exitcond9_fu_737         |    0    |    0    |    6    |
|          |         exitcond8_fu_759         |    0    |    0    |    6    |
|          |          exitcond_fu_776         |    0    |    0    |    3    |
|   icmp   |         exitcond7_fu_788         |    0    |    0    |    6    |
|          |           tmp_25_fu_991          |    0    |    0    |    11   |
|          |           tmp_35_fu_997          |    0    |    0    |    11   |
|          |            ult_fu_1040           |    0    |    0    |    11   |
|          |         exitcond6_fu_1062        |    0    |    0    |    6    |
|          |          tmp_14_fu_1142          |    0    |    0    |    11   |
|          |          tmp_21_fu_1146          |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          tmp_12_fu_1132          |    2    |    0    |    1    |
|          |          tmp_13_fu_1137          |    2    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |            rev_fu_1045           |    0    |    0    |    1    |
|          |        tmp_34_not_fu_1051        |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|    and   |          or_cond_fu_1002         |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          tmp_38_fu_1029          |    0    |    0    |    0    |
|          |          brmerge_fu_1056         |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|          |    LOW_THRESH_read_read_fu_196   |    0    |    0    |    0    |
|   read   |       N_BG_read_read_fu_202      |    0    |    0    |    0    |
|          | n_pixels_in_bus_read_read_fu_208 |    0    |    0    |    0    |
|          |       empty_12_read_fu_258       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_214         |    0    |    0    |    0    |
|   write  |         grp_write_fu_222         |    0    |    0    |    0    |
|          |         grp_write_fu_230         |    0    |    0    |    0    |
|          |       stg_264_write_fu_278       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| nbreadreq|       tmp_nbreadreq_fu_238       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_662           |    0    |    0    |    0    |
|          |           tmp_4_fu_687           |    0    |    0    |    0    |
|          |         p_shl_cast_fu_715        |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_727        |    0    |    0    |    0    |
|          |        tmp_18_cast_fu_753        |    0    |    0    |    0    |
|          |           tmp_7_fu_770           |    0    |    0    |    0    |
|          |           tmp_15_fu_799          |    0    |    0    |    0    |
|   zext   |        tmp_45_cast_fu_889        |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_921        |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_933        |    0    |    0    |    0    |
|          |        tmp_49_cast_fu_949        |    0    |    0    |    0    |
|          |        tmp_40_cast_fu_1016       |    0    |    0    |    0    |
|          |        tmp_39_cast_fu_1035       |    0    |    0    |    0    |
|          |           tmp_9_fu_1073          |    0    |    0    |    0    |
|          |      sum_pixP1_cast_fu_1117      |    0    |    0    |    0    |
|          |      sum_pixP2_cast_fu_1128      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_2_fu_666           |    0    |    0    |    0    |
|partselect|           phitmp_fu_813          |    0    |    0    |    0    |
|          |          tmp_10_fu_1090          |    0    |    0    |    0    |
|          |          tmp_11_fu_1100          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_6_fu_707           |    0    |    0    |    0    |
|          |           tmp_s_fu_719           |    0    |    0    |    0    |
|          |           tmp_26_fu_853          |    0    |    0    |    0    |
|          |           tmp_28_fu_865          |    0    |    0    |    0    |
|          |           tmp_33_fu_913          |    0    |    0    |    0    |
|bitconcatenate|           tmp_40_fu_925          |    0    |    0    |    0    |
|          |          tmp_39_fu_1008          |    0    |    0    |    0    |
|          |          tmp_37_fu_1021          |    0    |    0    |    0    |
|          |        tmp_data_V_fu_1081        |    0    |    0    |    0    |
|          |         sum_pixP1_fu_1110        |    0    |    0    |    0    |
|          |         sum_pixP2_fu_1121        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|extractvalue|        tmp_data_V_2_fu_805       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           tmp_16_fu_809          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_17_fu_823          |    0    |    0    |    0    |
|          |           tmp_19_fu_834          |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_861        |    0    |    0    |    0    |
|   sext   |        p_shl5_cast_fu_873        |    0    |    0    |    0    |
|          |        tmp_19_cast_fu_895        |    0    |    0    |    0    |
|          |        tmp_21_cast_fu_899        |    0    |    0    |    0    |
|          |           extLd_fu_903           |    0    |    0    |    0    |
|          |           extLd1_fu_955          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_22_fu_845          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   453   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|data_shift1|   17   |    0   |    0   |
|data_shift2|   17   |    0   |    0   |
| sum_overP1|    4   |    0   |    0   |
| sum_overP2|    4   |    0   |    0   |
|  sum_pix1 |    4   |    0   |    0   |
|  sum_pix2 |    4   |    0   |    0   |
|  thresh1  |    4   |    0   |    0   |
|  thresh2  |    4   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   58   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  LOW_THRESH_read_reg_1150 |   32   |
|data_shift1_addr_1_reg_1250|   14   |
|data_shift1_addr_2_reg_1293|   14   |
|data_shift2_addr_1_reg_1255|   14   |
|data_shift2_addr_2_reg_1298|   14   |
|        i_1_reg_544        |   15   |
|        i_2_reg_555        |   15   |
|        i_3_reg_589        |   15   |
|        i_4_reg_645        |   15   |
|        i_5_reg_1176       |   15   |
|        i_6_reg_1197       |   15   |
|        i_7_reg_1208       |   15   |
|        i_8_reg_1347       |   15   |
|        i_9_reg_1224       |   15   |
|         i_reg_522         |   15   |
|      itrig_1_reg_601      |   32   |
|      itrig_5_reg_625      |   32   |
|       itrig_reg_577       |   32   |
|         k_reg_566         |    8   |
|        kk_1_reg_613       |    4   |
|       kk_2_reg_1184       |    4   |
|       kk_3_reg_1308       |    4   |
|         kk_reg_533        |    4   |
|      or_cond_reg_1332     |    1   |
|      phitmp_reg_1265      |   16   |
|  sum_overP1_addr_reg_1280 |   11   |
|  sum_overP2_addr_reg_1285 |   11   |
|  sum_pix1_addr_2_reg_1357 |   11   |
|  sum_pix1_addr_3_reg_1240 |   11   |
|  sum_pix2_addr_2_reg_1352 |   11   |
|  sum_pix2_addr_3_reg_1245 |   11   |
|  thresh1_addr_1_reg_1362  |   11   |
|  thresh1_addr_2_reg_1324  |   11   |
|  thresh1_addr_3_reg_1336  |   11   |
|  thresh2_addr_1_reg_1367  |   11   |
|  thresh2_addr_2_reg_1303  |   11   |
|      tmp_10_reg_1372      |   25   |
|      tmp_11_reg_1377      |   25   |
|      tmp_12_reg_1382      |   32   |
|      tmp_13_reg_1388      |   32   |
|      tmp_14_reg_1394      |    1   |
|      tmp_15_reg_1229      |   64   |
|      tmp_16_reg_1260      |   16   |
|      tmp_17_reg_1270      |   32   |
|      tmp_19_reg_1275      |   32   |
|       tmp_1_reg_1158      |   32   |
|      tmp_23_reg_1313      |   32   |
|      tmp_25_reg_1319      |    1   |
|       tmp_2_reg_1164      |   15   |
|       tmp_3_reg_1189      |   15   |
|       tmp_5_reg_1216      |    8   |
+---------------------------+--------+
|           Total           |   858  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_214 |  p2  |   2  |   1  |    2   |
|  grp_write_fu_222 |  p2  |   3  |  16  |   48   ||    16   |
|  grp_write_fu_230 |  p2  |   2  |   1  |    2   |
| grp_access_fu_315 |  p0  |   6  |  11  |   66   ||    11   |
| grp_access_fu_315 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_327 |  p0  |   6  |  11  |   66   ||    11   |
| grp_access_fu_327 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_339 |  p0  |   6  |  11  |   66   ||    11   |
| grp_access_fu_339 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_351 |  p0  |   4  |  11  |   44   ||    11   |
| grp_access_fu_351 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_369 |  p0  |   5  |  14  |   70   ||    14   |
| grp_access_fu_369 |  p1  |   3  |  17  |   51   ||    17   |
| grp_access_fu_375 |  p0  |   5  |  14  |   70   ||    14   |
| grp_access_fu_375 |  p1  |   3  |  17  |   51   ||    17   |
| grp_access_fu_427 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_427 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_439 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_439 |  p1  |   3  |  32  |   96   ||    32   |
|   itrig_reg_577   |  p0  |   2  |  32  |   64   ||    32   |
|    i_3_reg_589    |  p0  |   2  |  15  |   30   ||    15   |
|    kk_1_reg_613   |  p0  |   2  |   4  |    8   ||    4    |
|  itrig_5_reg_625  |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1258  ||  31.693 ||   419   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   453  |
|   Memory  |   58   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   31   |    -   |   419  |
|  Register |    -   |    -   |    -   |   858  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   58   |    4   |   31   |   858  |   872  |
+-----------+--------+--------+--------+--------+--------+
