{"Source Block": ["verilog-ethernet/rtl/axis_adapter.v@117:127@HdlIdDef", "reg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_length_adjust.v@120:130", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nassign status_valid = status_valid_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@87:97", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@71:81", "reg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@75:85", "reg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@98:108", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\nreg current_output_tvalid;\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@69:79", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@122:132", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nassign status_valid = status_valid_reg;\nassign status_frame_pad = status_frame_pad_reg;\nassign status_frame_truncate = status_frame_truncate_reg;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@114:124", "\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int = 0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@75:85", "reg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_demux_4.v@88:98", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@74:84", "reg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_demux_4.v@91:101", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\nreg current_output_tvalid;\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@96:106", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@73:83", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@117:127", "reg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@71:81", "reg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@69:79", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@86:96", "reg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@73:83", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@85:95", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_adapter.v@115:125", "reg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                         output_axis_tvalid_int;\nreg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_mux_4.v@90:100", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@113:123", "reg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int = 0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@89:99", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@89:99", "reg input_3_axis_tready_reg = 0, input_3_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@122:132", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nassign status_valid = status_valid_reg;\nassign status_frame_pad = status_frame_pad_reg;\nassign status_frame_truncate = status_frame_truncate_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@118:128", "reg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    cycle_count_next = cycle_count_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@70:80", "reg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\n"]], "Diff Content": {"Delete": [[122, "reg input_axis_tready_reg = 0, input_axis_tready_next;\n"]], "Add": [[122, "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n"]]}}