# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.000128 512 200 430 146432 5.66995 3.51642 50.3827 104.93 164.642 164.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.001024 1024 120 830 12544 1.21395 0.698272 11.177 26.4764 39.6742 39.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 0.000512 1024 150 240 37248 1.66355 8.06717 52.4253 62.2003 62.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.000128 512 200 430 146304 5.63766 3.51926 58.9339 104.99 173.223 173.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.001024 1024 120 830 12384 1.21066 0.690976 12.678 26.1462 40.8335 40.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 0.000512 1024 150 240 37296 1.67242 9.24435 52.5453 63.5027 63.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.000128 512 200 430 145920 5.51814 3.51994 60.1437 104.925 174.247 174.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.001024 1024 120 830 12160 1.20445 0.685664 13.0465 25.9999 41.0418 41.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 0.000512 1024 150 240 37280 1.67008 9.63491 52.4758 63.8239 63.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.000128 512 200 430 145920 5.59974 3.51437 56.594 104.796 170.644 170.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.001024 1024 120 830 12288 1.20298 0.685888 12.3034 26.03 40.3264 40.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 0.000512 1024 150 240 37248 1.66938 8.96819 52.4645 63.1468 63.2014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.000128 512 200 430 145600 5.67082 3.52227 57.3619 104.847 171.542 171.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.001024 1024 120 830 12400 1.21014 0.689248 12.5735 26.0352 40.612 40.7038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 0.000512 1024 150 240 37200 1.66298 9.10221 52.407 63.2157 63.2721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.000128 512 200 430 146048 5.60083 3.51082 59.0204 104.806 173.089 173.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.001024 1024 120 830 12096 1.21485 0.68976 12.7124 26.138 40.856 40.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 0.000512 1024 150 240 37184 1.66659 9.47018 52.4004 63.58 63.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.000128 512 200 430 144960 5.63152 3.5183 58.5826 104.516 172.391 172.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.001024 1024 120 830 12000 1.21354 0.687232 12.634 26.0511 40.6941 40.7839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 0.000512 1024 150 240 37200 1.66669 9.43718 52.4134 63.5599 63.6162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.000128 512 200 430 145408 5.61834 3.51206 58.3525 104.643 172.268 172.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.001024 1024 120 830 11776 1.19968 0.679584 11.978 25.732 39.6968 39.7885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 0.000512 1024 150 240 37120 1.66179 9.10771 52.3395 63.1542 63.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.000128 512 200 430 144384 5.60771 3.5065 56.6044 104.438 170.293 170.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.001024 1024 120 830 12288 1.2104 0.688416 12.5917 26.1799 40.7773 40.8679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 0.000512 1024 150 240 37056 1.66163 9.24467 52.3827 63.3333 63.3856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.000128 512 200 430 144000 5.54781 3.51606 60.8741 104.463 174.545 174.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.001024 1024 120 830 12000 1.22192 0.69152 13.19 26.1864 41.3941 41.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 0.000512 1024 150 240 37000 1.66128 9.89558 52.3064 63.9047 63.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.000128 512 200 430 145408 5.51706 3.51642 68.0791 104.822 182.074 182.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.001024 1024 120 830 11264 1.18579 0.669536 14.1694 25.2325 41.3612 41.4514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 0.000512 1024 150 240 36864 1.64454 11.5261 52.2093 65.4233 65.4786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.000128 512 200 435 146176 5.6439 3.51802 49.8671 104.996 164.172 164.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.001024 1024 120 840 12416 1.21642 0.70048 10.9603 26.309 39.2915 39.3806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1770 0.000512 1024 150 240 37312 1.66838 14.6908 52.5076 68.9088 68.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.000128 512 200 435 146240 5.69229 3.52256 50.5671 104.987 164.911 165.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.001024 1024 120 840 12320 1.21171 0.691488 10.9298 26.1855 39.1262 39.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 0.000512 1024 150 240 37320 1.6688 7.87187 52.5195 62.1049 62.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.000128 512 200 435 145920 5.64832 3.51846 50.7152 104.845 164.874 164.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.001024 1024 120 840 12288 1.21203 0.688768 10.8464 26.2434 39.0978 39.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 0.000512 1024 150 240 37296 1.66502 7.8127 52.5125 62.0315 62.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.000128 512 200 435 146048 5.6945 3.52051 51.2568 104.852 165.472 165.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.001024 1024 120 840 12096 1.21299 0.688128 11.0427 26.0846 39.1363 39.2233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 0.000512 1024 150 240 37296 1.67526 8.10781 52.5211 62.3457 62.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.000128 512 200 435 145920 5.67264 3.51437 54.0007 105.031 168.362 168.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.001024 1024 120 840 12288 1.21862 0.694272 11.5714 26.358 39.9502 40.0425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 0.000512 1024 150 240 37248 1.66515 8.32717 52.4659 62.5025 62.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.000128 512 200 435 145728 5.59066 3.51747 59.0461 104.875 173.175 173.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.001024 1024 120 840 12096 1.21242 0.690304 12.9931 26.1181 41.1193 41.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 0.000512 1024 150 240 37296 1.6703 9.49286 52.4858 63.6902 63.7461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.000128 512 200 435 145920 5.6121 3.51904 59.1994 104.937 173.409 173.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.001024 1024 120 840 12160 1.2063 0.688128 12.8282 26.0043 40.8324 40.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 0.000512 1024 150 240 37280 1.66912 9.33053 52.4799 63.5202 63.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.000128 512 200 435 145920 5.59894 3.50998 61.7829 104.778 175.811 175.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.001024 1024 120 840 11904 1.20966 0.686784 13.4206 26.0304 41.4534 41.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 0.000512 1024 150 240 37248 1.66803 9.9881 52.4596 64.1584 64.2151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.000128 512 200 435 145600 5.576 3.52029 62.0762 104.853 176.163 176.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.001024 1024 120 840 12000 1.21424 0.68608 13.3537 26.0293 41.3893 41.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 0.000512 1024 150 240 37200 1.66662 9.84883 52.4017 63.9608 64.0164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.000128 512 200 435 146048 5.5097 3.51219 61.5363 104.871 175.569 175.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.001024 1024 120 840 12096 1.21155 0.68608 13.5377 26.1554 41.7009 41.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 0.000512 1024 150 240 37184 1.66707 9.95107 52.4339 64.0956 64.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.000128 512 200 435 144960 5.52931 3.51606 61.1286 104.537 174.849 174.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.001024 1024 120 840 12000 1.2136 0.689568 13.2732 26.0635 41.3453 41.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 0.000512 1024 150 240 37200 1.66944 9.71392 52.4304 63.8564 63.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.000128 512 200 435 145408 5.61226 3.50803 59.5265 104.646 173.435 173.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.001024 1024 120 840 11776 1.20333 0.67984 12.5237 25.7339 40.2431 40.3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 0.000512 1024 150 240 37120 1.66256 9.3272 52.3428 63.3748 63.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.000128 512 200 435 144384 5.50838 3.50413 63.7995 104.338 177.289 177.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.001024 1024 120 840 11520 1.22317 0.690176 14.2844 26.1552 42.4582 42.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 0.000512 1024 150 240 37056 1.66051 10.9641 52.3407 65.0068 65.0626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.000128 512 200 435 144000 5.55222 3.5176 66.4916 104.35 180.05 180.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.001024 1024 120 840 12000 1.21914 0.691424 14.884 26.155 43.0555 43.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 0.000512 1024 150 240 37000 1.66042 10.9634 52.2546 64.9218 64.9728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.000128 512 200 435 145408 5.52067 3.51555 62.1013 104.714 175.992 176.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.001024 1024 120 840 11264 1.18781 0.666912 12.7809 25.2077 39.949 40.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 0.000512 1024 150 240 36864 1.64605 9.86931 52.1623 63.7208 63.7767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.000128 512 200 440 145664 5.65392 3.50822 47.7236 104.92 161.953 162.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.001024 1024 120 840 12544 1.2095 0.693088 10.399 26.2928 38.7026 38.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1770 0.000512 1024 150 240 37312 1.67117 13.9045 52.4701 68.0886 68.1441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.000128 512 200 440 145600 5.69197 3.52234 53.8889 104.927 168.176 168.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.001024 1024 120 840 12480 1.21466 0.690816 11.7527 26.1704 39.9395 40.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 0.000512 1024 150 240 37320 1.66474 8.33987 52.4908 62.5398 62.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.000128 512 200 440 145536 5.65904 3.51917 50.7892 104.751 164.865 164.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.001024 1024 120 840 12480 1.21242 0.692096 11.0004 26.2185 39.2309 39.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 0.000512 1024 150 240 37296 1.66538 7.80387 52.4613 61.9731 62.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.000128 512 200 440 145152 5.70445 3.51613 51.4942 104.776 165.632 165.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.001024 1024 120 840 12320 1.20915 0.688416 11.1517 26.0653 39.2217 39.3103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 0.000512 1024 150 240 37296 1.66899 8.06502 52.4803 62.2568 62.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.000128 512 200 440 145408 5.68934 3.51216 51.8387 104.927 166.114 166.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.001024 1024 120 840 12544 1.21475 0.695968 11.4495 26.3289 39.7969 39.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 0.000512 1024 150 240 37248 1.66323 8.09626 52.4197 62.2245 62.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.000128 512 200 440 145728 5.55328 3.52218 63.305 104.891 177.416 177.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.001024 1024 120 840 12384 1.21155 0.689888 14.0565 26.1219 42.1842 42.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 0.000512 1024 150 240 37296 1.66707 10.0642 52.4945 64.2685 64.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.000128 512 200 440 145152 5.64253 3.50576 46.0982 104.574 159.967 160.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.001024 1024 120 840 12096 1.20003 0.68192 9.77293 25.841 37.6018 37.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 0.000512 1024 150 240 37152 1.66707 7.07178 52.4047 61.1877 61.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.000128 512 200 440 145280 5.53718 3.51891 61.6517 105.025 175.876 175.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.001024 1024 120 840 12160 1.20458 0.688928 13.1961 26.0243 41.2202 41.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 0.000512 1024 150 240 37280 1.66858 9.63062 52.5266 63.868 63.9246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.000128 512 200 440 143360 5.63776 3.50618 44.2362 104.241 157.761 157.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.001024 1024 120 840 12160 1.21046 0.688128 9.51203 26.1358 37.6546 37.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 0.000512 1024 150 240 37120 1.66474 6.77203 52.4303 60.9098 60.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.000128 512 200 440 145152 5.61046 3.512 58.8917 104.758 172.917 173.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.001024 1024 120 840 12288 1.20422 0.6856 12.6443 26.0268 40.6668 40.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 0.000512 1024 150 240 37248 1.66912 9.03414 52.4473 63.1937 63.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.000128 512 200 440 144384 5.66477 3.50829 41.9697 104.33 155.621 155.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.001024 1024 120 840 12288 1.21242 0.688128 9.25395 26.1645 37.4274 37.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 0.000512 1024 150 240 37056 1.66093 6.58253 52.3319 60.6189 60.6768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.000128 512 200 440 145600 5.59382 3.52515 59.506 104.846 173.615 173.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.001024 1024 120 840 12000 1.21242 0.688032 12.9592 26.033 40.9976 41.0901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 0.000512 1024 150 240 37200 1.66502 9.45181 52.4056 63.5655 63.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.000128 512 200 440 144000 5.70182 3.51642 43.1501 104.467 156.98 157.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.001024 1024 120 840 12000 1.2183 0.68864 9.33363 26.1918 37.5397 37.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 0.000512 1024 150 240 37000 1.66035 6.7376 52.3086 60.7497 60.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.000128 512 200 440 145152 5.49424 3.51232 71.9932 104.88 186.021 186.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.001024 1024 120 840 12096 1.21254 0.688992 16.5335 26.1477 44.6931 44.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 0.000512 1024 150 240 37184 1.66742 12.1181 52.4414 66.2709 66.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.000128 512 200 440 145152 5.67318 3.50771 49.8615 104.85 164.035 164.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.001024 1024 120 840 11648 1.20173 0.677856 10.364 25.6798 38.0316 38.1243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 0.000512 1024 150 240 36960 1.65478 7.93898 52.2366 61.8745 61.9305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.000128 512 200 440 144960 5.52547 3.52038 69.646 104.621 183.449 183.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.001024 1024 120 840 12000 1.21254 0.68944 15.7792 26.0809 43.8694 43.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 0.000512 1024 150 240 37200 1.67056 11.5384 52.4753 65.7277 65.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.000128 512 200 440 144000 5.68243 3.51232 49.9833 104.694 164.017 164.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.001024 1024 120 840 11520 1.23062 0.690432 10.4038 26.24 38.6732 38.7687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 0.000512 1024 150 240 36960 1.66093 7.96435 52.3052 61.9724 62.0279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.000128 512 200 440 144384 5.53856 3.50838 68.4354 104.729 182.357 182.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.001024 1024 120 840 11776 1.20157 0.679936 15.0277 25.7474 42.7596 42.8574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 0.000512 1024 150 240 37120 1.66298 11.2106 52.3835 65.3007 65.3599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.000128 512 200 440 143360 5.70998 3.51642 48.841 104.828 163.038 163.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.001024 1024 120 840 11264 1.18582 0.667296 9.85315 25.2318 37.0444 37.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 0.000512 1024 150 240 36864 1.65062 7.66362 52.2093 61.5672 61.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.000128 512 200 440 144384 5.53984 3.51075 62.0461 104.343 175.583 175.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.001024 1024 120 840 12288 1.21411 0.692032 13.7771 26.1531 41.9472 42.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 0.000512 1024 150 240 37056 1.66432 9.84515 52.3423 63.8948 63.9511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.000128 512 200 440 141312 5.64131 3.4953 43.4857 103.443 156.206 156.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.001024 1024 120 840 10752 1.2017 0.671744 8.97581 25.3963 36.35 36.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 0.000512 1024 150 240 36864 1.66256 6.84099 52.3402 60.8868 60.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.000128 512 200 440 144000 5.55754 3.51875 64.2831 104.464 177.963 178.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.001024 1024 120 840 12000 1.22061 0.692224 14.0717 26.1821 42.2707 42.3629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 0.000512 1024 150 240 37000 1.65981 10.1765 52.3069 64.1873 64.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.000128 512 200 440 140800 5.63203 3.49456 47.2988 103.526 160.097 160.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.001024 1024 120 840 9600 1.16947 0.641728 8.15245 24.3094 34.3825 34.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 0.000512 1024 150 240 36800 1.66064 7.35821 52.3078 61.3695 61.4255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.000128 512 200 432 146176 5.64701 3.51309 47.3405 104.985 161.628 161.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.001024 1024 120 840 12288 1.21677 0.694528 10.2479 26.3026 38.57 38.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1770 0.000512 1024 150 240 37312 1.66621 13.6745 52.498 67.88 67.9378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.000128 512 200 432 146240 5.68394 3.52077 50.0866 104.999 164.437 164.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.001024 1024 120 840 12160 1.2151 0.691328 10.7862 26.1861 38.985 39.0771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 0.000512 1024 150 240 37320 1.66915 7.7783 52.5323 62.0221 62.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.000128 512 200 432 145920 5.64934 3.51437 49.5477 104.75 163.609 163.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.001024 1024 120 840 12288 1.21808 0.693184 10.8393 26.2155 39.074 39.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 0.000512 1024 150 240 37296 1.66758 7.79462 52.4579 61.9631 62.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.000128 512 200 432 145920 5.65773 3.5129 32.988 104.785 147.092 147.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.001024 1024 120 840 11904 1.2112 0.690432 6.94109 26.033 34.9832 35.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 0.000512 1024 150 240 37248 1.66778 5.11395 52.4616 59.2869 59.3448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.000128 512 200 432 146048 5.69008 3.5217 56.8241 104.855 171.035 171.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.001024 1024 120 840 12096 1.21293 0.688704 12.4036 26.0817 40.4926 40.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 0.000512 1024 150 240 37296 1.67178 9.07293 52.5212 63.308 63.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.000128 512 200 432 146048 5.6512 3.51654 37.5344 104.797 151.648 151.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.001024 1024 120 840 12096 1.21072 0.69056 8.0632 26.1393 36.213 36.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 0.000512 1024 150 240 37184 1.66502 5.81318 52.3971 59.9193 59.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.000128 512 200 432 145920 5.61533 3.51347 54.0427 104.907 168.219 168.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.001024 1024 120 840 12288 1.22006 0.694272 12.1811 26.3189 40.519 40.6079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 0.000512 1024 150 240 37248 1.66742 8.76339 52.4022 62.8778 62.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.000128 512 200 432 145408 5.66704 3.51203 37.388 104.637 151.35 151.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.001024 1024 120 840 11776 1.20422 0.684032 7.97126 25.7312 35.6953 35.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 0.000512 1024 150 240 37120 1.66298 5.96621 52.3337 60.006 60.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.000128 512 200 432 145728 5.6399 3.51994 60.3619 104.89 174.556 174.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.001024 1024 120 840 12096 1.2135 0.690176 13.284 26.1639 41.4547 41.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 0.000512 1024 150 240 37296 1.67098 9.61242 52.4925 63.8184 63.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.000128 512 200 432 145152 5.64512 3.51059 44.0158 104.558 157.871 157.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.001024 1024 120 840 11520 1.2089 0.681984 9.05622 25.835 36.8915 36.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 0.000512 1024 150 240 37152 1.66707 6.73693 52.3979 60.843 60.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.000128 512 200 432 145920 5.60323 3.51501 58.8016 105.038 173.102 173.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.001024 1024 120 840 11840 1.21133 0.685888 12.4129 26.0306 40.4474 40.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 0.000512 1024 150 240 37280 1.67008 9.10995 52.534 63.3579 63.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.000128 512 200 432 144640 5.61754 3.5071 41.8476 104.142 155.543 155.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.001024 1024 120 840 11520 1.22144 0.688128 8.8119 26.1175 36.9442 37.0367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 0.000512 1024 150 240 37120 1.66422 6.66624 52.3738 60.7466 60.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.000128 512 200 432 145920 5.49808 3.5103 69.2347 104.878 183.26 183.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.001024 1024 120 840 11904 1.21014 0.689088 15.8293 26.0464 43.8811 43.9747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 0.000512 1024 150 240 37248 1.66922 11.8508 52.509 66.0718 66.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.000128 512 200 432 144384 5.66288 3.50678 47.2628 104.316 160.896 161.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.001024 1024 120 840 11520 1.22368 0.690272 9.82387 26.1524 37.9947 38.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 0.000512 1024 150 240 37056 1.66538 7.5305 52.3234 61.5647 61.6182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.000128 512 200 432 145600 5.56742 3.52355 68.7002 104.944 182.881 182.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.001024 1024 120 840 12000 1.2159 0.688128 15.7571 26.0525 43.8175 43.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 0.000512 1024 150 240 37200 1.66662 11.4994 52.4513 65.6593 65.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.000128 512 200 432 144000 5.70115 3.51376 48.8797 104.382 162.618 162.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.001024 1024 120 840 12000 1.22256 0.690176 10.7167 26.1657 38.9018 38.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 0.000512 1024 150 240 37000 1.66051 7.91962 52.267 61.89 61.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.000128 512 200 432 146048 5.452 3.5129 66.1516 104.859 180.117 180.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.001024 1024 120 840 12096 1.21306 0.688128 15.5785 26.1489 43.7332 43.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 0.000512 1024 150 240 37184 1.66704 11.2228 52.4349 65.3658 65.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.000128 512 200 432 145152 5.67184 3.50752 46.9633 104.945 161.238 161.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.001024 1024 120 840 11648 1.20435 0.679872 9.93866 25.7061 37.6382 37.7303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 0.000512 1024 150 240 36960 1.65274 7.5992 52.2855 61.5788 61.6366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.000128 512 200 432 144960 5.52285 3.51642 63.8258 104.552 177.562 177.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.001024 1024 120 840 12000 1.21155 0.68608 15.0674 26.0608 43.1271 43.2195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 0.000512 1024 150 240 37200 1.67322 11.0084 52.4385 65.1637 65.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.000128 512 200 432 144000 5.68934 3.50989 46.0001 104.719 160.063 160.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.001024 1024 120 840 11520 1.22851 0.691744 9.61773 26.2453 37.8897 37.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 0.000512 1024 150 240 36960 1.66115 7.16595 52.3175 61.186 61.2408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.000128 512 200 432 145408 5.52099 3.50685 62.9265 104.618 176.717 176.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.001024 1024 120 840 11776 1.2031 0.678656 14.1522 25.7186 41.861 41.9538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 0.000512 1024 150 240 37120 1.66301 10.5027 52.323 64.532 64.5892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.000128 512 200 432 145408 5.66742 3.51242 45.3771 104.808 159.51 159.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.001024 1024 120 840 11264 1.18496 0.665344 9.26538 25.2338 36.4494 36.5419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 0.000512 1024 150 240 36864 1.64723 7.1471 52.2003 61.0395 61.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.000128 512 200 425 145920 5.6601 3.50867 52.9541 104.905 167.172 167.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.001024 1024 120 850 12288 1.21526 0.696896 11.6287 26.2828 39.931 40.0212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1770 0.000512 1024 150 250 37248 1.66707 15.6324 52.4677 69.8103 69.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.000128 512 200 425 145920 5.69274 3.52083 47.9767 104.927 162.269 162.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.001024 1024 120 850 12160 1.21312 0.6888 10.3989 26.1695 38.575 38.6686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 0.000512 1024 150 250 37240 1.66707 7.76192 52.4761 61.9462 62.0016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.000128 512 200 425 145920 5.66198 3.51562 31.5189 105.018 145.856 145.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.001024 1024 120 850 11840 1.21037 0.692512 6.87366 26.0353 34.9145 35.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 0.000512 1024 150 250 37200 1.66707 5.17667 52.5067 59.3909 59.4471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.000128 512 200 425 145536 5.65469 3.51648 51.3043 104.764 165.387 165.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.001024 1024 120 850 12288 1.21706 0.692064 11.269 26.2258 39.5135 39.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 0.000512 1024 150 250 37248 1.66714 8.37459 52.5001 62.5855 62.6411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.000128 512 200 425 145152 5.66346 3.5137 34.2143 104.882 148.417 148.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.001024 1024 120 850 11904 1.20976 0.688096 7.15763 26.0586 35.2176 35.3099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 0.000512 1024 150 250 37152 1.66605 5.41715 52.4752 59.6022 59.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.000128 512 200 425 145600 5.6897 3.51664 54.2671 104.83 168.452 168.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.001024 1024 120 850 12096 1.21302 0.68608 11.9406 26.0772 40.0229 40.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 0.000512 1024 150 250 37240 1.6681 9.06035 52.5292 63.2997 63.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.000128 512 200 425 145152 5.66314 3.5136 35.7709 104.881 149.972 150.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.001024 1024 120 850 12096 1.21395 0.687104 7.74717 26.159 35.9111 36.0016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 0.000512 1024 150 250 37184 1.67117 5.84867 52.5373 60.099 60.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.000128 512 200 425 145920 5.67238 3.51437 56.4554 104.932 170.715 170.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.001024 1024 120 850 12288 1.21709 0.694272 12.659 26.3275 41.0026 41.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 0.000512 1024 150 250 37184 1.66707 9.46768 52.4253 63.6015 63.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.000128 512 200 425 145408 5.66538 3.51462 38.3262 104.728 152.38 152.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.001024 1024 120 850 11776 1.2025 0.679936 8.36106 25.7561 36.1076 36.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 0.000512 1024 150 250 37120 1.66502 6.38566 52.4771 60.5706 60.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.000128 512 200 425 145728 5.63357 3.52122 60.9164 104.911 175.124 175.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.001024 1024 120 850 12096 1.21472 0.68976 13.2796 26.1225 41.4152 41.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 0.000512 1024 150 250 37224 1.66915 9.97594 52.4999 64.1867 64.2459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.000128 512 200 425 145152 5.64634 3.50637 44.258 104.556 158.113 158.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.001024 1024 120 850 11520 1.21101 0.683168 9.37549 25.8374 37.2126 37.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 0.000512 1024 150 250 37152 1.66752 7.18445 52.4902 61.3838 61.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.000128 512 200 425 145920 5.60688 3.51814 58.3392 104.955 172.562 172.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.001024 1024 120 850 11840 1.2088 0.684384 12.8493 26.0067 40.8524 40.9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 0.000512 1024 150 250 37200 1.66912 9.71571 52.4775 63.9052 63.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.000128 512 200 425 144640 5.61347 3.50973 41.9907 104.232 155.493 155.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.001024 1024 120 850 11520 1.22061 0.691968 8.92922 26.1393 37.0895 37.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 0.000512 1024 150 250 37120 1.66528 6.96934 52.5212 61.1991 61.2565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.000128 512 200 425 145152 5.50832 3.51027 68.5196 104.769 182.448 182.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.001024 1024 120 850 11904 1.21178 0.685504 15.5312 26.0202 43.5526 43.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 0.000512 1024 150 250 37152 1.66512 11.8503 52.4247 65.983 66.0355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.000128 512 200 425 144384 5.66374 3.50669 47.169 104.333 160.816 160.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.001024 1024 120 850 11520 1.22371 0.68912 10.1069 26.1496 38.2768 38.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 0.000512 1024 150 250 37056 1.66502 7.98925 52.4339 62.1309 62.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.000128 512 200 425 145600 5.56682 3.52435 68.579 104.862 182.672 182.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.001024 1024 120 850 12000 1.21418 0.68608 15.6854 26.0363 43.7274 43.8174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 0.000512 1024 150 250 37200 1.66912 11.824 52.5028 66.0374 66.0955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.000128 512 200 425 144000 5.70605 3.51642 49.2098 104.475 163.057 163.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.001024 1024 120 850 12000 1.21702 0.692 10.6877 26.1875 38.8925 38.9843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 0.000512 1024 150 250 37000 1.66029 8.15885 52.4142 62.2737 62.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.000128 512 200 425 145152 5.51856 3.5088 64.3925 104.79 178.344 178.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.001024 1024 120 850 12096 1.21085 0.687776 15.306 26.1287 43.4388 43.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 0.000512 1024 150 250 37184 1.66602 11.4858 52.488 65.6831 65.7408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.000128 512 200 425 145152 5.66499 3.50678 45.4967 104.843 159.657 159.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.001024 1024 120 850 11648 1.2008 0.678688 9.84707 25.6805 37.5136 37.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 0.000512 1024 150 250 36960 1.66218 7.68691 52.3325 61.7235 61.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.000128 512 200 425 144960 5.5295 3.5201 63.0911 104.624 176.906 177.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.001024 1024 120 850 12000 1.21549 0.687776 14.6826 26.0762 42.77 42.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 0.000512 1024 150 250 37080 1.66397 11.1929 52.4107 65.3113 65.3689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.000128 512 200 425 144000 5.68666 3.51024 45.527 104.691 159.555 159.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.001024 1024 120 850 11520 1.22746 0.690176 9.50138 26.2369 37.7633 37.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 0.000512 1024 150 250 36960 1.66339 7.38304 52.3941 61.4852 61.5391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.000128 512 200 425 145408 5.59008 3.51456 64.1786 104.703 178.128 178.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.001024 1024 120 850 11776 1.20013 0.681696 13.9994 25.7421 41.7352 41.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 0.000512 1024 150 250 37120 1.66723 10.704 52.4607 64.8743 64.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.000128 512 200 425 145408 5.6665 3.5184 45.5265 104.805 159.657 159.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.001024 1024 120 850 11264 1.18854 0.6656 9.16563 25.2343 36.3544 36.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 0.000512 1024 150 250 36864 1.65478 7.54246 52.2944 61.5338 61.5889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.000128 512 200 448 144640 5.68467 3.51235 48.0632 104.909 162.314 162.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.001024 1024 120 832 12032 1.21731 0.690496 9.95443 26.2885 38.2587 38.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 0.000512 1024 150 256 37216 1.66707 7.86781 52.482 62.0588 62.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.000128 512 200 448 144384 5.72067 3.51648 31.543 104.932 145.855 145.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.001024 1024 120 832 12032 1.22669 0.699488 6.688 26.3291 35.0451 35.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1770 0.000512 1024 150 256 37184 1.67078 13.6682 52.4799 67.8611 67.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.000128 512 200 448 144640 5.72768 3.52224 49.6511 104.93 163.972 164.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.001024 1024 120 832 11840 1.2233 0.691648 10.1993 26.1692 38.3908 38.4819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 0.000512 1024 150 256 37200 1.66771 8.01382 52.4813 62.2046 62.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.000128 512 200 448 144640 5.69005 3.5161 33.1024 104.943 147.39 147.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.001024 1024 120 832 11520 1.2183 0.68736 6.61126 26.0093 34.6293 34.7208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 0.000512 1024 150 256 37120 1.66506 5.22122 52.4189 59.3473 59.4062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.000128 512 200 448 144384 5.68115 3.51456 54.9224 104.822 169.084 169.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.001024 1024 120 832 11904 1.21952 0.69392 11.0812 26.24 39.3394 39.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 0.000512 1024 150 256 37200 1.66707 8.74291 52.5214 62.9747 63.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.000128 512 200 448 144384 5.68342 3.51213 34.7799 104.88 149.002 149.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.001024 1024 120 832 11520 1.21942 0.690176 7.09056 26.0554 35.1634 35.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 0.000512 1024 150 256 37152 1.67274 5.73168 52.532 59.9792 60.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.000128 512 200 448 144256 5.73235 3.52026 52.0136 104.832 166.239 166.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.001024 1024 120 832 11872 1.22144 0.688992 11.0295 26.0764 39.1208 39.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 0.000512 1024 150 256 37184 1.66614 8.7511 52.5109 62.9716 63.0281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.000128 512 200 448 144256 5.69245 3.5129 34.2414 104.889 148.479 148.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.001024 1024 120 832 11648 1.22294 0.689408 7.05523 26.1612 35.2329 35.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 0.000512 1024 150 256 37072 1.66493 5.61741 52.4481 59.7751 59.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.000128 512 200 448 143808 5.72832 3.52106 28.7884 104.803 142.99 143.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.001024 1024 120 832 11424 1.21158 0.677792 5.76896 25.6061 33.3731 33.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 0.000512 1024 150 256 36960 1.65686 4.67952 52.3092 58.688 58.7478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.000128 512 200 448 144384 5.71645 3.51344 54.244 104.918 168.538 168.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.001024 1024 120 832 12032 1.2239 0.694304 11.2544 26.3263 39.6013 39.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 0.000512 1024 150 256 37184 1.66944 8.87603 52.4791 63.0685 63.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.000128 512 200 448 143360 5.71142 3.51018 36.6013 104.63 150.6 150.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.001024 1024 120 832 11264 1.20954 0.678272 7.34464 25.733 35.0727 35.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 0.000512 1024 150 256 37120 1.67139 6.12144 52.4829 60.3207 60.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.000128 512 200 448 142848 5.70166 3.51027 30.7877 104.347 144.493 144.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.001024 1024 120 832 11520 1.22618 0.69424 6.3856 26.1657 34.5776 34.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 0.000512 1024 150 256 37056 1.66909 5.09133 52.4953 59.2992 59.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.000128 512 200 448 144576 5.38166 3.51642 70.5231 104.989 184.553 184.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.001024 1024 120 832 11808 1.22086 0.689952 16.0253 26.1463 44.1892 44.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 0.000512 1024 150 256 37152 1.66755 12.5169 52.4984 66.726 66.7815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.000128 512 200 448 144000 5.68122 3.51155 48.7916 104.558 162.69 162.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.001024 1024 120 832 11520 1.20803 0.679776 9.89142 25.8316 37.7155 37.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 0.000512 1024 150 256 37008 1.66502 7.97286 52.3574 62.0379 62.0937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.000128 512 200 448 143424 5.73226 3.51693 40.8072 104.69 154.892 155.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.001024 1024 120 832 11232 1.22477 0.68288 7.95306 25.9527 35.9213 36.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 0.000512 1024 150 256 36936 1.6649 6.62938 52.3996 60.736 60.7935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.000128 512 200 448 144640 5.54048 3.51744 68.2914 104.952 182.445 182.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.001024 1024 120 832 11520 1.21843 0.68608 14.646 26.0042 42.6618 42.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 0.000512 1024 150 256 37120 1.66502 11.6457 52.4253 65.7785 65.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.000128 512 200 448 143360 5.64509 3.50592 48.9773 104.214 162.492 162.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.001024 1024 120 832 11520 1.22086 0.68624 10.0988 26.1257 38.2408 38.3336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 0.000512 1024 150 256 36960 1.65888 7.98038 52.3591 62.041 62.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.000128 512 200 448 144000 5.68794 3.51232 40.0546 104.614 154.015 154.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.001024 1024 120 832 11520 1.22902 0.69008 8.39869 26.2186 36.6454 36.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 0.000512 1024 150 256 36960 1.66298 6.74701 52.4217 60.8752 60.9326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.000128 512 200 448 144384 5.62938 3.5121 63.3594 104.78 177.421 177.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.001024 1024 120 832 11520 1.21997 0.685952 13.6088 26.0258 41.6467 41.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 0.000512 1024 150 256 37152 1.67373 11.0992 52.4865 65.3018 65.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.000128 512 200 448 142848 5.69514 3.50765 45.0823 104.327 158.757 158.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.001024 1024 120 832 11520 1.22451 0.689568 9.08045 26.1581 37.2573 37.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 0.000512 1024 150 256 37056 1.66707 7.22909 52.4822 61.4209 61.4802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.000128 512 200 448 142848 5.62589 3.50003 40.2786 103.967 153.515 153.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.001024 1024 120 832 10368 1.20557 0.673024 7.38314 25.2814 34.646 34.7415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 0.000512 1024 150 256 36864 1.6623 6.50451 52.4017 60.6106 60.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.000128 512 200 448 144000 5.60563 3.52256 65.258 104.944 179.465 179.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.001024 1024 120 832 11600 1.22362 0.687776 13.6862 26.0523 41.7558 41.8488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 0.000512 1024 150 256 37100 1.66544 10.9478 52.4677 65.1238 65.1797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.000128 512 200 448 142400 5.73251 3.52006 46.0377 104.393 159.828 159.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.001024 1024 120 832 11200 1.23411 0.688928 9.51523 26.1675 37.7131 37.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 0.000512 1024 150 256 37000 1.66544 7.53843 52.4278 61.6733 61.7272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.000128 512 200 448 141600 5.66986 3.50525 40.2678 103.475 153.06 153.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.001024 1024 120 832 10800 1.2528 0.692672 7.71664 26.3269 36.0994 36.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 0.000512 1024 150 256 36900 1.66502 6.40048 52.4702 60.578 60.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.000128 512 200 448 144256 5.64208 3.51453 62.4105 104.876 176.587 176.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.001024 1024 120 832 11648 1.22186 0.688128 13.1873 26.15 41.3555 41.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 0.000512 1024 150 256 37072 1.6655 10.4526 52.44 64.6014 64.6607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.000128 512 200 448 143360 5.70944 3.50694 45.39 104.881 159.635 159.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.001024 1024 120 832 10752 1.21712 0.678144 8.79386 25.6864 36.4841 36.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 0.000512 1024 150 256 36960 1.66723 7.35642 52.4041 61.4747 61.5281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.000128 512 200 448 142464 5.73347 3.51411 38.6031 104.942 152.936 153.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.001024 1024 120 832 10752 1.22634 0.685632 7.76064 25.8378 35.6188 35.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 0.000512 1024 150 256 36624 1.64627 6.05798 52.0963 59.8421 59.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.000128 512 200 448 144000 5.65082 3.51437 63.7089 104.637 177.653 177.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.001024 1024 120 832 11520 1.22403 0.689536 12.9758 26.0781 41.0738 41.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 0.000512 1024 150 256 37080 1.66864 10.3603 52.4736 64.5441 64.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.000128 512 200 448 144000 5.6864 3.51152 46.2212 104.636 160.204 160.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.001024 1024 120 832 11520 1.22832 0.690752 9.65194 26.2238 37.8984 37.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 0.000512 1024 150 256 36960 1.66496 7.68557 52.4252 61.8191 61.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.000128 512 200 448 144000 5.71926 3.52461 39.3792 104.697 153.467 153.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.001024 1024 120 832 10080 1.23789 0.679584 7.36438 25.7395 35.1274 35.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 0.000512 1024 150 256 36720 1.66166 6.0759 52.2961 60.0772 60.1367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.000128 512 200 448 143360 5.6679 3.50922 61.5421 104.726 175.591 175.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.001024 1024 120 832 11264 1.20989 0.680448 12.7882 25.7493 40.5315 40.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 0.000512 1024 150 256 37120 1.66912 10.58 52.5311 64.8217 64.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.000128 512 200 448 143360 5.7169 3.516 46.7327 104.695 160.805 160.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.001024 1024 120 832 10240 1.2055 0.668352 8.17962 25.2059 35.3665 35.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 0.000512 1024 150 256 36864 1.66234 7.03078 52.3012 61.0371 61.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.000128 512 200 448 141312 5.64285 3.49226 38.9305 103.503 151.715 151.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.001024 1024 120 832 10752 1.20486 0.673984 7.90954 25.4082 35.3035 35.3976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 0.000512 1024 150 256 36864 1.66899 6.60275 52.521 60.8372 60.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.000128 512 200 440 145152 5.6711 3.50989 48.9779 104.998 163.305 163.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.001024 1024 120 840 12416 1.21331 0.692224 10.5927 26.3068 38.9098 39.0021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 0.000512 1024 150 240 37312 1.67053 7.55766 52.5071 61.7778 61.8353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.000128 512 200 440 144896 5.71206 3.51382 32.4544 104.931 146.76 146.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.001024 1024 120 840 12288 1.21984 0.696544 7.02266 26.3309 35.3787 35.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1770 0.000512 1024 150 240 37248 1.66698 13.2383 52.4165 67.3644 67.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.000128 512 200 440 145280 5.71619 3.52294 54.5086 104.912 168.806 168.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.001024 1024 120 840 12320 1.21293 0.688512 12.1105 26.1697 40.2904 40.3804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 0.000512 1024 150 240 37320 1.6671 8.6081 52.4834 62.8031 62.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.000128 512 200 440 145280 5.67658 3.51846 36.383 104.928 150.654 150.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.001024 1024 120 840 12160 1.20733 0.689248 7.77379 26.0072 35.7838 35.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 0.000512 1024 150 240 37280 1.66912 5.6423 52.4736 59.8287 59.8893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.000128 512 200 440 144000 5.71203 3.51734 30.1472 104.552 144.074 144.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.001024 1024 120 840 12000 1.21466 0.687808 6.43434 26.0672 34.5104 34.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 0.000512 1024 150 240 37200 1.67533 4.6609 52.4354 58.8198 58.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.000128 512 200 440 144768 5.67075 3.51437 51.4405 104.734 165.501 165.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.001024 1024 120 840 12288 1.21446 0.692416 11.2154 26.2153 39.4473 39.5346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 0.000512 1024 150 240 37296 1.67117 7.89459 52.4523 62.0604 62.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.000128 512 200 440 144384 5.68419 3.51594 33.6439 104.868 147.856 147.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.001024 1024 120 840 11904 1.20966 0.68608 7.39427 26.0522 35.4491 35.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 0.000512 1024 150 240 37248 1.67069 5.32275 52.5061 59.5412 59.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.000128 512 200 440 144000 5.67123 3.51203 28.0203 104.525 141.878 141.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.001024 1024 120 840 11520 1.21043 0.680256 5.92285 25.8311 33.7501 33.8444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 0.000512 1024 150 240 37152 1.66845 4.33562 52.3814 58.4294 58.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.000128 512 200 440 144704 5.5601 3.51402 65.2991 104.841 179.348 179.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.001024 1024 120 840 12096 1.2129 0.688224 15.7583 26.0772 43.845 43.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 0.000512 1024 150 240 37296 1.67222 11.518 52.5212 65.7553 65.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.000128 512 200 440 144256 5.69053 3.5127 44.619 104.88 158.848 158.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.001024 1024 120 840 12096 1.21318 0.686464 10.2256 26.1774 38.4105 38.5024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 0.000512 1024 150 240 37184 1.66739 7.33542 52.4389 61.4839 61.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.000128 512 200 440 143808 5.74531 3.51834 38.0449 104.902 152.355 152.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.001024 1024 120 840 11424 1.20765 0.676096 7.74269 25.6301 35.3622 35.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 0.000512 1024 150 240 37128 1.66522 5.97622 52.4327 60.1161 60.1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.000128 512 200 440 144896 5.55008 3.51875 64.2999 104.932 178.44 178.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.001024 1024 120 840 12288 1.21619 0.692256 15.1544 26.3228 43.4937 43.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 0.000512 1024 150 240 37248 1.66298 10.7605 52.4184 64.885 64.9429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.000128 512 200 440 144384 5.67552 3.51008 43.6852 104.619 157.634 157.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.001024 1024 120 840 11776 1.20234 0.681568 9.49459 25.7241 37.2115 37.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 0.000512 1024 150 240 37120 1.66096 6.88294 52.3316 60.9189 60.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.000128 512 200 440 142848 5.69725 3.51402 35.0979 104.398 148.851 148.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.001024 1024 120 840 11520 1.22534 0.690112 7.6673 26.1769 35.8647 35.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 0.000512 1024 150 240 37056 1.66189 5.76275 52.3674 59.8346 59.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.000128 512 200 440 145152 5.55795 3.51664 65.1017 104.964 179.279 179.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.001024 1024 120 840 12096 1.21322 0.690048 14.975 26.1362 43.1164 43.2072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 0.000512 1024 150 240 37296 1.66912 10.8954 52.5292 65.1362 65.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.000128 512 200 440 144000 5.6841 3.51075 46.4372 104.554 160.326 160.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.001024 1024 120 840 11520 1.21018 0.681984 9.59456 25.8316 37.4235 37.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 0.000512 1024 150 240 37152 1.66682 7.12314 52.394 61.2265 61.2823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.000128 512 200 440 143424 5.71939 3.51642 40.6396 104.706 154.722 154.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.001024 1024 120 840 11232 1.22662 0.684032 8.7409 25.958 36.7166 36.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 0.000512 1024 150 240 37152 1.67014 6.53542 52.5435 60.7927 60.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.000128 512 200 440 142848 5.63571 3.49994 36.5132 103.977 149.771 149.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.001024 1024 120 840 10368 1.19894 0.66704 7.52845 25.2816 34.7816 34.8746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 0.000512 1024 150 240 36864 1.65069 5.81238 52.2532 59.7604 59.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.000128 512 200 440 145280 5.53558 3.51437 64.1585 104.953 178.302 178.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.001024 1024 120 840 12160 1.2032 0.684384 14.2294 26.0055 42.2321 42.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 0.000512 1024 150 240 37280 1.66531 10.3854 52.4876 64.5813 64.6368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.000128 512 200 440 143360 5.648 3.50602 45.2684 104.227 158.793 158.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.001024 1024 120 840 12160 1.21226 0.69008 10.0329 26.1325 38.1742 38.2641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 0.000512 1024 150 240 37120 1.66502 7.00211 52.4183 61.1265 61.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.000128 512 200 440 144000 5.68701 3.51366 40.3685 104.622 154.336 154.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.001024 1024 120 840 11520 1.23402 0.691392 7.98099 26.2195 36.23 36.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 0.000512 1024 150 240 36960 1.66054 5.87558 52.2653 59.8449 59.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.000128 512 200 440 140800 5.6447 3.4897 35.5927 103.467 148.335 148.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.001024 1024 120 840 11520 1.23475 0.692224 8.37434 26.3523 36.758 36.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 0.000512 1024 150 240 36800 1.64723 5.86272 52.2037 59.7545 59.8097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.000128 512 200 440 144384 5.53779 3.51219 61.146 104.857 175.195 175.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.001024 1024 120 840 11904 1.21046 0.687424 13.3311 26.0423 41.3793 41.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 0.000512 1024 150 240 37248 1.66707 9.72182 52.4964 63.9274 63.9836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.000128 512 200 440 142848 5.70864 3.51114 43.6351 104.421 157.421 157.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.001024 1024 120 840 11520 1.22726 0.68944 9.45014 26.1802 37.6544 37.7488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 0.000512 1024 150 240 37056 1.66214 7.05597 52.3776 61.1369 61.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.000128 512 200 440 142848 5.62749 3.50368 37.5955 104.154 151.03 151.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.001024 1024 120 840 10368 1.19981 0.669056 7.71072 25.2791 34.9658 35.0614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 0.000512 1024 150 240 36864 1.64928 5.87347 52.2508 59.8162 59.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.000128 512 200 440 141312 5.64589 3.48979 34.5332 103.422 147.235 147.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.001024 1024 120 840 10752 1.20784 0.671328 7.31469 25.4278 34.7267 34.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 0.000512 1024 150 240 36864 1.66317 5.61562 52.3324 59.6534 59.7074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.000128 512 200 440 144800 5.59517 3.52102 61.9596 104.946 176.162 176.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.001024 1024 120 840 12000 1.21469 0.689792 14.0489 26.0505 42.1074 42.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 0.000512 1024 150 240 37200 1.66426 9.92323 52.4498 64.078 64.1365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.000128 512 200 440 144000 5.69939 3.51642 47.1225 104.38 160.859 160.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.001024 1024 120 840 12000 1.22221 0.689152 9.84202 26.1676 38.0264 38.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 0.000512 1024 150 240 37000 1.6569 7.00986 52.2651 60.9744 61.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.000128 512 200 440 141600 5.67117 3.50429 38.5684 103.374 151.264 151.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.001024 1024 120 840 12000 1.2271 0.694368 8.91933 26.3037 37.2507 37.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 0.000512 1024 150 240 36900 1.65683 5.86957 52.2668 59.8356 59.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.000128 512 200 440 140800 5.6537 3.49254 36.5421 103.51 149.347 149.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.001024 1024 120 840 9600 1.16717 0.64112 7.08502 24.3129 33.3101 33.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 0.000512 1024 150 240 36800 1.65984 5.88221 52.3108 59.8974 59.9552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.000128 512 200 432 144640 5.68374 3.5112 54.6458 104.926 168.908 169.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.001024 1024 120 864 12032 1.2201 0.693056 11.6573 26.2864 39.9654 40.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 0.000512 1024 150 240 37312 1.67302 8.26982 52.4711 62.4576 62.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.000128 512 200 432 144384 5.70918 3.51094 34.5936 105.014 148.975 149.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.001024 1024 120 864 12032 1.22413 0.693856 7.64938 26.3542 36.0247 36.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1770 0.000512 1024 150 240 37248 1.66554 14.9954 52.4615 69.1653 69.2215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.000128 512 200 432 144384 5.68397 3.51171 28.8563 104.871 143.069 143.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.001024 1024 120 864 11520 1.21901 0.688128 6.2425 26.0479 34.305 34.3976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1770 0.000512 1024 150 240 37248 1.66893 15.0794 52.5042 69.2947 69.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.000128 512 200 432 144640 5.72637 3.52464 51.9693 104.93 166.293 166.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.001024 1024 120 864 11840 1.22227 0.689728 11.1019 26.1692 39.2851 39.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 0.000512 1024 150 240 37320 1.66755 7.86934 52.4886 62.0723 62.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.000128 512 200 432 144640 5.68832 3.51926 34.0884 105.041 148.479 148.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.001024 1024 120 864 11520 1.2191 0.686496 7.38858 26.0334 35.4357 35.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 0.000512 1024 150 240 37280 1.66845 5.32166 52.5309 59.562 59.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.000128 512 200 432 144000 5.69834 3.52086 28.4298 104.536 142.327 142.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.001024 1024 120 864 11520 1.22291 0.68752 6.07462 26.0631 34.1548 34.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 0.000512 1024 150 240 37200 1.67117 4.33043 52.4262 58.4708 58.5303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.000128 512 200 432 144384 5.53917 3.51437 66.1317 104.746 180.072 180.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.001024 1024 120 864 11904 1.22166 0.690176 15.5827 26.2172 43.8156 43.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 0.000512 1024 150 240 37296 1.66979 11.2313 52.4616 65.4059 65.4601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.000128 512 200 432 144384 5.68909 3.51242 44.0128 104.753 158.113 158.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.001024 1024 120 864 11520 1.22038 0.6864 9.75366 26.0231 37.7897 37.8839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 0.000512 1024 150 240 37248 1.66787 7.05658 52.4467 61.2156 61.2692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.000128 512 200 432 144000 5.67498 3.51338 37.3066 104.642 151.281 151.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.001024 1024 120 864 11520 1.21232 0.680096 8.22573 25.8555 36.0822 36.1713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 0.000512 1024 150 240 37152 1.66742 5.60109 52.4412 59.7543 59.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.000128 512 200 432 142848 5.70208 3.50749 31.4193 104.347 145.126 145.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.001024 1024 120 864 11520 1.23072 0.693024 6.95034 26.1613 35.1435 35.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 0.000512 1024 150 240 37056 1.66134 4.98195 52.3412 59.0274 59.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.000128 512 200 432 144256 5.66544 3.52192 63.062 104.751 177.142 177.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.001024 1024 120 864 11872 1.21872 0.689856 14.5401 26.0583 42.6087 42.7008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 0.000512 1024 150 240 37296 1.67053 10.3199 52.4708 64.505 64.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.000128 512 200 432 144256 5.6913 3.51226 42.642 104.887 156.88 156.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.001024 1024 120 864 11648 1.22406 0.689888 9.28112 26.1661 37.4661 37.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 0.000512 1024 150 240 37184 1.67104 6.65699 52.4457 60.8177 60.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.000128 512 200 432 143808 5.73018 3.51926 35.7704 104.83 149.995 150.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.001024 1024 120 864 11424 1.20656 0.675936 7.52131 25.6144 35.1289 35.2214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 0.000512 1024 150 240 37128 1.66707 5.58285 52.3978 59.6898 59.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.000128 512 200 432 143360 5.71165 3.50762 31.454 104.843 145.661 145.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.001024 1024 120 864 10752 1.21843 0.678112 6.59283 25.6841 34.2819 34.3728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 0.000512 1024 150 240 36960 1.65325 5.15037 52.2323 59.0788 59.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.000128 512 200 432 144384 5.65907 3.51642 61.6032 104.945 175.869 175.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.001024 1024 120 864 12032 1.22301 0.694752 14.1276 26.328 42.4851 42.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 0.000512 1024 150 240 37248 1.66502 9.9825 52.4244 64.1153 64.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.000128 512 200 432 143360 5.72045 3.5137 41.925 104.611 155.913 156.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.001024 1024 120 864 11264 1.20957 0.68144 9.00976 25.7236 36.7298 36.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 0.000512 1024 150 240 37120 1.66307 6.60288 52.3204 60.6303 60.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.000128 512 200 432 142848 5.71837 3.50854 35.0272 104.426 148.824 148.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.001024 1024 120 864 11520 1.23043 0.690176 7.85203 26.184 36.0602 36.1513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 0.000512 1024 150 240 37056 1.65904 5.72006 52.3839 59.8053 59.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.000128 512 200 432 143360 5.71382 3.5113 32.2954 104.791 146.459 146.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.001024 1024 120 864 10240 1.20794 0.666048 6.55654 25.2322 33.7678 33.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 0.000512 1024 150 240 36864 1.65053 4.9127 52.1952 58.801 58.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.000128 512 200 432 144576 5.56851 3.51648 62.0606 104.985 176.271 176.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.001024 1024 120 864 11808 1.21738 0.689504 13.7698 26.1463 41.9295 42.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 0.000512 1024 150 240 37296 1.67027 9.87341 52.5392 64.1227 64.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 0.000128 512 200 432 144000 5.68544 3.51187 45.43 104.554 159.324 159.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.001024 1024 120 864 11520 1.20976 0.681504 9.81926 25.8339 37.6505 37.7385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 0.000512 1024 150 240 37152 1.6665 6.73798 52.3919 60.8413 60.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.000128 512 200 432 143424 5.73542 3.51622 38.8292 104.605 152.827 152.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.001024 1024 120 864 11232 1.22995 0.682016 8.07341 25.9321 36.0259 36.1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 0.000512 1024 150 240 37152 1.66669 5.82458 52.4939 60.0277 60.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.000128 512 200 432 142848 5.62944 3.49939 36.4663 103.976 149.717 149.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.001024 1024 120 864 10368 1.20803 0.665728 7.61533 25.2865 34.8794 34.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 0.000512 1024 150 240 36864 1.65056 6.01293 52.2528 59.9591 60.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.000128 512 200 432 144640 5.54723 3.51437 62.3676 105.026 176.598 176.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.001024 1024 120 864 11520 1.21808 0.687648 13.4631 26.0235 41.4961 41.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 0.000512 1024 150 240 37280 1.66883 9.79296 52.5257 64.0289 64.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.000128 512 200 432 143360 5.6439 3.50621 45.1252 104.156 158.578 158.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.001024 1024 120 864 11520 1.22426 0.690016 9.88365 26.1178 38.0229 38.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 0.000512 1024 150 240 37120 1.66598 7.1209 52.3814 61.2109 61.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.000128 512 200 432 144000 5.6864 3.5151 38.8224 104.713 152.883 152.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.001024 1024 120 864 11520 1.23219 0.690464 8.38016 26.2458 36.6549 36.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 0.000512 1024 150 240 36960 1.66419 5.92154 52.3181 59.9445 60.0019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.000128 512 200 432 140800 5.64275 3.4921 35.2785 103.484 148.043 148.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.001024 1024 120 864 11520 1.23658 0.69616 7.9745 26.3568 36.3703 36.4629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 0.000512 1024 150 240 36800 1.64986 5.57507 52.2086 59.4752 59.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.000128 512 200 450 144128 5.69424 3.51168 56.7606 104.922 171.03 171.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.001024 1024 120 850 12288 1.21434 0.69264 11.8387 26.2893 40.1409 40.2358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 0.000512 1024 150 250 37248 1.66502 8.91526 52.4797 63.1025 63.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.000128 512 200 450 143872 5.72413 3.51421 37.9142 105.032 152.331 152.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.001024 1024 120 850 12288 1.22019 0.693056 7.88835 26.3578 36.2673 36.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1770 0.000512 1024 150 250 37184 1.66502 14.6388 52.4782 68.8235 68.8819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.000128 512 200 450 143616 5.69744 3.51104 31.6791 104.879 145.911 146.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.001024 1024 120 850 11904 1.21248 0.68608 6.41133 26.0524 34.4705 34.5622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1770 0.000512 1024 150 250 37152 1.66707 14.6412 52.476 68.8255 68.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.000128 512 200 450 144000 5.74147 3.52253 53.7212 105.02 168.151 168.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.001024 1024 120 850 12160 1.21331 0.690176 11.0977 26.194 39.3018 39.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 0.000512 1024 150 250 37240 1.66102 8.28605 52.5183 62.507 62.5647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.000128 512 200 450 144000 5.6983 3.51482 35.4692 104.947 149.776 149.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.001024 1024 120 850 11840 1.21542 0.68608 7.15958 26.0135 35.1808 35.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 0.000512 1024 150 250 37200 1.66912 5.47629 52.4698 59.6566 59.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.000128 512 200 450 143040 5.72272 3.52534 29.6174 104.557 143.566 143.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.001024 1024 120 850 12000 1.21446 0.68608 6.22765 26.0642 34.2999 34.3915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 0.000512 1024 150 250 37080 1.66499 4.54669 52.3693 58.6247 58.6834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.000128 512 200 450 142080 5.65568 3.50646 25.999 104.225 139.53 139.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.001024 1024 120 850 11520 1.22666 0.690816 5.36368 26.1399 33.5285 33.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1770 0.000512 1024 150 250 37120 1.66909 13.0396 52.5151 67.2671 67.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.000128 512 200 450 143616 5.5537 3.51424 66.8625 104.829 180.896 181.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.001024 1024 120 850 12288 1.2152 0.692864 15.3372 26.235 43.5885 43.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 0.000512 1024 150 250 37248 1.67258 11.5319 52.5294 65.7764 65.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.000128 512 200 450 143616 5.70128 3.51027 44.812 104.796 158.966 159.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.001024 1024 120 850 11904 1.21085 0.68608 9.43933 26.0296 37.4739 37.5644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 0.000512 1024 150 250 37152 1.66298 7.16378 52.4325 61.3012 61.3591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.000128 512 200 450 142848 5.69232 3.51043 37.5207 104.554 151.42 151.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.001024 1024 120 850 11520 1.21235 0.680928 7.58336 25.8344 35.4155 35.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 0.000512 1024 150 250 37152 1.66749 5.76141 52.4882 59.9588 60.0161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.000128 512 200 450 142848 5.69792 3.5072 32.3985 104.417 146.164 146.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.001024 1024 120 850 11520 1.22675 0.692224 6.4736 26.1798 34.6779 34.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 0.000512 1024 150 250 37056 1.66624 5.13229 52.4715 59.3121 59.3689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.000128 512 200 450 143808 5.67901 3.51677 64.1968 104.838 178.374 178.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.001024 1024 120 850 12096 1.21418 0.686176 13.8924 26.0778 41.9752 42.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 0.000512 1024 150 250 37240 1.67034 10.4898 52.5371 64.738 64.7952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.000128 512 200 450 143360 5.70339 3.51754 43.5606 104.888 157.814 157.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.001024 1024 120 850 12096 1.21546 0.692 8.99056 26.1578 37.1652 37.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 0.000512 1024 150 250 37184 1.67456 6.82426 52.5371 61.076 61.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.000128 512 200 450 143808 5.7393 3.51651 36.5108 104.803 150.709 150.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.001024 1024 120 850 11424 1.20928 0.677472 7.00576 25.6051 34.6038 34.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 0.000512 1024 150 250 37128 1.66912 5.69958 52.4779 59.889 59.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.000128 512 200 450 143360 5.71242 3.50659 32.0461 104.877 146.294 146.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.001024 1024 120 850 11648 1.20234 0.677312 6.70192 25.6919 34.3805 34.4759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 0.000512 1024 150 250 36960 1.66285 5.22608 52.3493 59.2799 59.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.000128 512 200 450 143872 5.57226 3.51088 63.066 105.023 177.316 177.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.001024 1024 120 850 12288 1.22147 0.692224 13.9369 26.3502 42.3038 42.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 0.000512 1024 150 250 37184 1.66502 10.3506 52.4739 64.5322 64.5894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.000128 512 200 450 143360 5.71782 3.51104 44.0993 104.644 158.118 158.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.001024 1024 120 850 11776 1.20394 0.680032 9.06198 25.8983 36.952 37.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 0.000512 1024 150 250 37120 1.66422 6.88723 52.439 61.0316 61.0871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.000128 512 200 450 142848 5.70096 3.50912 37.7364 104.333 151.426 151.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.001024 1024 120 850 11520 1.22874 0.689408 7.55261 26.1674 35.7444 35.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 0.000512 1024 150 250 37056 1.66531 6.03578 52.4265 60.1694 60.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.000128 512 200 450 143360 5.71936 3.51437 33.99 104.709 148.082 148.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.001024 1024 120 850 11264 1.19398 0.665152 6.50266 25.2117 33.6828 33.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 0.000512 1024 150 250 36864 1.65683 5.2167 52.2484 59.1642 59.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.000128 512 200 450 144000 5.57491 3.51642 66.2733 104.976 180.48 180.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.001024 1024 120 850 12096 1.21648 0.688128 14.2292 26.1391 42.3806 42.4786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 0.000512 1024 150 250 37224 1.66918 10.7719 52.5334 65.0176 65.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.000128 512 200 450 142848 5.69587 3.5087 48.5673 104.56 162.483 162.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.001024 1024 120 850 11520 1.21533 0.679936 9.84435 25.8295 37.6737 37.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 0.000512 1024 150 250 37152 1.66941 7.46624 52.494 61.6725 61.7268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.000128 512 200 450 143424 5.72595 3.52051 41.7402 104.607 155.742 155.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.001024 1024 120 850 11232 1.22566 0.682912 8.20499 25.9319 36.1554 36.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 0.000512 1024 150 250 36936 1.66093 6.27917 52.2961 60.2791 60.3377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.000128 512 200 450 140544 5.68685 3.50208 37.8984 103.879 151.118 151.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.001024 1024 120 850 10368 1.20646 0.6672 7.32458 25.2584 34.5622 34.6538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 0.000512 1024 150 250 36864 1.66134 6.19482 52.2981 60.1967 60.2542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.000128 512 200 450 141120 5.80419 3.52486 36.5348 104.672 150.684 150.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.001024 1024 120 850 11520 1.2121 0.679936 7.70064 25.7352 35.4317 35.5226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 0.000512 1024 150 250 36720 1.64851 5.68525 52.1895 59.5656 59.6242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.000128 512 200 450 144000 5.56381 3.51843 64.8697 105.029 179.119 179.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.001024 1024 120 850 11840 1.21053 0.685216 13.4625 26.0249 41.4874 41.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 0.000512 1024 150 250 37200 1.6673 10.3104 52.5169 64.538 64.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.000128 512 200 450 142080 5.67136 3.50646 47.8064 104.216 161.347 161.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.001024 1024 120 850 11520 1.22346 0.688128 9.41802 26.1256 37.5642 37.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 0.000512 1024 150 250 37120 1.66899 7.34822 52.5072 61.5675 61.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.000128 512 200 450 142080 5.71827 3.51642 40.2389 104.618 154.237 154.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.001024 1024 120 850 11520 1.23088 0.69072 8.16557 26.2175 36.4169 36.5096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 0.000512 1024 150 250 36960 1.6615 6.23453 52.3618 60.3016 60.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.000128 512 200 450 140800 5.65181 3.4928 37.2608 103.474 150.02 150.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.001024 1024 120 850 11520 1.23712 0.698368 7.72064 26.3541 36.1155 36.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 0.000512 1024 150 250 36800 1.65888 5.7856 52.2966 59.7834 59.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.000128 512 200 450 140800 5.64253 3.49389 38.0127 103.438 150.732 150.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.001024 1024 120 850 9600 1.16886 0.645824 6.61024 24.2894 32.8214 32.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 0.000512 1024 150 250 36800 1.66298 5.37178 52.3688 59.4456 59.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.000128 512 200 480 143872 5.70301 3.51162 54.8788 104.926 169.163 169.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.001024 1024 120 840 12160 1.22048 0.694112 10.7983 26.2892 39.1074 39.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 0.000512 1024 150 240 37312 1.66886 7.92387 52.47 62.1051 62.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.000128 512 200 480 143872 5.72627 3.51651 36.1159 104.923 150.424 150.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.001024 1024 120 840 12032 1.22506 0.695328 7.21696 26.3283 35.5722 35.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 0.000512 1024 150 240 37248 1.66589 5.36781 52.4132 59.4909 59.5506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.000128 512 200 480 143616 5.70787 3.50829 30.1015 104.791 144.252 144.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.001024 1024 120 840 11904 1.21242 0.68608 6.0271 26.0338 34.0655 34.1595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1770 0.000512 1024 150 240 37248 1.66922 13.1564 52.4647 67.3335 67.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.000128 512 200 480 143360 5.71078 3.51232 26.5371 104.707 140.608 140.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.001024 1024 120 840 11264 1.21293 0.679648 5.26205 25.7555 33.0165 33.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1770 0.000512 1024 150 240 37120 1.66285 13.0787 52.3701 67.1551 67.2086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.000128 512 200 480 143680 5.59731 3.52461 67.5991 105.012 181.872 181.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.001024 1024 120 840 12160 1.21728 0.689696 15.3619 26.1891 43.5672 43.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 0.000512 1024 150 240 37320 1.67082 10.9747 52.5323 65.2175 65.2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.000128 512 200 480 143360 5.72669 3.51683 46.3452 105.031 160.763 160.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.001024 1024 120 840 11840 1.21117 0.686368 9.4409 26.0237 37.4688 37.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 0.000512 1024 150 240 37280 1.66986 6.92394 52.5286 61.1647 61.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.000128 512 200 480 143040 5.72701 3.51843 38.7752 104.551 152.719 152.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.001024 1024 120 840 12000 1.21651 0.684032 7.87674 26.0632 35.9496 36.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 0.000512 1024 150 240 37200 1.67242 5.75296 52.4381 59.9073 59.9656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.000128 512 200 480 142080 5.67555 3.50208 33.2081 104.136 146.668 146.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.001024 1024 120 840 11520 1.22474 0.68896 6.52544 26.1142 34.6611 34.7527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 0.000512 1024 150 240 37120 1.66912 4.80051 52.3809 58.8918 58.9492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.000128 512 200 480 143616 5.55421 3.51642 63.5735 104.847 177.628 177.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.001024 1024 120 840 12096 1.22006 0.691808 13.8499 26.2409 42.1056 42.2011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 0.000512 1024 150 240 37296 1.66912 10.0905 52.5106 64.3137 64.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.000128 512 200 480 143616 5.69619 3.51027 44.732 104.862 158.945 159.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.001024 1024 120 840 11904 1.21194 0.685664 8.8647 26.047 36.9107 37.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 0.000512 1024 150 240 37248 1.66861 6.35302 52.499 60.5617 60.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.000128 512 200 480 142848 5.70282 3.50618 36.6082 104.57 150.532 150.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.001024 1024 120 840 11520 1.21034 0.679936 7.1072 25.8438 34.9486 35.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 0.000512 1024 150 240 37152 1.66298 5.40262 52.404 59.5113 59.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.000128 512 200 480 142848 5.70106 3.50413 32.7272 104.331 146.411 146.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.001024 1024 120 840 11520 1.22416 0.689984 6.89347 26.1592 35.0765 35.1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 0.000512 1024 150 240 37056 1.65949 4.87286 52.3333 58.9093 58.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.000128 512 200 480 142080 5.73206 3.50925 29.2576 104.623 143.269 143.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.001024 1024 120 840 11520 1.23555 0.690464 5.65293 26.2222 33.9087 34.0021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 0.000512 1024 150 240 36960 1.65744 4.36438 52.266 58.3328 58.3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.000128 512 200 480 143360 5.66512 3.51846 62.0987 104.85 176.272 176.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.001024 1024 120 840 11872 1.2167 0.689472 12.9516 26.0814 41.0433 41.1362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 0.000512 1024 150 240 37296 1.67274 9.78125 52.521 64.0193 64.0758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.000128 512 200 480 143360 5.70682 3.51142 43.0192 104.806 157.188 157.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.001024 1024 120 840 11648 1.22326 0.692256 8.43363 26.1405 36.6002 36.6925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 0.000512 1024 150 240 37184 1.66605 6.24442 52.4023 60.3561 60.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.000128 512 200 480 142464 5.76758 3.5191 36.1066 104.901 150.441 150.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.001024 1024 120 840 11424 1.21056 0.676672 7.02771 25.6328 34.6547 34.7489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 0.000512 1024 150 240 37128 1.66682 5.16803 52.45 59.3274 59.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.000128 512 200 480 143360 5.70733 3.50618 32.33 104.841 146.531 146.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.001024 1024 120 840 10752 1.22688 0.677888 5.82179 25.6845 33.5228 33.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 0.000512 1024 150 240 36960 1.65078 4.59101 52.2342 58.5188 58.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.000128 512 200 480 141120 5.71843 3.50813 28.4853 104.016 141.875 141.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.001024 1024 120 840 11200 1.23357 0.688 6.02374 26.0705 34.121 34.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 0.000512 1024 150 240 36960 1.66358 4.10419 52.3288 58.1406 58.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.000128 512 200 480 143872 5.67078 3.51997 61.9978 105.019 176.351 176.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.001024 1024 120 840 12032 1.2249 0.692032 12.4934 26.351 40.866 40.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 0.000512 1024 150 240 37248 1.67075 9.30406 52.4612 63.4782 63.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.000128 512 200 480 143360 5.71994 3.50842 43.7761 104.646 157.795 157.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.001024 1024 120 840 11264 1.20899 0.681984 8.5649 25.7313 36.2913 36.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 0.000512 1024 150 240 37120 1.66298 6.45805 52.3365 60.5006 60.5589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.000128 512 200 480 142848 5.69802 3.50618 36.9976 104.345 150.688 150.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.001024 1024 120 840 11520 1.2224 0.690368 7.52198 26.1614 35.7039 35.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 0.000512 1024 150 240 37056 1.66579 5.44307 52.3411 59.4923 59.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.000128 512 200 480 143360 5.7207 3.51414 34.0658 104.811 148.256 148.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.001024 1024 120 840 10240 1.20461 0.66832 6.51843 25.2382 33.7346 33.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 0.000512 1024 150 240 36864 1.64659 5.06266 52.2098 58.9602 59.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.000128 512 200 480 140800 5.65107 3.49386 30.4751 103.401 143.165 143.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.001024 1024 120 840 11520 1.2361 0.693792 6.86669 26.3351 35.2356 35.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 0.000512 1024 150 240 36800 1.65085 4.4831 52.1638 58.3411 58.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.000128 512 200 448 143104 5.7072 3.51027 51.5858 105.008 165.955 166.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.001024 1024 120 832 12032 1.21907 0.694144 10.5903 26.3109 38.9166 39.0083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 0.000512 1024 150 256 37216 1.66707 8.35725 52.5371 62.6021 62.6606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.000128 512 200 448 142848 5.75379 3.51226 33.9918 104.914 148.315 148.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.001024 1024 120 832 12032 1.22442 0.692224 6.98416 26.3308 35.3381 35.4307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 0.000512 1024 150 256 37184 1.67117 5.5625 52.4763 59.7514 59.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.000128 512 200 448 142848 5.70643 3.50896 28.4533 104.78 142.592 142.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.001024 1024 120 832 11520 1.21856 0.68528 5.73962 26.0273 33.7815 33.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1770 0.000512 1024 150 256 37152 1.67034 13.5188 52.4808 67.713 67.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 0.000128 512 200 448 142336 5.71693 3.50739 25.0476 104.634 139.051 139.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.001024 1024 120 832 11264 1.21171 0.682048 5.08038 25.7318 32.8149 32.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1770 0.000512 1024 150 256 37120 1.66912 13.5197 52.4828 67.7143 67.7743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.000128 512 200 448 143040 5.6151 3.52355 64.3171 104.93 178.528 178.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.001024 1024 120 832 11840 1.22218 0.693248 14.3309 26.1666 42.5226 42.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 0.000512 1024 150 256 37200 1.66902 11.2479 52.4799 65.4396 65.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.000128 512 200 448 142720 5.72982 3.51744 43.153 104.939 157.488 157.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.001024 1024 120 832 11520 1.21715 0.68608 8.83226 26.0044 36.8488 36.9439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 0.000512 1024 150 256 37120 1.6632 7.01955 52.4198 61.145 61.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.000128 512 200 448 142080 5.74739 3.51642 35.2007 104.54 149.147 149.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.001024 1024 120 832 11520 1.22589 0.689344 7.42666 26.0677 35.5161 35.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 0.000512 1024 150 256 37080 1.66685 5.8719 52.418 59.9998 60.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.000128 512 200 448 140800 5.69318 3.50214 30.9815 104.221 144.543 144.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.001024 1024 120 832 11520 1.22483 0.688128 6.40371 26.1361 34.558 34.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 0.000512 1024 150 256 36960 1.65718 4.98115 52.3535 59.0356 59.0904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.000128 512 200 448 140800 5.77373 3.51846 27.5827 104.476 141.49 141.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.001024 1024 120 832 11200 1.24045 0.686944 5.99718 26.1954 34.227 34.3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1770 0.000512 1024 150 256 37000 1.66528 19.2882 52.4687 73.4662 73.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.000128 512 200 448 142848 5.66224 3.51402 61.4202 104.76 175.503 175.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.001024 1024 120 832 11904 1.22368 0.690176 13.3933 26.2268 41.6412 41.7321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 0.000512 1024 150 256 37200 1.66922 10.4034 52.4886 64.6049 64.6615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.000128 512 200 448 142848 5.7152 3.51283 41.7335 104.796 155.902 156.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.001024 1024 120 832 11520 1.2199 0.686208 8.25366 26.0323 36.3008 36.3934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 0.000512 1024 150 256 37152 1.6704 6.52314 52.492 60.7283 60.7829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.000128 512 200 448 141696 5.72147 3.51027 33.8751 104.652 147.902 148.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.001024 1024 120 832 11520 1.20941 0.681568 6.96298 25.8615 34.8211 34.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 0.000512 1024 150 256 37008 1.6688 5.5584 52.4063 59.6756 59.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.000128 512 200 448 141312 5.74256 3.50707 30.4333 104.332 144.156 144.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.001024 1024 120 832 11520 1.22598 0.68976 6.62896 26.1604 34.8109 34.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 0.000512 1024 150 256 37056 1.67296 4.96445 52.4819 59.1603 59.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.000128 512 200 448 142080 5.72054 3.51491 26.8345 104.625 140.838 140.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.001024 1024 120 832 11520 1.2344 0.692128 5.8081 26.2227 34.068 34.1645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 0.000512 1024 150 256 36960 1.66813 4.50195 52.4166 58.628 58.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.000128 512 200 448 142912 5.70032 3.51958 58.3141 104.84 172.521 172.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.001024 1024 120 832 11872 1.22096 0.68608 12.4335 26.084 40.5298 40.6242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 0.000512 1024 150 256 37184 1.67075 9.89446 52.5148 64.1222 64.1782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.000128 512 200 448 142464 5.73261 3.51024 39.784 104.805 153.975 154.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.001024 1024 120 832 11648 1.22259 0.691168 7.89174 26.1387 36.051 36.1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 0.000512 1024 150 256 37072 1.66573 6.33485 52.4066 60.4515 60.5122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.000128 512 200 448 142464 5.76989 3.51824 33.5369 104.932 147.906 148.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.001024 1024 120 832 11424 1.21149 0.677888 6.7816 25.6359 34.4104 34.5058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 0.000512 1024 150 256 36960 1.66224 5.23674 52.371 59.3109 59.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.000128 512 200 448 141568 5.7528 3.51232 29.2728 104.863 143.546 143.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.001024 1024 120 832 10752 1.21958 0.683008 5.96941 25.686 33.6655 33.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 0.000512 1024 150 256 36960 1.66739 4.7104 52.3962 58.8159 58.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.000128 512 200 448 141120 5.71014 3.5152 26.1741 104.233 139.774 139.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.001024 1024 120 832 11200 1.23344 0.68496 5.59325 26.0865 33.702 33.7928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 0.000512 1024 150 256 36960 1.66947 4.2103 52.5179 58.4408 58.4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.000128 512 200 448 142848 5.69222 3.51642 59.5856 104.916 173.849 173.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.001024 1024 120 832 12032 1.22627 0.694816 12.3692 26.3201 40.7173 40.8096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 0.000512 1024 150 256 37184 1.66528 9.83654 52.4739 64.0199 64.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.000128 512 200 448 142336 5.73453 3.50861 41.0845 104.627 155.094 155.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.001024 1024 120 832 11264 1.21024 0.680608 8.24336 25.7308 35.9746 36.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 0.000512 1024 150 256 37120 1.66707 6.78093 52.4842 60.9772 61.0325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.000128 512 200 448 141312 5.73552 3.50755 34.4364 104.406 148.23 148.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.001024 1024 120 832 11520 1.22858 0.688544 7.34682 26.1792 35.5522 35.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 0.000512 1024 150 256 37056 1.67267 5.65299 52.5251 59.8933 59.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.000128 512 200 448 141312 5.76787 3.51238 31.7421 104.721 145.892 146.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.001024 1024 120 832 10240 1.20646 0.665696 6.17299 25.2171 33.3696 33.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 0.000512 1024 150 256 36864 1.66093 5.21626 52.3125 59.2313 59.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.000128 512 200 448 138240 5.71574 3.49379 28.6132 103.383 141.346 141.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.001024 1024 120 832 11520 1.23754 0.694272 6.52691 26.3296 34.8954 34.9864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 0.000512 1024 150 256 36800 1.66672 4.69962 52.3122 58.722 58.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.000128 512 200 448 138240 5.71514 3.49594 27.6228 103.497 140.475 140.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.001024 1024 120 832 10752 1.2096 0.670304 6.50394 25.4071 33.9025 33.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 0.000512 1024 150 256 36864 1.67117 4.5841 52.5198 58.8198 58.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1700 0.000128 512 200 512 141056 5.46448 3.51232 81.8768 104.89 195.883 195.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.001024 1024 120 896 10240 1.2521 0.692128 14.5444 26.2616 42.8492 42.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1770 0.000512 1024 150 256 37232 1.66963 12.9927 52.4813 67.1861 67.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 0.000128 512 200 512 141056 5.65824 3.51046 63.8359 104.893 178.042 178.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.001024 1024 120 896 10240 1.25456 0.69664 11.6715 26.2784 40.0089 40.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1770 0.000512 1024 150 256 37216 1.66934 9.55181 52.4761 63.7406 63.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 0.000128 512 200 512 140800 5.81459 3.51472 45.4741 105.033 159.978 160.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.001024 1024 120 896 10240 1.2601 0.693728 7.72381 26.3497 36.1332 36.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1770 0.000512 1024 150 256 37184 1.67117 6.37466 52.5326 60.6217 60.6781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 0.000128 512 200 512 140544 5.78902 3.51437 37.6833 104.785 151.917 152.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.001024 1024 120 896 9984 1.25146 0.686464 6.41638 26.0283 34.4925 34.5846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1770 0.000512 1024 150 256 37152 1.66678 5.24205 52.4893 59.4406 59.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 0.000128 512 200 512 140288 5.79821 3.51152 33.6733 104.708 147.834 147.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.001024 1024 120 896 9728 1.24582 0.678656 5.58128 25.7278 33.3405 33.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1770 0.000512 1024 150 256 37120 1.67107 4.68294 52.4822 58.8817 58.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 0.000128 512 200 512 139520 5.73968 3.50618 30.2429 104.235 143.873 143.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.001024 1024 120 896 9600 1.26189 0.691456 5.79632 26.147 34.0012 34.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1770 0.000512 1024 150 256 36960 1.66499 14.2446 52.3603 68.3118 68.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 0.000128 512 200 512 139776 5.76355 3.50819 28.5705 104.418 142.408 142.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.001024 1024 120 896 9984 1.2599 0.693632 5.76653 26.1805 34.0054 34.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1770 0.000512 1024 150 256 37056 1.66944 14.2775 52.5272 68.5176 68.5733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1700 0.000128 512 200 512 139776 5.81853 3.51027 27.1431 104.883 141.5 141.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.001024 1024 120 896 8960 1.2536 0.677888 4.95075 25.69 32.6788 32.7688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1770 0.000512 1024 150 256 36960 1.6673 14.2561 52.4085 68.3748 68.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1700 0.000128 512 200 512 139264 5.83229 3.51674 24.7726 104.719 138.982 139.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.001024 1024 120 896 9216 1.22646 0.666848 4.58214 25.2136 31.7938 31.8875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1770 0.000512 1024 150 256 36864 1.66784 14.2134 52.3119 68.2368 68.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1700 0.000128 512 200 480 143360 5.70326 3.50854 28.4954 104.941 142.795 142.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.001024 1024 120 840 10752 1.21546 0.685472 13.5238 25.7051 41.2313 41.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1770 0.000512 1024 150 240 36960 1.65274 13.0171 52.2797 66.9918 67.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1700 0.000128 512 200 448 141568 5.74157 3.50784 27.3407 104.862 141.595 141.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.001024 1024 120 832 10752 1.22166 0.677888 13.1049 25.6957 40.7969 40.8816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1770 0.000512 1024 150 256 36960 1.66918 13.4333 52.3961 67.5402 67.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1700 0.000128 512 200 450 141120 5.71082 3.51258 27.9961 104.106 141.468 141.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.001024 1024 120 850 11200 1.23318 0.688128 14.9596 26.0876 43.0689 43.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1770 0.000512 1024 150 250 36960 1.66499 13.5924 52.4642 67.7652 67.8216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1700 0.000128 512 200 432 141120 5.70739 3.51178 26.5803 103.975 139.918 140.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.001024 1024 120 864 11200 1.23389 0.685984 15.4432 26.058 43.5223 43.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1770 0.000512 1024 150 240 36960 1.66093 12.7323 52.3101 66.7462 66.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1700 0.000128 512 200 448 143360 5.69728 3.51046 29.1158 104.605 143.07 143.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.001024 1024 120 832 11264 1.21082 0.682016 14.07 25.7234 41.7847 41.8692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1770 0.000512 1024 150 256 37120 1.66688 13.652 52.4715 67.8333 67.8889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.000128 512 200 448 142080 5.61706 3.49334 40.2769 103.509 153.039 153.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.001024 1024 120 832 9600 1.15146 0.63392 6.59053 23.9739 32.4468 32.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1770 0.000512 1024 150 256 36480 1.64528 20.2588 52.1067 74.053 74.11
