

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Apr 03 14:50:34 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    15                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17   000000                     
    18                           ; Version 2.20
    19                           ; Generated 12/02/2020 GMT
    20                           ; 
    21                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000FE0                     bsr             equ	4064
    53   000FE9                     fsr0            equ	4073
    54   000FEA                     fsr0h           equ	4074
    55   000FE9                     fsr0l           equ	4073
    56   000FE1                     fsr1            equ	4065
    57   000FE2                     fsr1h           equ	4066
    58   000FE1                     fsr1l           equ	4065
    59   000FD9                     fsr2            equ	4057
    60   000FDA                     fsr2h           equ	4058
    61   000FD9                     fsr2l           equ	4057
    62   000FEF                     indf0           equ	4079
    63   000FE7                     indf1           equ	4071
    64   000FDF                     indf2           equ	4063
    65   000FF2                     intcon          equ	4082
    66   000000                     nvmcon          equ	0
    67   000FF9                     pcl             equ	4089
    68   000FFA                     pclath          equ	4090
    69   000FFB                     pclatu          equ	4091
    70   000FEB                     plusw0          equ	4075
    71   000FE3                     plusw1          equ	4067
    72   000FDB                     plusw2          equ	4059
    73   000FED                     postdec0        equ	4077
    74   000FE5                     postdec1        equ	4069
    75   000FDD                     postdec2        equ	4061
    76   000FEE                     postinc0        equ	4078
    77   000FE6                     postinc1        equ	4070
    78   000FDE                     postinc2        equ	4062
    79   000FEC                     preinc0         equ	4076
    80   000FE4                     preinc1         equ	4068
    81   000FDC                     preinc2         equ	4060
    82   000FF3                     prod            equ	4083
    83   000FF4                     prodh           equ	4084
    84   000FF3                     prodl           equ	4083
    85   000FD8                     status          equ	4056
    86   000FF5                     tablat          equ	4085
    87   000FF6                     tblptr          equ	4086
    88   000FF7                     tblptrh         equ	4087
    89   000FF6                     tblptrl         equ	4086
    90   000FF8                     tblptru         equ	4088
    91   000FFD                     tosl            equ	4093
    92   000FE8                     wreg            equ	4072
    93   000F62                     SPPDATA         equ	3938	;# 
    94   000F63                     SPPCFG          equ	3939	;# 
    95   000F64                     SPPEPS          equ	3940	;# 
    96   000F65                     SPPCON          equ	3941	;# 
    97   000F66                     UFRM            equ	3942	;# 
    98   000F66                     UFRML           equ	3942	;# 
    99   000F67                     UFRMH           equ	3943	;# 
   100   000F68                     UIR             equ	3944	;# 
   101   000F69                     UIE             equ	3945	;# 
   102   000F6A                     UEIR            equ	3946	;# 
   103   000F6B                     UEIE            equ	3947	;# 
   104   000F6C                     USTAT           equ	3948	;# 
   105   000F6D                     UCON            equ	3949	;# 
   106   000F6E                     UADDR           equ	3950	;# 
   107   000F6F                     UCFG            equ	3951	;# 
   108   000F70                     UEP0            equ	3952	;# 
   109   000F71                     UEP1            equ	3953	;# 
   110   000F72                     UEP2            equ	3954	;# 
   111   000F73                     UEP3            equ	3955	;# 
   112   000F74                     UEP4            equ	3956	;# 
   113   000F75                     UEP5            equ	3957	;# 
   114   000F76                     UEP6            equ	3958	;# 
   115   000F77                     UEP7            equ	3959	;# 
   116   000F78                     UEP8            equ	3960	;# 
   117   000F79                     UEP9            equ	3961	;# 
   118   000F7A                     UEP10           equ	3962	;# 
   119   000F7B                     UEP11           equ	3963	;# 
   120   000F7C                     UEP12           equ	3964	;# 
   121   000F7D                     UEP13           equ	3965	;# 
   122   000F7E                     UEP14           equ	3966	;# 
   123   000F7F                     UEP15           equ	3967	;# 
   124   000F80                     PORTA           equ	3968	;# 
   125   000F81                     PORTB           equ	3969	;# 
   126   000F82                     PORTC           equ	3970	;# 
   127   000F83                     PORTD           equ	3971	;# 
   128   000F84                     PORTE           equ	3972	;# 
   129   000F89                     LATA            equ	3977	;# 
   130   000F8A                     LATB            equ	3978	;# 
   131   000F8B                     LATC            equ	3979	;# 
   132   000F8C                     LATD            equ	3980	;# 
   133   000F8D                     LATE            equ	3981	;# 
   134   000F92                     TRISA           equ	3986	;# 
   135   000F92                     DDRA            equ	3986	;# 
   136   000F93                     TRISB           equ	3987	;# 
   137   000F93                     DDRB            equ	3987	;# 
   138   000F94                     TRISC           equ	3988	;# 
   139   000F94                     DDRC            equ	3988	;# 
   140   000F95                     TRISD           equ	3989	;# 
   141   000F95                     DDRD            equ	3989	;# 
   142   000F96                     TRISE           equ	3990	;# 
   143   000F96                     DDRE            equ	3990	;# 
   144   000F9B                     OSCTUNE         equ	3995	;# 
   145   000F9D                     PIE1            equ	3997	;# 
   146   000F9E                     PIR1            equ	3998	;# 
   147   000F9F                     IPR1            equ	3999	;# 
   148   000FA0                     PIE2            equ	4000	;# 
   149   000FA1                     PIR2            equ	4001	;# 
   150   000FA2                     IPR2            equ	4002	;# 
   151   000FA6                     EECON1          equ	4006	;# 
   152   000FA7                     EECON2          equ	4007	;# 
   153   000FA8                     EEDATA          equ	4008	;# 
   154   000FA9                     EEADR           equ	4009	;# 
   155   000FAB                     RCSTA           equ	4011	;# 
   156   000FAB                     RCSTA1          equ	4011	;# 
   157   000FAC                     TXSTA           equ	4012	;# 
   158   000FAC                     TXSTA1          equ	4012	;# 
   159   000FAD                     TXREG           equ	4013	;# 
   160   000FAD                     TXREG1          equ	4013	;# 
   161   000FAE                     RCREG           equ	4014	;# 
   162   000FAE                     RCREG1          equ	4014	;# 
   163   000FAF                     SPBRG           equ	4015	;# 
   164   000FAF                     SPBRG1          equ	4015	;# 
   165   000FB0                     SPBRGH          equ	4016	;# 
   166   000FB1                     T3CON           equ	4017	;# 
   167   000FB2                     TMR3            equ	4018	;# 
   168   000FB2                     TMR3L           equ	4018	;# 
   169   000FB3                     TMR3H           equ	4019	;# 
   170   000FB4                     CMCON           equ	4020	;# 
   171   000FB5                     CVRCON          equ	4021	;# 
   172   000FB6                     ECCP1AS         equ	4022	;# 
   173   000FB6                     CCP1AS          equ	4022	;# 
   174   000FB7                     ECCP1DEL        equ	4023	;# 
   175   000FB7                     CCP1DEL         equ	4023	;# 
   176   000FB8                     BAUDCON         equ	4024	;# 
   177   000FB8                     BAUDCTL         equ	4024	;# 
   178   000FBA                     CCP2CON         equ	4026	;# 
   179   000FBB                     CCPR2           equ	4027	;# 
   180   000FBB                     CCPR2L          equ	4027	;# 
   181   000FBC                     CCPR2H          equ	4028	;# 
   182   000FBD                     CCP1CON         equ	4029	;# 
   183   000FBD                     ECCP1CON        equ	4029	;# 
   184   000FBE                     CCPR1           equ	4030	;# 
   185   000FBE                     CCPR1L          equ	4030	;# 
   186   000FBF                     CCPR1H          equ	4031	;# 
   187   000FC0                     ADCON2          equ	4032	;# 
   188   000FC1                     ADCON1          equ	4033	;# 
   189   000FC2                     ADCON0          equ	4034	;# 
   190   000FC3                     ADRES           equ	4035	;# 
   191   000FC3                     ADRESL          equ	4035	;# 
   192   000FC4                     ADRESH          equ	4036	;# 
   193   000FC5                     SSPCON2         equ	4037	;# 
   194   000FC6                     SSPCON1         equ	4038	;# 
   195   000FC7                     SSPSTAT         equ	4039	;# 
   196   000FC8                     SSPADD          equ	4040	;# 
   197   000FC9                     SSPBUF          equ	4041	;# 
   198   000FCA                     T2CON           equ	4042	;# 
   199   000FCB                     PR2             equ	4043	;# 
   200   000FCB                     MEMCON          equ	4043	;# 
   201   000FCC                     TMR2            equ	4044	;# 
   202   000FCD                     T1CON           equ	4045	;# 
   203   000FCE                     TMR1            equ	4046	;# 
   204   000FCE                     TMR1L           equ	4046	;# 
   205   000FCF                     TMR1H           equ	4047	;# 
   206   000FD0                     RCON            equ	4048	;# 
   207   000FD1                     WDTCON          equ	4049	;# 
   208   000FD2                     HLVDCON         equ	4050	;# 
   209   000FD2                     LVDCON          equ	4050	;# 
   210   000FD3                     OSCCON          equ	4051	;# 
   211   000FD5                     T0CON           equ	4053	;# 
   212   000FD6                     TMR0            equ	4054	;# 
   213   000FD6                     TMR0L           equ	4054	;# 
   214   000FD7                     TMR0H           equ	4055	;# 
   215   000FD8                     STATUS          equ	4056	;# 
   216   000FD9                     FSR2            equ	4057	;# 
   217   000FD9                     FSR2L           equ	4057	;# 
   218   000FDA                     FSR2H           equ	4058	;# 
   219   000FDB                     PLUSW2          equ	4059	;# 
   220   000FDC                     PREINC2         equ	4060	;# 
   221   000FDD                     POSTDEC2        equ	4061	;# 
   222   000FDE                     POSTINC2        equ	4062	;# 
   223   000FDF                     INDF2           equ	4063	;# 
   224   000FE0                     BSR             equ	4064	;# 
   225   000FE1                     FSR1            equ	4065	;# 
   226   000FE1                     FSR1L           equ	4065	;# 
   227   000FE2                     FSR1H           equ	4066	;# 
   228   000FE3                     PLUSW1          equ	4067	;# 
   229   000FE4                     PREINC1         equ	4068	;# 
   230   000FE5                     POSTDEC1        equ	4069	;# 
   231   000FE6                     POSTINC1        equ	4070	;# 
   232   000FE7                     INDF1           equ	4071	;# 
   233   000FE8                     WREG            equ	4072	;# 
   234   000FE9                     FSR0            equ	4073	;# 
   235   000FE9                     FSR0L           equ	4073	;# 
   236   000FEA                     FSR0H           equ	4074	;# 
   237   000FEB                     PLUSW0          equ	4075	;# 
   238   000FEC                     PREINC0         equ	4076	;# 
   239   000FED                     POSTDEC0        equ	4077	;# 
   240   000FEE                     POSTINC0        equ	4078	;# 
   241   000FEF                     INDF0           equ	4079	;# 
   242   000FF0                     INTCON3         equ	4080	;# 
   243   000FF1                     INTCON2         equ	4081	;# 
   244   000FF2                     INTCON          equ	4082	;# 
   245   000FF3                     PROD            equ	4083	;# 
   246   000FF3                     PRODL           equ	4083	;# 
   247   000FF4                     PRODH           equ	4084	;# 
   248   000FF5                     TABLAT          equ	4085	;# 
   249   000FF6                     TBLPTR          equ	4086	;# 
   250   000FF6                     TBLPTRL         equ	4086	;# 
   251   000FF7                     TBLPTRH         equ	4087	;# 
   252   000FF8                     TBLPTRU         equ	4088	;# 
   253   000FF9                     PCLAT           equ	4089	;# 
   254   000FF9                     PC              equ	4089	;# 
   255   000FF9                     PCL             equ	4089	;# 
   256   000FFA                     PCLATH          equ	4090	;# 
   257   000FFB                     PCLATU          equ	4091	;# 
   258   000FFC                     STKPTR          equ	4092	;# 
   259   000FFD                     TOS             equ	4093	;# 
   260   000FFD                     TOSL            equ	4093	;# 
   261   000FFE                     TOSH            equ	4094	;# 
   262   000FFF                     TOSU            equ	4095	;# 
   263   000F8C                     _LATDbits       set	3980
   264   000FF1                     _INTCON2bits    set	4081
   265   000FF2                     _INTCONbits     set	4082
   266   000F8C                     _LATD           set	3980
   267   000F95                     _TRISD          set	3989
   268   000FD3                     _OSCCON         set	4051
   269                           
   270                           ; #config settings
   271                           
   272                           	psect	cinit
   273   00087A                     __pcinit:
   274                           	callstack 0
   275   00087A                     start_initialization:
   276                           	callstack 0
   277   00087A                     __initialization:
   278                           	callstack 0
   279   00087A                     end_of_initialization:
   280                           	callstack 0
   281   00087A                     __end_of__initialization:
   282                           	callstack 0
   283   00087A  9004               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   284   00087C  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   285   00087E  0100               	movlb	0
   286   000880  EF31  F004         	goto	_main	;jump to C main() function
   287                           
   288                           	psect	cstackCOMRAM
   289   000001                     __pcstackCOMRAM:
   290                           	callstack 0
   291   000001                     ??_Delay:
   292                           
   293                           ; 1 bytes @ 0x0
   294   000001                     	ds	1
   295   000002                     Delay@x:
   296                           	callstack 0
   297                           
   298                           ; 1 bytes @ 0x1
   299   000002                     	ds	1
   300   000003                     ??_ISR:
   301                           
   302                           ; 1 bytes @ 0x2
   303   000003                     	ds	1
   304   000004                     
   305                           ; 1 bytes @ 0x3
   306 ;;
   307 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   308 ;;
   309 ;; *************** function _main *****************
   310 ;; Defined at:
   311 ;;		line 89 in file "main.c"
   312 ;; Parameters:    Size  Location     Type
   313 ;;		None
   314 ;; Auto vars:     Size  Location     Type
   315 ;;		None
   316 ;; Return value:  Size  Location     Type
   317 ;;                  1    wreg      void 
   318 ;; Registers used:
   319 ;;		wreg, status,2
   320 ;; Tracked objects:
   321 ;;		On entry : 0/0
   322 ;;		On exit  : 0/0
   323 ;;		Unchanged: 0/0
   324 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   325 ;;      Params:         0       0       0       0       0       0       0       0       0
   326 ;;      Locals:         0       0       0       0       0       0       0       0       0
   327 ;;      Temps:          0       0       0       0       0       0       0       0       0
   328 ;;      Totals:         0       0       0       0       0       0       0       0       0
   329 ;;Total ram usage:        0 bytes
   330 ;; Hardware stack levels required when called: 2
   331 ;; This function calls:
   332 ;;		Nothing
   333 ;; This function is called by:
   334 ;;		Startup code after reset
   335 ;; This function uses a non-reentrant model
   336 ;;
   337                           
   338                           	psect	text0
   339   000862                     __ptext0:
   340                           	callstack 0
   341   000862                     _main:
   342                           	callstack 29
   343   000862                     
   344                           ;main.c: 91:     OSCCON = 0x72;
   345   000862  0E72               	movlw	114
   346   000864  6ED3               	movwf	211,c	;volatile
   347   000866                     
   348                           ;main.c: 94:     TRISD = 0x00;
   349   000866  6A95               	clrf	149,c	;volatile
   350   000868                     
   351                           ;main.c: 95:     LATD = 0x00;
   352   000868  6A8C               	clrf	140,c	;volatile
   353   00086A                     
   354                           ;main.c: 98:     INTCONbits.GIE = 1;
   355   00086A  8EF2               	bsf	242,7,c	;volatile
   356   00086C                     
   357                           ;main.c: 99:     INTCONbits.INT0IE = 1;
   358   00086C  88F2               	bsf	242,4,c	;volatile
   359   00086E                     
   360                           ;main.c: 100:     INTCON2bits.INTEDG0 = 1;
   361   00086E  8CF1               	bsf	241,6,c	;volatile
   362   000870                     
   363                           ;main.c: 102:     LATDbits.LATD0 = 1;
   364   000870  808C               	bsf	140,0,c	;volatile
   365   000872                     l24:
   366   000872  EF39  F004         	goto	l24
   367   000876  EF07  F000         	goto	start
   368   00087A                     __end_of_main:
   369                           	callstack 0
   370                           
   371 ;; *************** function _ISR *****************
   372 ;; Defined at:
   373 ;;		line 109 in file "main.c"
   374 ;; Parameters:    Size  Location     Type
   375 ;;		None
   376 ;; Auto vars:     Size  Location     Type
   377 ;;		None
   378 ;; Return value:  Size  Location     Type
   379 ;;                  1    wreg      void 
   380 ;; Registers used:
   381 ;;		wreg, status,2, status,0, cstack
   382 ;; Tracked objects:
   383 ;;		On entry : 0/0
   384 ;;		On exit  : 0/0
   385 ;;		Unchanged: 0/0
   386 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   387 ;;      Params:         0       0       0       0       0       0       0       0       0
   388 ;;      Locals:         0       0       0       0       0       0       0       0       0
   389 ;;      Temps:          1       0       0       0       0       0       0       0       0
   390 ;;      Totals:         1       0       0       0       0       0       0       0       0
   391 ;;Total ram usage:        1 bytes
   392 ;; Hardware stack levels used: 1
   393 ;; Hardware stack levels required when called: 1
   394 ;; This function calls:
   395 ;;		_Delay
   396 ;; This function is called by:
   397 ;;		Interrupt level 2
   398 ;; This function uses a non-reentrant model
   399 ;;
   400                           
   401                           	psect	intcode
   402   000008                     __pintcode:
   403                           	callstack 0
   404   000008                     _ISR:
   405                           	callstack 29
   406                           
   407                           ;incstack = 0
   408   000008  8204               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   409   00000A  ED01  F004         	call	int_func,f	;refresh shadow registers
   410                           
   411                           	psect	intcode_body
   412   000802                     __pintcode_body:
   413                           	callstack 29
   414   000802                     int_func:
   415                           	callstack 29
   416   000802  0006               	pop		; remove dummy address from shadow register refresh
   417   000804                     
   418                           ;main.c: 110:     if(INTCONbits.INT0IF) {
   419   000804  A2F2               	btfss	242,1,c	;volatile
   420   000806  EF07  F004         	goto	i2u2_41
   421   00080A  EF09  F004         	goto	i2u2_40
   422   00080E                     i2u2_41:
   423   00080E  EF1C  F004         	goto	i2l33
   424   000812                     i2u2_40:
   425   000812                     
   426                           ;main.c: 111:         Delay();
   427   000812  EC1E  F004         	call	_Delay	;wreg free
   428   000816                     
   429                           ;main.c: 112:         LATDbits.LATD0 = ~LATDbits.LATD0;
   430   000816  B08C               	btfsc	140,0,c	;volatile
   431   000818  EF10  F004         	goto	i2u3_41
   432   00081C  EF13  F004         	goto	i2u3_40
   433   000820                     i2u3_41:
   434   000820  0E01               	movlw	1
   435   000822  EF14  F004         	goto	i2u3_46
   436   000826                     i2u3_40:
   437   000826  0E00               	movlw	0
   438   000828                     i2u3_46:
   439   000828  0AFF               	xorlw	255
   440   00082A  6E03               	movwf	??_ISR^0,c
   441   00082C  508C               	movf	140,w,c	;volatile
   442   00082E  1803               	xorwf	??_ISR^0,w,c
   443   000830  0BFE               	andlw	-2
   444   000832  1803               	xorwf	??_ISR^0,w,c
   445   000834  6E8C               	movwf	140,c	;volatile
   446   000836                     
   447                           ;main.c: 113:         INTCONbits.INT0IF = 0;
   448   000836  92F2               	bcf	242,1,c	;volatile
   449   000838                     i2l33:
   450   000838  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   451   00083A  0011               	retfie		f
   452   00083C                     __end_of_ISR:
   453                           	callstack 0
   454                           
   455 ;; *************** function _Delay *****************
   456 ;; Defined at:
   457 ;;		line 83 in file "main.c"
   458 ;; Parameters:    Size  Location     Type
   459 ;;		None
   460 ;; Auto vars:     Size  Location     Type
   461 ;;  x               1    1[COMRAM] unsigned char 
   462 ;; Return value:  Size  Location     Type
   463 ;;                  1    wreg      void 
   464 ;; Registers used:
   465 ;;		wreg, status,2, status,0
   466 ;; Tracked objects:
   467 ;;		On entry : 0/0
   468 ;;		On exit  : 0/0
   469 ;;		Unchanged: 0/0
   470 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   471 ;;      Params:         0       0       0       0       0       0       0       0       0
   472 ;;      Locals:         1       0       0       0       0       0       0       0       0
   473 ;;      Temps:          1       0       0       0       0       0       0       0       0
   474 ;;      Totals:         2       0       0       0       0       0       0       0       0
   475 ;;Total ram usage:        2 bytes
   476 ;; Hardware stack levels used: 1
   477 ;; This function calls:
   478 ;;		Nothing
   479 ;; This function is called by:
   480 ;;		_ISR
   481 ;; This function uses a non-reentrant model
   482 ;;
   483                           
   484                           	psect	text2
   485   00083C                     __ptext2:
   486                           	callstack 0
   487   00083C                     _Delay:
   488                           	callstack 29
   489   00083C                     
   490                           ;main.c: 84:     for(uint8_t x = 0; x < 10; x++) {
   491   00083C  6A02               	clrf	Delay@x^0,c
   492   00083E                     i2l715:
   493                           
   494                           ;main.c: 85:         _delay((unsigned long)((10)*(8000000/4000.0)));
   495   00083E  0E1A               	movlw	26
   496   000840  6E01               	movwf	??_Delay^0,c
   497   000842  0EF8               	movlw	248
   498   000844                     i2u4_47:
   499   000844  2EE8               	decfsz	wreg,f,c
   500   000846  D7FE               	bra	i2u4_47
   501   000848  2E01               	decfsz	??_Delay^0,f,c
   502   00084A  D7FC               	bra	i2u4_47
   503   00084C  D000               	nop2	
   504   00084E                     
   505                           ;main.c: 86:     }
   506   00084E  2A02               	incf	Delay@x^0,f,c
   507   000850  0E09               	movlw	9
   508   000852  6402               	cpfsgt	Delay@x^0,c
   509   000854  EF2E  F004         	goto	i2u1_41
   510   000858  EF30  F004         	goto	i2u1_40
   511   00085C                     i2u1_41:
   512   00085C  EF1F  F004         	goto	i2l715
   513   000860                     i2u1_40:
   514   000860  0012               	return		;funcret
   515   000862                     __end_of_Delay:
   516                           	callstack 0
   517                           
   518                           	psect	smallconst
   519   000800                     __psmallconst:
   520                           	callstack 0
   521   000800  00                 	db	0
   522   000801  00                 	db	0	; dummy byte at the end
   523   000800                     __smallconst    set	__psmallconst
   524   000800                     __mediumconst   set	__psmallconst
   525   000000                     __activetblptr  equ	0
   526                           
   527                           	psect	rparam
   528   000001                     ___rparam_used  equ	1
   529   000000                     ___param_bank   equ	0
   530   000000                     __Lparam        equ	__Lrparam
   531   000000                     __Hparam        equ	__Hrparam
   532                           
   533                           	psect	temp
   534   000004                     btemp:
   535                           	callstack 0
   536   000004                     	ds	1
   537   000004                     int$flags       set	btemp
   538   000005                     wtemp8          set	btemp+1
   539   000005                     ttemp5          set	btemp+1
   540   000008                     ttemp6          set	btemp+4
   541   00000C                     ttemp7          set	btemp+8
   542                           
   543                           	psect	idloc
   544                           
   545                           ;Config register IDLOC0 @ 0x200000
   546                           ;	unspecified, using default values
   547   200000                     	org	2097152
   548   200000  FF                 	db	255
   549                           
   550                           ;Config register IDLOC1 @ 0x200001
   551                           ;	unspecified, using default values
   552   200001                     	org	2097153
   553   200001  FF                 	db	255
   554                           
   555                           ;Config register IDLOC2 @ 0x200002
   556                           ;	unspecified, using default values
   557   200002                     	org	2097154
   558   200002  FF                 	db	255
   559                           
   560                           ;Config register IDLOC3 @ 0x200003
   561                           ;	unspecified, using default values
   562   200003                     	org	2097155
   563   200003  FF                 	db	255
   564                           
   565                           ;Config register IDLOC4 @ 0x200004
   566                           ;	unspecified, using default values
   567   200004                     	org	2097156
   568   200004  FF                 	db	255
   569                           
   570                           ;Config register IDLOC5 @ 0x200005
   571                           ;	unspecified, using default values
   572   200005                     	org	2097157
   573   200005  FF                 	db	255
   574                           
   575                           ;Config register IDLOC6 @ 0x200006
   576                           ;	unspecified, using default values
   577   200006                     	org	2097158
   578   200006  FF                 	db	255
   579                           
   580                           ;Config register IDLOC7 @ 0x200007
   581                           ;	unspecified, using default values
   582   200007                     	org	2097159
   583   200007  FF                 	db	255
   584                           
   585                           	psect	config
   586                           
   587                           ;Config register CONFIG1L @ 0x300000
   588                           ;	PLL Prescaler Selection bits
   589                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   590                           ;	System Clock Postscaler Selection bits
   591                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   592                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   593                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   594   300000                     	org	3145728
   595   300000  00                 	db	0
   596                           
   597                           ;Config register CONFIG1H @ 0x300001
   598                           ;	Oscillator Selection bits
   599                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   600                           ;	Fail-Safe Clock Monitor Enable bit
   601                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   602                           ;	Internal/External Oscillator Switchover bit
   603                           ;	IESO = OFF, Oscillator Switchover mode disabled
   604   300001                     	org	3145729
   605   300001  08                 	db	8
   606                           
   607                           ;Config register CONFIG2L @ 0x300002
   608                           ;	Power-up Timer Enable bit
   609                           ;	PWRT = OFF, PWRT disabled
   610                           ;	Brown-out Reset Enable bits
   611                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   612                           ;	Brown-out Reset Voltage bits
   613                           ;	BORV = 3, Minimum setting 2.05V
   614                           ;	USB Voltage Regulator Enable bit
   615                           ;	VREGEN = OFF, USB voltage regulator disabled
   616   300002                     	org	3145730
   617   300002  1F                 	db	31
   618                           
   619                           ;Config register CONFIG2H @ 0x300003
   620                           ;	Watchdog Timer Enable bit
   621                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   622                           ;	Watchdog Timer Postscale Select bits
   623                           ;	WDTPS = 32768, 1:32768
   624   300003                     	org	3145731
   625   300003  1E                 	db	30
   626                           
   627                           ; Padding undefined space
   628   300004                     	org	3145732
   629   300004  FF                 	db	255
   630                           
   631                           ;Config register CONFIG3H @ 0x300005
   632                           ;	CCP2 MUX bit
   633                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   634                           ;	PORTB A/D Enable bit
   635                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   636                           ;	Low-Power Timer 1 Oscillator Enable bit
   637                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   638                           ;	MCLR Pin Enable bit
   639                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   640   300005                     	org	3145733
   641   300005  81                 	db	129
   642                           
   643                           ;Config register CONFIG4L @ 0x300006
   644                           ;	Stack Full/Underflow Reset Enable bit
   645                           ;	STVREN = ON, Stack full/underflow will cause Reset
   646                           ;	Single-Supply ICSP Enable bit
   647                           ;	LVP = OFF, Single-Supply ICSP disabled
   648                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   649                           ;	ICPRT = OFF, ICPORT disabled
   650                           ;	Extended Instruction Set Enable bit
   651                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   652                           ;	Background Debugger Enable bit
   653                           ;	DEBUG = 0x1, unprogrammed default
   654   300006                     	org	3145734
   655   300006  81                 	db	129
   656                           
   657                           ; Padding undefined space
   658   300007                     	org	3145735
   659   300007  FF                 	db	255
   660                           
   661                           ;Config register CONFIG5L @ 0x300008
   662                           ;	Code Protection bit
   663                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   664                           ;	Code Protection bit
   665                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   666                           ;	Code Protection bit
   667                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   668                           ;	Code Protection bit
   669                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   670   300008                     	org	3145736
   671   300008  0F                 	db	15
   672                           
   673                           ;Config register CONFIG5H @ 0x300009
   674                           ;	Boot Block Code Protection bit
   675                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   676                           ;	Data EEPROM Code Protection bit
   677                           ;	CPD = OFF, Data EEPROM is not code-protected
   678   300009                     	org	3145737
   679   300009  C0                 	db	192
   680                           
   681                           ;Config register CONFIG6L @ 0x30000A
   682                           ;	Write Protection bit
   683                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   684                           ;	Write Protection bit
   685                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   686                           ;	Write Protection bit
   687                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   688                           ;	Write Protection bit
   689                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   690   30000A                     	org	3145738
   691   30000A  0F                 	db	15
   692                           
   693                           ;Config register CONFIG6H @ 0x30000B
   694                           ;	Configuration Register Write Protection bit
   695                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   696                           ;	Boot Block Write Protection bit
   697                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   698                           ;	Data EEPROM Write Protection bit
   699                           ;	WRTD = OFF, Data EEPROM is not write-protected
   700   30000B                     	org	3145739
   701   30000B  E0                 	db	224
   702                           
   703                           ;Config register CONFIG7L @ 0x30000C
   704                           ;	Table Read Protection bit
   705                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   706                           ;	Table Read Protection bit
   707                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   708                           ;	Table Read Protection bit
   709                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   710                           ;	Table Read Protection bit
   711                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   712   30000C                     	org	3145740
   713   30000C  0F                 	db	15
   714                           
   715                           ;Config register CONFIG7H @ 0x30000D
   716                           ;	Boot Block Table Read Protection bit
   717                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   718   30000D                     	org	3145741
   719   30000D  40                 	db	64
   720                           tosu	equ	0xFFF
   721                           tosh	equ	0xFFE
   722                           tosl	equ	0xFFD
   723                           stkptr	equ	0xFFC
   724                           pclatu	equ	0xFFB
   725                           pclath	equ	0xFFA
   726                           pcl	equ	0xFF9
   727                           tblptru	equ	0xFF8
   728                           tblptrh	equ	0xFF7
   729                           tblptrl	equ	0xFF6
   730                           tablat	equ	0xFF5
   731                           prodh	equ	0xFF4
   732                           prodl	equ	0xFF3
   733                           indf0	equ	0xFEF
   734                           postinc0	equ	0xFEE
   735                           postdec0	equ	0xFED
   736                           preinc0	equ	0xFEC
   737                           plusw0	equ	0xFEB
   738                           fsr0h	equ	0xFEA
   739                           fsr0l	equ	0xFE9
   740                           wreg	equ	0xFE8
   741                           indf1	equ	0xFE7
   742                           postinc1	equ	0xFE6
   743                           postdec1	equ	0xFE5
   744                           preinc1	equ	0xFE4
   745                           plusw1	equ	0xFE3
   746                           fsr1h	equ	0xFE2
   747                           fsr1l	equ	0xFE1
   748                           bsr	equ	0xFE0
   749                           indf2	equ	0xFDF
   750                           postinc2	equ	0xFDE
   751                           postdec2	equ	0xFDD
   752                           preinc2	equ	0xFDC
   753                           plusw2	equ	0xFDB
   754                           fsr2h	equ	0xFDA
   755                           fsr2l	equ	0xFD9
   756                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      3       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    _ISR->_Delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  1     1      0      30
                                              2 COMRAM     1     1      0
                              _Delay
 ---------------------------------------------------------------------------------
 (2) _Delay                                                2     2      0      30
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)
   _Delay

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           94      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         115      0       0      0.0%
BITBIGSFRl          44      0       0      0.0%
COMRAM              94      3       3      3.2%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Apr 03 14:50:34 2025

                     l24 0872                       l25 0872                      l721 0866  
                    l731 0870                      l723 0868                      l725 086A  
                    l727 086C                      l719 0862                      l729 086E  
                    _ISR 0008                      wreg 0FE8                     ?_ISR 0001  
                   _LATD 0F8C                     i2l33 0838                     i2l19 0860  
                   _main 0862                     btemp 0004                     start 000E  
           ___param_bank 0000                    ??_ISR 0003                    ?_main 0001  
                  i2l715 083E                    i2l717 084E                    i2l709 083C  
                  i2l733 0804                    i2l735 0812                    i2l737 0816  
                  i2l739 0836                    _TRISD 0F95                    _Delay 083C  
                  ttemp5 0005                    ttemp6 0008                    ttemp7 000C  
                  wtemp8 0005          __initialization 087A             __end_of_main 087A  
                 ??_main 0004            __activetblptr 0000                   ?_Delay 0001  
                 Delay@x 0002                   _OSCCON 0FD3                   i2u1_40 0860  
                 i2u1_41 085C                   i2u2_40 0812                   i2u2_41 080E  
                 i2u3_40 0826                   i2u3_41 0820                   i2u3_46 0828  
                 i2u4_47 0844                   isa$std 0001             __mediumconst 0800  
             __accesstop 0060  __end_of__initialization 087A            ___rparam_used 0001  
          __end_of_Delay 0862           __pcstackCOMRAM 0001                  ??_Delay 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 087A                  __ramtop 0800                  __ptext0 0862  
                __ptext2 083C           __pintcode_body 0802     end_of_initialization 087A  
                int_func 0802      start_initialization 087A              __end_of_ISR 083C  
              __pintcode 0008              __smallconst 0800                 _LATDbits 0F8C  
            _INTCON2bits 0FF1                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000                 int$flags 0004               _INTCONbits 0FF2  
               intlevel2 0000  
