
*** Running vivado
    with args -log output_test_driver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source output_test_driver.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source output_test_driver.tcl -notrace
Command: synth_design -top output_test_driver -part xc7s75fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Device 21-403] Loading part xc7s75fgga484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4328
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1027.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'output_test_driver' [C:/Users/sonhu/DigitalSafeSystem/code/test.v:1]
INFO: [Synth 8-6157] synthesizing module 'feedback_controller' [C:/Users/sonhu/DigitalSafeSystem/code/feedback_controller.v:1]
	Parameter SUCCESS bound to: 4'b0111 
	Parameter FAIL bound to: 4'b1000 
	Parameter EMERGENCY bound to: 4'b1010 
	Parameter DEACTIVATE bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'feedback_controller' (1#1) [C:/Users/sonhu/DigitalSafeSystem/code/feedback_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'servo_controller' [C:/Users/sonhu/DigitalSafeSystem/code/servo_controller.v:1]
	Parameter UNLOCK bound to: 4'b0111 
	Parameter PWM_PERIOD bound to: 1000000 - type: integer 
	Parameter DUTY_0_DEG bound to: 50000 - type: integer 
	Parameter DUTY_180_DEG bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'servo_controller' (2#1) [C:/Users/sonhu/DigitalSafeSystem/code/servo_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'timer_display_mux' [C:/Users/sonhu/DigitalSafeSystem/code/timer_display_mux.v:1]
	Parameter IDLE bound to: 4'b0001 
	Parameter INPUT_CAL bound to: 4'b0011 
	Parameter DEACTIVATE bound to: 4'b1001 
	Parameter EMERGENCY bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'timer_display_mux' (3#1) [C:/Users/sonhu/DigitalSafeSystem/code/timer_display_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [C:/Users/sonhu/DigitalSafeSystem/code/lcd_driver.v:1]
	Parameter S_INIT_WAIT_1 bound to: 4'b0000 
	Parameter S_INIT_CMD_1 bound to: 4'b0001 
	Parameter S_INIT_CMD_2 bound to: 4'b0010 
	Parameter S_INIT_CMD_3 bound to: 4'b0011 
	Parameter S_INIT_CMD_4 bound to: 4'b0100 
	Parameter S_IDLE_LCD bound to: 4'b0101 
	Parameter S_WRITE_CMD bound to: 4'b0110 
	Parameter S_WRITE_DATA bound to: 4'b0111 
	Parameter MSG_IDLE_P bound to: 8'b01010000 
	Parameter MSG_UNLOCK_A bound to: 8'b01000001 
	Parameter MSG_FAIL_F bound to: 8'b01000110 
	Parameter MSG_CHECK_C bound to: 8'b01000011 
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_UNLOCK bound to: 4'b0111 
	Parameter S_FAIL_WAIT bound to: 4'b1000 
	Parameter S_EMERGENCY bound to: 4'b1010 
	Parameter DELAY_15MS bound to: 21'b010110111000110110000 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (4#1) [C:/Users/sonhu/DigitalSafeSystem/code/lcd_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'output_test_driver' (5#1) [C:/Users/sonhu/DigitalSafeSystem/code/test.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.734 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1027.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sonhu/DigitalSafeSystem/DigitalSafeSystem/DigitalSafeSystem.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [C:/Users/sonhu/DigitalSafeSystem/DigitalSafeSystem/DigitalSafeSystem.srcs/constrs_1/new/test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sonhu/DigitalSafeSystem/DigitalSafeSystem/DigitalSafeSystem.srcs/constrs_1/new/test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/output_test_driver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/output_test_driver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1033.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.848 ; gain = 6.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.848 ; gain = 6.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.848 ; gain = 6.113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'lcd_fsm_state_reg' in module 'lcd_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.848 ; gain = 6.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1033.848 ; gain = 6.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.848 ; gain = 6.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1033.848 ; gain = 6.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1037.461 ; gain = 9.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.273 ; gain = 14.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.273 ; gain = 14.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.273 ; gain = 14.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.273 ; gain = 14.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.273 ; gain = 14.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.273 ; gain = 14.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     4|
|4     |LUT2   |    27|
|5     |LUT3   |    12|
|6     |LUT4   |    33|
|7     |LUT5   |    41|
|8     |LUT6   |     5|
|9     |FDCE   |    72|
|10    |FDPE   |     1|
|11    |FDRE   |     1|
|12    |IBUF   |    10|
|13    |OBUF   |    43|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1042.273 ; gain = 14.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1042.273 ; gain = 8.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1042.273 ; gain = 14.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1042.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1052.473 ; gain = 24.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/sonhu/DigitalSafeSystem/DigitalSafeSystem/DigitalSafeSystem.runs/synth_1/output_test_driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file output_test_driver_utilization_synth.rpt -pb output_test_driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 20:33:03 2025...
