`timescale 1ns / 1ps

module AesCipher_tb;
   reg          clk;
   wire [127:0]  i_block, key;
   wire [127:0] o_block;
   initial
     begin
	      #1 i_block = 128'h10101010202020203030303040404040;
	      key = 128'h11111111222222223333333344444444;
     end
	
   
   AesCipher AES(.datain(i_block), .clk(clk), .key(key), .dataout(o_block));

   always
     begin
        #1 clk = ~clk;
     end

   always
     begin
        #2 i_block = i_block + 1'b1;
     end
endmodule
