# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2025, Open Boat Projects
# This file is distributed under the same license as the Yachta PCB SOP
# package.
# FIRST AUTHOR <EMAIL@ADDRESS>, 2025.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: Yachta PCB SOP\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-08-27 18:05+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: ch <LL@li.org>\n"
"Language: ch\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=utf-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.17.0\n"

#: ../../procedure/pcb_manufacturing.rst:2 499a5a1c12e94a5fb418f69d63931d45
#, fuzzy
msgid "PCB Manufacturing"
msgstr "Manmafa'tinas PCB"

#: ../../procedure/pcb_manufacturing.rst:5 6c24c572be6f49aeaaa1bddc342579a3
#, fuzzy
msgid "CAM / data check"
msgstr "CAM / chek i dañu"

#: ../../procedure/pcb_manufacturing.rst:6 2cdb27220c904ad78c2dc3c7acd9d444
#, fuzzy
msgid "Perform DFM/DRC (clearances, drill/mill, solder mask, impedance)"
msgstr "Cho'gue DFM/DRC (clearances, drill/mill, solder mask, impedance)"

#: ../../procedure/pcb_manufacturing.rst:7 90a5f5444c5c4ebeb674d0eee4221097
#, fuzzy
msgid ""
"Define stack‑up, copper thickness, surface finish (e.g., ENIG/OSP/ImAg) and "
"colors"
msgstr ""
"Difina i lina'la', i tina'lo' i copper, i fina'tinas i hilo' (pot hemplo, "
"ENIG/OSP/ImAg) yan i kulot siha"

#: ../../procedure/pcb_manufacturing.rst:8 0034ca2cf57b4cb2a7661c33d1d54fa8
#, fuzzy
msgid "Document manufacturing sign‑off"
msgstr "I manmafa'tinas na dukumento siha"

#: ../../procedure/pcb_manufacturing.rst:11 38dc03c85d7a403cbc17fc91b9a7205b
#, fuzzy
msgid "Order / fabrication"
msgstr "Otden / fina'tinas"

#: ../../procedure/pcb_manufacturing.rst:12 5f557b55a29c417caef6b76105590caa
#, fuzzy
msgid ""
"Use approved supplier; define quality level (IPC class) and certificates "
"(e.g., CoC)"
msgstr ""
"Usa i ma'aprueba na supottadot; difina i kualidåt (IPC class) yan i "
"settipikat siha (pot hemplo, CoC)"

#: ../../procedure/pcb_manufacturing.rst:13 fbc18d0dc78f423dad3ad520c55bae8a
#, fuzzy
msgid "Define lot size, panelization, depanel method (V‑score/break‑tabs)"
msgstr ""
"Na'siguru i mineggai i lote, i panelisasion, i depanel na manera "
"(V score/break‐tabs)"

#: ../../procedure/pcb_manufacturing.rst:16 2df068c92fa94d7f9cddb8e781f0c2b0
#, fuzzy
msgid "PCB incoming inspection"
msgstr "Inspeksion PCB ni' para u fåtto"

#: ../../procedure/pcb_manufacturing.rst:17 a2b1f268bcce4d5d8752554f485db360
#, fuzzy
msgid "Check packaging (ESD, humidity card, desiccant, integrity)"
msgstr "Chek i pakete (ESD, humidity card, desiccant, integrity)"

#: ../../procedure/pcb_manufacturing.rst:18 2374202c4ac04e9eace22a8cb352e6ba
#, fuzzy
msgid ""
"Sample per IPC‑A‑600: solder mask registration, drill quality, vias, surface"
" finish, dimensions, markings (date code, rev., UL)"
msgstr ""
"Muestra kada IPC‑A‑600: rehistrasion i maskåra, kualidåt drill, vias, "
"fina'tinas i hilo', dimension, marka siha (kode' fecha, rev., UL)"

#: ../../procedure/pcb_manufacturing.rst:19 6de6d0399d8a415ab4058e7d0b3c2348
#, fuzzy
msgid ""
"Ensure electrical test (E‑test) certificate included or verify by sample"
msgstr ""
"Siguru na ma'a'agang i settipikan elektrisidåt (E-test) pat ma'ayek gi i "
"sample"

#: ../../procedure/pcb_manufacturing.rst:20 fc7b58fe5e9a47fb9e87ec56162c1ab7
#, fuzzy
msgid "Release/hold in ERP/MES; record results (Form A1)"
msgstr "Na'huyong/ma'a'atan gi ERP/MES; rikohi i risulta siha (Form A1)"
