<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/ni_dma.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - ni_dma.c<span style="font-size: 80%;"> (source / <a href="ni_dma.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">166</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2010 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_trace.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;nid.h&quot;
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : u32 cayman_gpu_check_soft_reset(struct radeon_device *rdev);
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : /*
<span class="lineNum">      33 </span>            :  * DMA
<span class="lineNum">      34 </span>            :  * Starting with R600, the GPU has an asynchronous
<span class="lineNum">      35 </span>            :  * DMA engine.  The programming model is very similar
<span class="lineNum">      36 </span>            :  * to the 3D engine (ring buffer, IBs, etc.), but the
<span class="lineNum">      37 </span>            :  * DMA controller has it's own packet format that is
<span class="lineNum">      38 </span>            :  * different form the PM4 format used by the 3D engine.
<span class="lineNum">      39 </span>            :  * It supports copying data, writing embedded data,
<span class="lineNum">      40 </span>            :  * solid fills, and a number of other things.  It also
<span class="lineNum">      41 </span>            :  * has support for tiling/detiling of buffers.
<span class="lineNum">      42 </span>            :  * Cayman and newer support two asynchronous DMA engines.
<span class="lineNum">      43 </span>            :  */
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            : /**
<span class="lineNum">      46 </span>            :  * cayman_dma_get_rptr - get the current read pointer
<span class="lineNum">      47 </span>            :  *
<span class="lineNum">      48 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      49 </span>            :  * @ring: radeon ring pointer
<span class="lineNum">      50 </span>            :  *
<a name="51"><span class="lineNum">      51 </span>            :  * Get the current rptr from the hardware (cayman+).</a>
<span class="lineNum">      52 </span>            :  */
<span class="lineNum">      53 </span><span class="lineNoCov">          0 : uint32_t cayman_dma_get_rptr(struct radeon_device *rdev,</span>
<span class="lineNum">      54 </span>            :                              struct radeon_ring *ring)
<span class="lineNum">      55 </span>            : {
<span class="lineNum">      56 </span>            :         u32 rptr, reg;
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled) {</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :                 rptr = rdev-&gt;wb.wb[ring-&gt;rptr_offs/4];</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :                 if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                         reg = DMA_RB_RPTR + DMA0_REGISTER_OFFSET;</span>
<span class="lineNum">      63 </span>            :                 else
<span class="lineNum">      64 </span>            :                         reg = DMA_RB_RPTR + DMA1_REGISTER_OFFSET;
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 rptr = RREG32(reg);</span>
<span class="lineNum">      67 </span>            :         }
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         return (rptr &amp; 0x3fffc) &gt;&gt; 2;</span>
<span class="lineNum">      70 </span>            : }
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            : /**
<span class="lineNum">      73 </span>            :  * cayman_dma_get_wptr - get the current write pointer
<span class="lineNum">      74 </span>            :  *
<span class="lineNum">      75 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      76 </span>            :  * @ring: radeon ring pointer
<span class="lineNum">      77 </span>            :  *
<a name="78"><span class="lineNum">      78 </span>            :  * Get the current wptr from the hardware (cayman+).</a>
<span class="lineNum">      79 </span>            :  */
<span class="lineNum">      80 </span><span class="lineNoCov">          0 : uint32_t cayman_dma_get_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">      81 </span>            :                            struct radeon_ring *ring)
<span class="lineNum">      82 </span>            : {
<span class="lineNum">      83 </span>            :         u32 reg;
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 reg = DMA_RB_WPTR + DMA0_REGISTER_OFFSET;</span>
<span class="lineNum">      87 </span>            :         else
<span class="lineNum">      88 </span>            :                 reg = DMA_RB_WPTR + DMA1_REGISTER_OFFSET;
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         return (RREG32(reg) &amp; 0x3fffc) &gt;&gt; 2;</span>
<span class="lineNum">      91 </span>            : }
<span class="lineNum">      92 </span>            : 
<span class="lineNum">      93 </span>            : /**
<span class="lineNum">      94 </span>            :  * cayman_dma_set_wptr - commit the write pointer
<span class="lineNum">      95 </span>            :  *
<span class="lineNum">      96 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      97 </span>            :  * @ring: radeon ring pointer
<span class="lineNum">      98 </span>            :  *
<a name="99"><span class="lineNum">      99 </span>            :  * Write the wptr back to the hardware (cayman+).</a>
<span class="lineNum">     100 </span>            :  */
<span class="lineNum">     101 </span><span class="lineNoCov">          0 : void cayman_dma_set_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">     102 </span>            :                          struct radeon_ring *ring)
<span class="lineNum">     103 </span>            : {
<span class="lineNum">     104 </span>            :         u32 reg;
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 reg = DMA_RB_WPTR + DMA0_REGISTER_OFFSET;</span>
<span class="lineNum">     108 </span>            :         else
<span class="lineNum">     109 </span>            :                 reg = DMA_RB_WPTR + DMA1_REGISTER_OFFSET;
<span class="lineNum">     110 </span>            : 
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         WREG32(reg, (ring-&gt;wptr &lt;&lt; 2) &amp; 0x3fffc);</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            : /**
<span class="lineNum">     115 </span>            :  * cayman_dma_ring_ib_execute - Schedule an IB on the DMA engine
<span class="lineNum">     116 </span>            :  *
<span class="lineNum">     117 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     118 </span>            :  * @ib: IB object to schedule
<span class="lineNum">     119 </span>            :  *
<a name="120"><span class="lineNum">     120 </span>            :  * Schedule an IB in the DMA ring (cayman-SI).</a>
<span class="lineNum">     121 </span>            :  */
<span class="lineNum">     122 </span><span class="lineNoCov">          0 : void cayman_dma_ring_ib_execute(struct radeon_device *rdev,</span>
<span class="lineNum">     123 </span>            :                                 struct radeon_ib *ib)
<span class="lineNum">     124 </span>            : {
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ib-&gt;ring];</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         unsigned vm_id = ib-&gt;vm ? ib-&gt;vm-&gt;ids[ib-&gt;ring].id : 0;</span>
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled) {</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 u32 next_rptr = ring-&gt;wptr + 4;</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 while ((next_rptr &amp; 7) != 5)</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                         next_rptr++;</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 next_rptr += 3;</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_WRITE, 0, 0, 1));</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ring-&gt;next_rptr_gpu_addr &amp; 0xfffffffc);</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(ring-&gt;next_rptr_gpu_addr) &amp; 0xff);</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            :         /* The indirect buffer packet must end on an 8 DW boundary in the DMA ring.
<span class="lineNum">     140 </span>            :          * Pad as necessary with NOPs.
<span class="lineNum">     141 </span>            :          */
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         while ((ring-&gt;wptr &amp; 7) != 5)</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0));</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_IB_PACKET(DMA_PACKET_INDIRECT_BUFFER, vm_id, 0));</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (ib-&gt;gpu_addr &amp; 0xFFFFFFE0));</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (ib-&gt;length_dw &lt;&lt; 12) | (upper_32_bits(ib-&gt;gpu_addr) &amp; 0xFF));</span>
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     149 </span>            : 
<span class="lineNum">     150 </span>            : /**
<span class="lineNum">     151 </span>            :  * cayman_dma_stop - stop the async dma engines
<span class="lineNum">     152 </span>            :  *
<span class="lineNum">     153 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     154 </span>            :  *
<a name="155"><span class="lineNum">     155 </span>            :  * Stop the async dma engines (cayman-SI).</a>
<span class="lineNum">     156 </span>            :  */
<span class="lineNum">     157 </span><span class="lineNoCov">          0 : void cayman_dma_stop(struct radeon_device *rdev)</span>
<span class="lineNum">     158 </span>            : {
<span class="lineNum">     159 </span>            :         u32 rb_cntl;
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;asic-&gt;copy.copy_ring_index == R600_RING_TYPE_DMA_INDEX) ||</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :             (rdev-&gt;asic-&gt;copy.copy_ring_index == CAYMAN_RING_TYPE_DMA1_INDEX))</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.visible_vram_size);</span>
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span>            :         /* dma0 */
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         rb_cntl = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET);</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         rb_cntl &amp;= ~DMA_RB_ENABLE;</span>
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, rb_cntl);</span>
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            :         /* dma1 */
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         rb_cntl = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET);</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         rb_cntl &amp;= ~DMA_RB_ENABLE;</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, rb_cntl);</span>
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX].ready = false;</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[CAYMAN_RING_TYPE_DMA1_INDEX].ready = false;</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span>            : /**
<span class="lineNum">     180 </span>            :  * cayman_dma_resume - setup and start the async dma engines
<span class="lineNum">     181 </span>            :  *
<span class="lineNum">     182 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     183 </span>            :  *
<span class="lineNum">     184 </span>            :  * Set up the DMA ring buffers and enable them. (cayman-SI).
<a name="185"><span class="lineNum">     185 </span>            :  * Returns 0 for success, error for failure.</a>
<span class="lineNum">     186 </span>            :  */
<span class="lineNum">     187 </span><span class="lineNoCov">          0 : int cayman_dma_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     188 </span>            : {
<span class="lineNum">     189 </span>            :         struct radeon_ring *ring;
<span class="lineNum">     190 </span>            :         u32 rb_cntl, dma_cntl, ib_cntl;
<span class="lineNum">     191 </span>            :         u32 rb_bufsz;
<span class="lineNum">     192 </span>            :         u32 reg_offset, wb_offset;
<span class="lineNum">     193 </span>            :         int i, r;
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :                 if (i == 0) {</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :                         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX];</span>
<span class="lineNum">     198 </span>            :                         reg_offset = DMA0_REGISTER_OFFSET;
<span class="lineNum">     199 </span>            :                         wb_offset = R600_WB_DMA_RPTR_OFFSET;
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :                         ring = &amp;rdev-&gt;ring[CAYMAN_RING_TYPE_DMA1_INDEX];</span>
<span class="lineNum">     202 </span>            :                         reg_offset = DMA1_REGISTER_OFFSET;
<span class="lineNum">     203 </span>            :                         wb_offset = CAYMAN_WB_DMA1_RPTR_OFFSET;
<span class="lineNum">     204 </span>            :                 }
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :                 WREG32(DMA_SEM_INCOMPLETE_TIMER_CNTL + reg_offset, 0);</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 WREG32(DMA_SEM_WAIT_FAIL_TIMER_CNTL + reg_offset, 0);</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            :                 /* Set ring buffer size in dwords */
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :                 rb_bufsz = order_base_2(ring-&gt;ring_size / 4);</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 rb_cntl = rb_bufsz &lt;&lt; 1;</span>
<span class="lineNum">     212 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">     213 </span>            :                 rb_cntl |= DMA_RB_SWAP_ENABLE | DMA_RPTR_WRITEBACK_SWAP_ENABLE;
<span class="lineNum">     214 </span>            : #endif
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_CNTL + reg_offset, rb_cntl);</span>
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span>            :                 /* Initialize the ring buffer's read and write pointers */
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_RPTR + reg_offset, 0);</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_WPTR + reg_offset, 0);</span>
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span>            :                 /* set the wb address whether it's enabled or not */
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_RPTR_ADDR_HI + reg_offset,</span>
<span class="lineNum">     223 </span>            :                        upper_32_bits(rdev-&gt;wb.gpu_addr + wb_offset) &amp; 0xFF);
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_RPTR_ADDR_LO + reg_offset,</span>
<span class="lineNum">     225 </span>            :                        ((rdev-&gt;wb.gpu_addr + wb_offset) &amp; 0xFFFFFFFC));
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :                         rb_cntl |= DMA_RPTR_WRITEBACK_ENABLE;</span>
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_BASE + reg_offset, ring-&gt;gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">     231 </span>            : 
<span class="lineNum">     232 </span>            :                 /* enable DMA IBs */
<span class="lineNum">     233 </span>            :                 ib_cntl = DMA_IB_ENABLE | CMD_VMID_FORCE;
<span class="lineNum">     234 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">     235 </span>            :                 ib_cntl |= DMA_IB_SWAP_ENABLE;
<span class="lineNum">     236 </span>            : #endif
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 WREG32(DMA_IB_CNTL + reg_offset, ib_cntl);</span>
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 dma_cntl = RREG32(DMA_CNTL + reg_offset);</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 dma_cntl &amp;= ~CTXEMPTY_INT_ENABLE;</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 WREG32(DMA_CNTL + reg_offset, dma_cntl);</span>
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :                 ring-&gt;wptr = 0;</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_WPTR + reg_offset, ring-&gt;wptr &lt;&lt; 2);</span>
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_CNTL + reg_offset, rb_cntl | DMA_RB_ENABLE);</span>
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 ring-&gt;ready = true;</span>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 r = radeon_ring_test(rdev, ring-&gt;idx, ring);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                         ring-&gt;ready = false;</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     254 </span>            :                 }
<span class="lineNum">     255 </span>            :         }
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;asic-&gt;copy.copy_ring_index == R600_RING_TYPE_DMA_INDEX) ||</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :             (rdev-&gt;asic-&gt;copy.copy_ring_index == CAYMAN_RING_TYPE_DMA1_INDEX))</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                 radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span>            : /**
<span class="lineNum">     265 </span>            :  * cayman_dma_fini - tear down the async dma engines
<span class="lineNum">     266 </span>            :  *
<span class="lineNum">     267 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     268 </span>            :  *
<a name="269"><span class="lineNum">     269 </span>            :  * Stop the async dma engines and free the rings (cayman-SI).</a>
<span class="lineNum">     270 </span>            :  */
<span class="lineNum">     271 </span><span class="lineNoCov">          0 : void cayman_dma_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     272 </span>            : {
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         cayman_dma_stop(rdev);</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         radeon_ring_fini(rdev, &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX]);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         radeon_ring_fini(rdev, &amp;rdev-&gt;ring[CAYMAN_RING_TYPE_DMA1_INDEX]);</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span>            : /**
<span class="lineNum">     279 </span>            :  * cayman_dma_is_lockup - Check if the DMA engine is locked up
<span class="lineNum">     280 </span>            :  *
<span class="lineNum">     281 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     282 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">     283 </span>            :  *
<span class="lineNum">     284 </span>            :  * Check if the async DMA engine is locked up.
<a name="285"><span class="lineNum">     285 </span>            :  * Returns true if the engine appears to be locked up, false if not.</a>
<span class="lineNum">     286 </span>            :  */
<span class="lineNum">     287 </span><span class="lineNoCov">          0 : bool cayman_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     288 </span>            : {
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         u32 reset_mask = cayman_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">     290 </span>            :         u32 mask;
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 mask = RADEON_RESET_DMA;</span>
<span class="lineNum">     294 </span>            :         else
<span class="lineNum">     295 </span>            :                 mask = RADEON_RESET_DMA1;
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         if (!(reset_mask &amp; mask)) {</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 radeon_ring_lockup_update(rdev, ring);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     300 </span>            :         }
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         return radeon_ring_test_lockup(rdev, ring);</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span>            : /**
<span class="lineNum">     305 </span>            :  * cayman_dma_vm_copy_pages - update PTEs by copying them from the GART
<span class="lineNum">     306 </span>            :  *
<span class="lineNum">     307 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     308 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">     309 </span>            :  * @pe: addr of the page entry
<span class="lineNum">     310 </span>            :  * @src: src addr where to copy from
<span class="lineNum">     311 </span>            :  * @count: number of page entries to update
<span class="lineNum">     312 </span>            :  *
<a name="313"><span class="lineNum">     313 </span>            :  * Update PTEs by copying them from the GART using the DMA (cayman/TN).</a>
<span class="lineNum">     314 </span>            :  */
<span class="lineNum">     315 </span><span class="lineNoCov">          0 : void cayman_dma_vm_copy_pages(struct radeon_device *rdev,</span>
<span class="lineNum">     316 </span>            :                               struct radeon_ib *ib,
<span class="lineNum">     317 </span>            :                               uint64_t pe, uint64_t src,
<span class="lineNum">     318 </span>            :                               unsigned count)
<span class="lineNum">     319 </span>            : {
<span class="lineNum">     320 </span>            :         unsigned ndw;
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 ndw = count * 2;</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 if (ndw &gt; 0xFFFFE)</span>
<span class="lineNum">     325 </span>            :                         ndw = 0xFFFFE;
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = DMA_PACKET(DMA_PACKET_COPY,</span>
<span class="lineNum">     328 </span>            :                                                       0, 0, ndw);
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(pe);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(src);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe) &amp; 0xff;</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(src) &amp; 0xff;</span>
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 pe += ndw * 4;</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                 src += ndw * 4;</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 count -= ndw / 2;</span>
<span class="lineNum">     337 </span>            :         }
<span class="lineNum">     338 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span>            : /**
<span class="lineNum">     341 </span>            :  * cayman_dma_vm_write_pages - update PTEs by writing them manually
<span class="lineNum">     342 </span>            :  *
<span class="lineNum">     343 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     344 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">     345 </span>            :  * @pe: addr of the page entry
<span class="lineNum">     346 </span>            :  * @addr: dst addr to write into pe
<span class="lineNum">     347 </span>            :  * @count: number of page entries to update
<span class="lineNum">     348 </span>            :  * @incr: increase next addr by incr bytes
<span class="lineNum">     349 </span>            :  * @flags: hw access flags
<span class="lineNum">     350 </span>            :  *
<a name="351"><span class="lineNum">     351 </span>            :  * Update PTEs by writing them manually using the DMA (cayman/TN).</a>
<span class="lineNum">     352 </span>            :  */
<span class="lineNum">     353 </span><span class="lineNoCov">          0 : void cayman_dma_vm_write_pages(struct radeon_device *rdev,</span>
<span class="lineNum">     354 </span>            :                                struct radeon_ib *ib,
<span class="lineNum">     355 </span>            :                                uint64_t pe,
<span class="lineNum">     356 </span>            :                                uint64_t addr, unsigned count,
<span class="lineNum">     357 </span>            :                                uint32_t incr, uint32_t flags)
<span class="lineNum">     358 </span>            : {
<span class="lineNum">     359 </span>            :         uint64_t value;
<span class="lineNum">     360 </span>            :         unsigned ndw;
<span class="lineNum">     361 </span>            : 
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 ndw = count * 2;</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 if (ndw &gt; 0xFFFFE)</span>
<span class="lineNum">     365 </span>            :                         ndw = 0xFFFFE;
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span>            :                 /* for non-physically contiguous pages (system) */
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = DMA_PACKET(DMA_PACKET_WRITE,</span>
<span class="lineNum">     369 </span>            :                                                       0, 0, ndw);
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = pe;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe) &amp; 0xff;</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 for (; ndw &gt; 0; ndw -= 2, --count, pe += 8) {</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                         if (flags &amp; R600_PTE_SYSTEM) {</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                                 value = radeon_vm_map_gart(rdev, addr);</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                         } else if (flags &amp; R600_PTE_VALID) {</span>
<span class="lineNum">     376 </span>            :                                 value = addr;
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     378 </span>            :                                 value = 0;
<span class="lineNum">     379 </span>            :                         }
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                         addr += incr;</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                         value |= flags;</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                         ib-&gt;ptr[ib-&gt;length_dw++] = value;</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(value);</span>
<span class="lineNum">     384 </span>            :                 }
<span class="lineNum">     385 </span>            :         }
<span class="lineNum">     386 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span>            : /**
<span class="lineNum">     389 </span>            :  * cayman_dma_vm_set_pages - update the page tables using the DMA
<span class="lineNum">     390 </span>            :  *
<span class="lineNum">     391 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     392 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">     393 </span>            :  * @pe: addr of the page entry
<span class="lineNum">     394 </span>            :  * @addr: dst addr to write into pe
<span class="lineNum">     395 </span>            :  * @count: number of page entries to update
<span class="lineNum">     396 </span>            :  * @incr: increase next addr by incr bytes
<span class="lineNum">     397 </span>            :  * @flags: hw access flags
<span class="lineNum">     398 </span>            :  *
<a name="399"><span class="lineNum">     399 </span>            :  * Update the page tables using the DMA (cayman/TN).</a>
<span class="lineNum">     400 </span>            :  */
<span class="lineNum">     401 </span><span class="lineNoCov">          0 : void cayman_dma_vm_set_pages(struct radeon_device *rdev,</span>
<span class="lineNum">     402 </span>            :                              struct radeon_ib *ib,
<span class="lineNum">     403 </span>            :                              uint64_t pe,
<span class="lineNum">     404 </span>            :                              uint64_t addr, unsigned count,
<span class="lineNum">     405 </span>            :                              uint32_t incr, uint32_t flags)
<span class="lineNum">     406 </span>            : {
<span class="lineNum">     407 </span>            :         uint64_t value;
<span class="lineNum">     408 </span>            :         unsigned ndw;
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 ndw = count * 2;</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :                 if (ndw &gt; 0xFFFFE)</span>
<span class="lineNum">     413 </span>            :                         ndw = 0xFFFFE;
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 if (flags &amp; R600_PTE_VALID)</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                         value = addr;</span>
<span class="lineNum">     417 </span>            :                 else
<span class="lineNum">     418 </span>            :                         value = 0;
<span class="lineNum">     419 </span>            : 
<span class="lineNum">     420 </span>            :                 /* for physically contiguous pages (vram) */
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = DMA_PTE_PDE_PACKET(ndw);</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = pe; /* dst addr */</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe) &amp; 0xff;</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = flags; /* mask */</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = 0;</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = value; /* value */</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(value);</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = incr; /* increment size */</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = 0;</span>
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :                 pe += ndw * 4;</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :                 addr += (ndw / 2) * incr;</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 count -= ndw / 2;</span>
<span class="lineNum">     434 </span>            :         }
<span class="lineNum">     435 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span>            : /**
<span class="lineNum">     438 </span>            :  * cayman_dma_vm_pad_ib - pad the IB to the required number of dw
<span class="lineNum">     439 </span>            :  *
<span class="lineNum">     440 </span>            :  * @ib: indirect buffer to fill with padding
<a name="441"><span class="lineNum">     441 </span>            :  *</a>
<span class="lineNum">     442 </span>            :  */
<span class="lineNum">     443 </span><span class="lineNoCov">          0 : void cayman_dma_vm_pad_ib(struct radeon_ib *ib)</span>
<span class="lineNum">     444 </span>            : {
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :         while (ib-&gt;length_dw &amp; 0x7)</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0);</span>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span><span class="lineNoCov">          0 : void cayman_dma_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,</span>
<span class="lineNum">     450 </span>            :                          unsigned vm_id, uint64_t pd_addr)
<span class="lineNum">     451 </span>            : {
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0));</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xf &lt;&lt; 16) | ((VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm_id &lt;&lt; 2)) &gt;&gt; 2));</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, pd_addr &gt;&gt; 12);</span>
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span>            :         /* flush hdp cache */
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0));</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xf &lt;&lt; 16) | (HDP_MEM_COHERENCY_FLUSH_CNTL &gt;&gt; 2));</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1);</span>
<span class="lineNum">     460 </span>            : 
<span class="lineNum">     461 </span>            :         /* bits 0-7 are the VM contexts0-7 */
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0));</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xf &lt;&lt; 16) | (VM_INVALIDATE_REQUEST &gt;&gt; 2));</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1 &lt;&lt; vm_id);</span>
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span>            :         /* wait for invalidate to complete */
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_SRBM_READ_PACKET);</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xff &lt;&lt; 20) | (VM_INVALIDATE_REQUEST &gt;&gt; 2));</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0); /* mask */</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0); /* value */</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     472 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
