\hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE}{}\section{A\+CP Memory Coherence and ID Mapping}
\label{group__ADDR__SPACE__MGR__MEM__COHERENCE}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga4f1a98efabe5d8fcfcddf0e2da731d0a}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+D\+\_\+e}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gac7e726302b3a38141a36cf97a4ef4f89}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+D\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gadd781c359099569d3053f323121d3dd0}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+e}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga4f1a98efabe5d8fcfcddf0e2da731d0a}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+D\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aa23bc58c357416bc2c8cb07ae441077f0}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+F\+I\+X\+E\+D\+\_\+\+I\+D\+\_\+2}} = 2, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aafbef3199782e77a06de0297ce206f6b1}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+3}} = 3, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aae1a9a778a8301220e9c9e7a7ef46711a}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+4}} = 4, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aa91c971a5bba55f969b5b8301b1ead002}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+5}} = 5, 
\newline
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aafe4992790595227843c845810c6ba834}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+6}} = 6, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aaede5f1e31e9d9dedfa57f04072d2ac61}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+7}} = 7
 \}
\item 
enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gadd781c359099569d3053f323121d3dd0}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+e}} \{ \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a25898fb6e1cde7068c1d71c100c7e264}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+0}} = 0, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a0e9e2a36cfee7589742d06c1c2499dec}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+1}} = 1, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a741e52e8935ae4ade9f23606ea305294}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+2}} = 2, 
\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0af7bbb815ce38a6d3bc89a0124b6633e4}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+3}} = 3
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga0fc0b37fb8894197cdb051fd0b072f4b}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+fixed\+\_\+read\+\_\+set}} (const uint32\+\_\+t input\+\_\+id, const uint32\+\_\+t output\+\_\+id, const \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}} \mbox{\hyperlink{structpage}{page}}, const uint32\+\_\+t aruser)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga132f9aeccaeac5bfe5622e387d64c770}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+fixed\+\_\+write\+\_\+set}} (const uint32\+\_\+t input\+\_\+id, const uint32\+\_\+t output\+\_\+id, const \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}} \mbox{\hyperlink{structpage}{page}}, const uint32\+\_\+t awuser)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gac4940cb4c73770c4196363e9cfc15eda}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+dynamic\+\_\+read\+\_\+set}} (const uint32\+\_\+t output\+\_\+id)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga3675b9b497121f9d270c557f2dcf052a}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+dynamic\+\_\+write\+\_\+set}} (const uint32\+\_\+t output\+\_\+id)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga0d51894c7e3f60ecf9ad7bbb0329fb3f}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+dynamic\+\_\+read\+\_\+options\+\_\+set}} (const \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}} \mbox{\hyperlink{structpage}{page}}, const uint32\+\_\+t aruser)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga7dfbf9c206a906241bd6464cba8109ca}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+dynamic\+\_\+write\+\_\+options\+\_\+set}} (const \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}} \mbox{\hyperlink{structpage}{page}}, const uint32\+\_\+t awuser)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga123330082cfc1877a9bcb9a1764e176b}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+read\+\_\+options\+\_\+get}} (const uint32\+\_\+t output\+\_\+id, bool $\ast$fixed, uint32\+\_\+t $\ast$input\+\_\+id, \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}} $\ast$\mbox{\hyperlink{structpage}{page}}, uint32\+\_\+t $\ast$aruser)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga2f453fd50942f93d922328097f43d1de}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+write\+\_\+options\+\_\+get}} (const uint32\+\_\+t output\+\_\+id, bool $\ast$fixed, uint32\+\_\+t $\ast$input\+\_\+id, \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}} $\ast$\mbox{\hyperlink{structpage}{page}}, uint32\+\_\+t $\ast$awuser)
\end{DoxyCompactItemize}
\subsection*{External Master ID Macros}
\label{_amgrp02719c269b839c66d39272fc87b9b919}%
These macros define the H\+PS external master identifiers that are 12-\/bit input I\+Ds to the A\+CP ID Mapper. Some of the masters have a range of identifier values assigned to them and are distinguished by taking a {\itshape (var)$<$/em$>$ argument. }\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaa4f88a93f51a5b6a44c9d6a8e1498bef}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+M\+A\+SK}}~0xfff
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga468652a3f2df1e337e6b7cc7b2155a2b}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+L2\+M0}}(var)~(0x00000002 $\vert$ (0x000007f8 \& (var)))
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaad12f9ccaa26d45e91e3860fce824a93}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+D\+MA}}(var)~(0x00000001 $\vert$ (0x00000078 \& (var)))
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga8d44a9929f75bf66bcf719d12a21d8ee}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+E\+M\+A\+C0}}(var)~(0x00000801 $\vert$ (0x00000878 \& (var)))
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaa776ac99cf105e022e70d8337b928818}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+E\+M\+A\+C1}}(var)~(0x00000802 $\vert$ (0x00000878 \& (var)))
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gae962b24a0cd3c2f823388b1a44a26e50}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+U\+S\+B0}}~0x00000803
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gae6baeffd67337c895bb67df2583cc14e}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+U\+S\+B1}}~0x00000806
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga6853514e5a6a6ac31d1c7f1cf7328403}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+N\+A\+ND}}(var)~(0x00000804 $\vert$ (0x00000ff8 \& (var)))
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga3961fc747ad5038dc5ac3969ce01812b}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+T\+MC}}~0x00000800
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga753431b5fe93c48c23c2109527a05bf7}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+D\+AP}}~0x00000004
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga09b12d61f02f9c0b8f7eb344a0f8c2c8}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+S\+D\+M\+MC}}~0x00000805
\item 
\#define \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gabf8b5224e6c619582bdaf414e0ae88f4}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+F2H}}(var)~(0x00000000 $\vert$ (0x000007f8 \& (var)))
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This A\+PI provides management of the A\+CP ID Mapper that enables data coherent access to the M\+PU address space by external masters. The set of external masters include L3 master peripherals and F\+P\+GA soft IP.

The Accelerator Coherency Port (A\+CP) allows peripherals -\/ including F\+P\+GA based soft IP -\/ to maintain data coherency with the Cortex-\/\+A9 M\+P\+Core processors and the Snoop Control Unit (S\+CU).

The A\+CP supports up to six masters. However, soft IP implemented in the F\+P\+GA fabric can have a larger number of masters that need to access the A\+CP. The A\+CP ID Mapper expands the number of masters able to access the A\+CP. The A\+CP ID Mapper is situated between the interconnect and the A\+CP of the M\+PU subsystem. It has the following characteristics\+:
\begin{DoxyItemize}
\item Support for up to six concurrent ID mappings.
\item 1 GiB coherent window into 4 GiB M\+PU address space
\item Remaps the 5-\/bit user sideband signals used by the Snoop Control Unit (S\+CU) and L2 cache.
\end{DoxyItemize}

The function of the A\+CP ID Mapper is to map 12-\/bit Advanced Microcontroller Bus Architecture (A\+M\+BA) Advanced e\+Xtensible Interface (A\+XI) I\+Ds (input identifiers) from the Level 3 (L3) interconnect to 3-\/bit A\+XI I\+Ds (output identifiers) required by the A\+CP slave port.

The A\+CP ID Mapper supports the two ID mapping modes\+:
\begin{DoxyItemize}
\item Dynamic Mapping -\/ In this mode an input ID is automatically mapped to an available output ID. The dynamic mode is more flexible because the hardware handles the mapping. The hardware mapping allows an output ID to be used for more than one input ID. Output I\+Ds are assigned to input I\+Ds on a first-\/come, first-\/served basis.
\item Fixed Mapping -\/ In this mode there is a one-\/to-\/one mapping from input I\+Ds to output I\+Ds.
\end{DoxyItemize}

Out of the total of eight A\+CP output ID values, only six are available to the A\+CP ID Mapper for remapping. The first two output I\+Ds (0 and 1) are dedicated to the Cortex-\/\+A9 processor cores in the M\+PU subsystem, leaving the last six output I\+Ds (2-\/7) available to the A\+CP ID mapper. Output I\+Ds 2-\/6 support fixed and dynamic modes of operation while output ID 7 supports dynamic mode only.

The following table summarizes the usage of the 3-\/bit ouput ID values by the A\+CP ID Mapper and their settings at reset.

\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{3}{|X[-1]}|}
\hline
\cellcolor{\tableheadbgcolor}\textbf{ Output ID  }&\cellcolor{\tableheadbgcolor}\textbf{ Usage  }&\cellcolor{\tableheadbgcolor}\textbf{ Reset State   }\\\cline{1-3}
\endfirsthead
\hline
\endfoot
\hline
\cellcolor{\tableheadbgcolor}\textbf{ Output ID  }&\cellcolor{\tableheadbgcolor}\textbf{ Usage  }&\cellcolor{\tableheadbgcolor}\textbf{ Reset State   }\\\cline{1-3}
\endhead
0  &Reserved for Cortex-\/\+A9 cores.  &-\/   \\\cline{1-3}
1  &Reserved for Cortex-\/\+A9 cores.  &-\/   \\\cline{1-3}
2  &Assigned to Debug Access Port (D\+AP) input ID at  &Fixed   \\\cline{1-3}
\+:  &reset. After reset, can be reconfigured to either  &D\+AP Master   \\\cline{1-3}
\+:  &fixed or dynamic.  &\+:   \\\cline{1-3}
3  &Configurable fixed or dynamic mode.  &Dynamic   \\\cline{1-3}
4  &Configurable fixed or dynamic mode.  &Dynamic   \\\cline{1-3}
5  &Configurable fixed or dynamic mode.  &Dynamic   \\\cline{1-3}
6  &Configurable fixed or dynamic mode.  &Dynamic   \\\cline{1-3}
7  &Dynamic mode only.  &Dynamic   \\\cline{1-3}
\end{longtabu}


Where {\itshape Output ID} is the A\+CP ID Mapper output value that goes to the A\+CP.

Additionally, for masters unable to drive the A\+XI user sideband signals of incoming transactions, the A\+CP ID Mapper allows control of the A\+XI user sideband signal values. Not all masters drive these signals, so the A\+CP ID Mapper makes it possible to drive the 5-\/bit user sideband signal with either a default value (in dynamic mode) or specific values (in fixed mode).

The A\+CP ID Mapper can also control which 1 GiB coherent window into memory is accessed by masters of the L3 interconnect. Each fixed mapping can be assigned a different user sideband signal and memory window to allow specific settings for different masters. All dynamic mappings share a common user sideband signal and memory window setting. One important exception, however, is that the A\+CP ID mapper always allows user sideband signals from the F\+P\+G\+A-\/to-\/\+H\+PS bridge to pass through to the A\+CP regardless of the configured user sideband value associated with the ID.

The A\+CP ID Mapper has a 1 GiB address window into the M\+PU address space, which is by default a view into the bottom 1 GiB of S\+D\+R\+AM. The A\+CP ID Mapper allows transactions to be routed to different 1 Gi\+B-\/sized memory views, called pages, in both dynamic and fixed modes.

See\+: {\itshape Chapter 6\+: Cortex-\/\+A9 Microprocessor Unit Subsystem} in {\itshape Volume 3\+: Hard Processor System Technical Reference Manual} of the {\itshape Arria V or Cyclone V Device Handbook} for a complete discussion of the operation and restrictions on the A\+CP and the A\+CP ID Mapper. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga753431b5fe93c48c23c2109527a05bf7}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga753431b5fe93c48c23c2109527a05bf7}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DAP@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DAP}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DAP@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DAP}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DAP}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DAP}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+D\+AP~0x00000004}

Master ID for Debug Access Port (D\+AP) \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaad12f9ccaa26d45e91e3860fce824a93}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaad12f9ccaa26d45e91e3860fce824a93}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DMA@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DMA}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DMA@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DMA}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DMA}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_DMA}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+D\+MA(\begin{DoxyParamCaption}\item[{}]{var }\end{DoxyParamCaption})~(0x00000001 $\vert$ (0x00000078 \& (var)))}

Master ID for D\+MA \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga8d44a9929f75bf66bcf719d12a21d8ee}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga8d44a9929f75bf66bcf719d12a21d8ee}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC0@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC0}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC0@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC0}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC0}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC0}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+E\+M\+A\+C0(\begin{DoxyParamCaption}\item[{}]{var }\end{DoxyParamCaption})~(0x00000801 $\vert$ (0x00000878 \& (var)))}

Master ID for E\+M\+A\+C0 \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaa776ac99cf105e022e70d8337b928818}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaa776ac99cf105e022e70d8337b928818}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC1@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC1}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC1@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC1}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC1}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_EMAC1}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+E\+M\+A\+C1(\begin{DoxyParamCaption}\item[{}]{var }\end{DoxyParamCaption})~(0x00000802 $\vert$ (0x00000878 \& (var)))}

Master ID for E\+M\+A\+C1 \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gabf8b5224e6c619582bdaf414e0ae88f4}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gabf8b5224e6c619582bdaf414e0ae88f4}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_F2H@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_F2H}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_F2H@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_F2H}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_F2H}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_F2H}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+F2H(\begin{DoxyParamCaption}\item[{}]{var }\end{DoxyParamCaption})~(0x00000000 $\vert$ (0x000007f8 \& (var)))}

Master ID for F\+P\+GA to H\+PS (F2H) bridge -\/ conduit for soft IP masters in F\+P\+GA fabric \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga468652a3f2df1e337e6b7cc7b2155a2b}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga468652a3f2df1e337e6b7cc7b2155a2b}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_L2M0@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_L2M0}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_L2M0@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_L2M0}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_L2M0}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_L2M0}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+L2\+M0(\begin{DoxyParamCaption}\item[{}]{var }\end{DoxyParamCaption})~(0x00000002 $\vert$ (0x000007f8 \& (var)))}

Master ID for L2\+M0 \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaa4f88a93f51a5b6a44c9d6a8e1498bef}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gaa4f88a93f51a5b6a44c9d6a8e1498bef}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_MASK@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_MASK}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_MASK@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_MASK}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_MASK}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_MASK}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+M\+A\+SK~0xfff}

Bit mask for the relevant 12 bits of an external master ID \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga6853514e5a6a6ac31d1c7f1cf7328403}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga6853514e5a6a6ac31d1c7f1cf7328403}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_NAND@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_NAND}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_NAND@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_NAND}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_NAND}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_NAND}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+N\+A\+ND(\begin{DoxyParamCaption}\item[{}]{var }\end{DoxyParamCaption})~(0x00000804 $\vert$ (0x00000ff8 \& (var)))}

Master ID for N\+A\+ND controller \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga09b12d61f02f9c0b8f7eb344a0f8c2c8}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga09b12d61f02f9c0b8f7eb344a0f8c2c8}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_SDMMC@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_SDMMC}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_SDMMC@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_SDMMC}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_SDMMC}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_SDMMC}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+S\+D\+M\+MC~0x00000805}

Master ID for S\+D/\+M\+MC controller \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga3961fc747ad5038dc5ac3969ce01812b}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga3961fc747ad5038dc5ac3969ce01812b}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_TMC@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_TMC}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_TMC@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_TMC}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_TMC}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_TMC}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+T\+MC~0x00000800}

Master ID for Embedded Trace Router (E\+TR) \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gae962b24a0cd3c2f823388b1a44a26e50}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gae962b24a0cd3c2f823388b1a44a26e50}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB0@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB0}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB0@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB0}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB0}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB0}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+U\+S\+B0~0x00000803}

Master ID for U\+S\+B0 \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gae6baeffd67337c895bb67df2583cc14e}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gae6baeffd67337c895bb67df2583cc14e}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB1@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB1}}
\index{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB1@{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB1}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB1}{ALT\_ACP\_ID\_MAP\_MASTER\_ID\_USB1}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+D\+\_\+\+U\+S\+B1~0x00000806}

Master ID for U\+S\+B1 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_PAGE\_t@{ALT\_ACP\_ID\_MAP\_PAGE\_t}}
\index{ALT\_ACP\_ID\_MAP\_PAGE\_t@{ALT\_ACP\_ID\_MAP\_PAGE\_t}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_PAGE\_t}{ALT\_ACP\_ID\_MAP\_PAGE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gadd781c359099569d3053f323121d3dd0}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+e}}  \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}}}

This type defines the enumerations used to specify the 1 GiB page view of the M\+PU address space used by an A\+CP ID mapping configuration. \mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gac7e726302b3a38141a36cf97a4ef4f89}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gac7e726302b3a38141a36cf97a4ef4f89}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_OUTPUT\_ID\_t@{ALT\_ACP\_ID\_OUTPUT\_ID\_t}}
\index{ALT\_ACP\_ID\_OUTPUT\_ID\_t@{ALT\_ACP\_ID\_OUTPUT\_ID\_t}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_OUTPUT\_ID\_t}{ALT\_ACP\_ID\_OUTPUT\_ID\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga4f1a98efabe5d8fcfcddf0e2da731d0a}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+D\+\_\+e}}  \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gac7e726302b3a38141a36cf97a4ef4f89}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+D\+\_\+t}}}

This type defines the enumerations 3-\/bit output ids to A\+CP ID mapper. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gadd781c359099569d3053f323121d3dd0}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gadd781c359099569d3053f323121d3dd0}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_PAGE\_e@{ALT\_ACP\_ID\_MAP\_PAGE\_e}}
\index{ALT\_ACP\_ID\_MAP\_PAGE\_e@{ALT\_ACP\_ID\_MAP\_PAGE\_e}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_MAP\_PAGE\_e}{ALT\_ACP\_ID\_MAP\_PAGE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_gadd781c359099569d3053f323121d3dd0}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+e}}}

This type defines the enumerations used to specify the 1 GiB page view of the M\+PU address space used by an A\+CP ID mapping configuration. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_MAP\_PAGE\_0@{ALT\_ACP\_ID\_MAP\_PAGE\_0}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_PAGE\_0@{ALT\_ACP\_ID\_MAP\_PAGE\_0}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a25898fb6e1cde7068c1d71c100c7e264}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a25898fb6e1cde7068c1d71c100c7e264}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+0&Page 0 -\/ M\+PU address range 0x00000000 -\/ 0x3\+F\+F\+F\+F\+F\+FF \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_MAP\_PAGE\_1@{ALT\_ACP\_ID\_MAP\_PAGE\_1}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_PAGE\_1@{ALT\_ACP\_ID\_MAP\_PAGE\_1}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a0e9e2a36cfee7589742d06c1c2499dec}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a0e9e2a36cfee7589742d06c1c2499dec}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+1&Page 1 -\/ M\+PU address range 0x40000000 -\/ 0x7\+F\+F\+F\+F\+F\+FF \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_MAP\_PAGE\_2@{ALT\_ACP\_ID\_MAP\_PAGE\_2}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_PAGE\_2@{ALT\_ACP\_ID\_MAP\_PAGE\_2}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a741e52e8935ae4ade9f23606ea305294}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0a741e52e8935ae4ade9f23606ea305294}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+2&Page 2 -\/ M\+PU address range 0x80000000 -\/ 0x\+B\+F\+F\+F\+F\+F\+FF \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_MAP\_PAGE\_3@{ALT\_ACP\_ID\_MAP\_PAGE\_3}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_MAP\_PAGE\_3@{ALT\_ACP\_ID\_MAP\_PAGE\_3}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0af7bbb815ce38a6d3bc89a0124b6633e4}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ggadd781c359099569d3053f323121d3dd0af7bbb815ce38a6d3bc89a0124b6633e4}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+3&Page 3 -\/ M\+PU address range 0x\+C0000000 -\/ 0x\+F\+F\+F\+F\+F\+F\+FF \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga4f1a98efabe5d8fcfcddf0e2da731d0a}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga4f1a98efabe5d8fcfcddf0e2da731d0a}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_OUTPUT\_ID\_e@{ALT\_ACP\_ID\_OUTPUT\_ID\_e}}
\index{ALT\_ACP\_ID\_OUTPUT\_ID\_e@{ALT\_ACP\_ID\_OUTPUT\_ID\_e}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{ALT\_ACP\_ID\_OUTPUT\_ID\_e}{ALT\_ACP\_ID\_OUTPUT\_ID\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga4f1a98efabe5d8fcfcddf0e2da731d0a}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+D\+\_\+e}}}

This type defines the enumerations 3-\/bit output ids to A\+CP ID mapper. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_OUT\_FIXED\_ID\_2@{ALT\_ACP\_ID\_OUT\_FIXED\_ID\_2}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_OUT\_FIXED\_ID\_2@{ALT\_ACP\_ID\_OUT\_FIXED\_ID\_2}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aa23bc58c357416bc2c8cb07ae441077f0}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aa23bc58c357416bc2c8cb07ae441077f0}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+F\+I\+X\+E\+D\+\_\+\+I\+D\+\_\+2&Assigned to the input ID of the D\+AP at reset. After reset, can be either fixed or dynamic, programmed by software. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_3@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_3}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_3@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_3}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aafbef3199782e77a06de0297ce206f6b1}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aafbef3199782e77a06de0297ce206f6b1}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+3&Fixed or dynamic, programmed by software output id \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_4@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_4}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_4@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_4}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aae1a9a778a8301220e9c9e7a7ef46711a}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aae1a9a778a8301220e9c9e7a7ef46711a}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+4&Fixed or dynamic, programmed by software output id \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_5@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_5}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_5@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_5}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aa91c971a5bba55f969b5b8301b1ead002}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aa91c971a5bba55f969b5b8301b1ead002}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+5&Fixed or dynamic, programmed by software output id \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_6@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_6}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_6@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_6}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aafe4992790595227843c845810c6ba834}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aafe4992790595227843c845810c6ba834}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+6&Fixed or dynamic, programmed by software output id \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_7@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_7}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_7@{ALT\_ACP\_ID\_OUT\_DYNAM\_ID\_7}}}\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aaede5f1e31e9d9dedfa57f04072d2ac61}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gga4f1a98efabe5d8fcfcddf0e2da731d0aaede5f1e31e9d9dedfa57f04072d2ac61}} 
A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+O\+U\+T\+\_\+\+D\+Y\+N\+A\+M\+\_\+\+I\+D\+\_\+7&Dynamic mapping only \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga0d51894c7e3f60ecf9ad7bbb0329fb3f}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga0d51894c7e3f60ecf9ad7bbb0329fb3f}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!alt\_acp\_id\_map\_dynamic\_read\_options\_set@{alt\_acp\_id\_map\_dynamic\_read\_options\_set}}
\index{alt\_acp\_id\_map\_dynamic\_read\_options\_set@{alt\_acp\_id\_map\_dynamic\_read\_options\_set}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{alt\_acp\_id\_map\_dynamic\_read\_options\_set()}{alt\_acp\_id\_map\_dynamic\_read\_options\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+dynamic\+\_\+read\+\_\+options\+\_\+set (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}}}]{page,  }\item[{const uint32\+\_\+t}]{aruser }\end{DoxyParamCaption})}

Configure the page and user read sideband signal options that are applied to all read transactions that have their input I\+Ds dynamically mapped.


\begin{DoxyParams}{Parameters}
{\em page} & The M\+PU address space page view to use for the A\+CP window used by the dynamic ID tranlation mapping.\\
\hline
{\em aruser} & The 5-\/bit A\+XI A\+R\+U\+S\+ER read user sideband signal value to use for masters unable to drive the A\+XI user sideband signals. Valid argument range is 0 $<$= {\itshape aruser} $<$= 31.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+R\+E\+S\+E\+R\+V\+ED} & The argument value is reserved or unavailable. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & An argument violates a range constraint. One or more of the {\itshape page} and/or {\itshape aruser} arguments violates its range constraint. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The {\itshape mid} argument is not a valid master identifier. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_gac4940cb4c73770c4196363e9cfc15eda}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_gac4940cb4c73770c4196363e9cfc15eda}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!alt\_acp\_id\_map\_dynamic\_read\_set@{alt\_acp\_id\_map\_dynamic\_read\_set}}
\index{alt\_acp\_id\_map\_dynamic\_read\_set@{alt\_acp\_id\_map\_dynamic\_read\_set}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{alt\_acp\_id\_map\_dynamic\_read\_set()}{alt\_acp\_id\_map\_dynamic\_read\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+dynamic\+\_\+read\+\_\+set (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{output\+\_\+id }\end{DoxyParamCaption})}

Configure the designated 3-\/bit output ID as an available identifier resource for use by the dynamic ID mapping function of the A\+CP ID Mapper for read transactions. The {\itshape output\+\_\+id} value is available for dynamic assignment to external master read transaction I\+Ds that do not have an explicit fixed ID mapping.


\begin{DoxyParams}{Parameters}
{\em output\+\_\+id} & The 3-\/bit output ID value designated as an available ID for use by the dynamic mapping function of the A\+CP ID Mapper. The {\itshape ouput\+\_\+id} value is used exclusively for dynamic ID mapping until reconfigured as a fixed ID mapping by a call to \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga0fc0b37fb8894197cdb051fd0b072f4b}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+fixed\+\_\+read\+\_\+set()}}. Valid argument values must be 0 $<$= {\itshape output\+\_\+id} $<$= 7.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+R\+E\+S\+E\+R\+V\+ED} & The argument value is reserved or unavailable. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & An argument violates a range constraint. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga7dfbf9c206a906241bd6464cba8109ca}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga7dfbf9c206a906241bd6464cba8109ca}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!alt\_acp\_id\_map\_dynamic\_write\_options\_set@{alt\_acp\_id\_map\_dynamic\_write\_options\_set}}
\index{alt\_acp\_id\_map\_dynamic\_write\_options\_set@{alt\_acp\_id\_map\_dynamic\_write\_options\_set}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{alt\_acp\_id\_map\_dynamic\_write\_options\_set()}{alt\_acp\_id\_map\_dynamic\_write\_options\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+dynamic\+\_\+write\+\_\+options\+\_\+set (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}}}]{page,  }\item[{const uint32\+\_\+t}]{awuser }\end{DoxyParamCaption})}

Configure the page and user write sideband signal options that are applied to all write transactions that have their input I\+Ds dynamically mapped.


\begin{DoxyParams}{Parameters}
{\em page} & The M\+PU address space page view to use for the A\+CP window used by the dynamic ID tranlation mapping.\\
\hline
{\em awuser} & The 5-\/bit A\+XI A\+W\+U\+S\+ER write user sideband signal value to use for masters unable to drive the A\+XI user sideband signals. Valid argument range is 0 $<$= {\itshape aruser} $<$= 31.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+R\+E\+S\+E\+R\+V\+ED} & The argument value is reserved or unavailable. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & An argument violates a range constraint. One or more of the {\itshape page} and/or {\itshape awuser} arguments violates its range constraint. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The {\itshape mid} argument is not a valid master identifier. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga3675b9b497121f9d270c557f2dcf052a}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga3675b9b497121f9d270c557f2dcf052a}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!alt\_acp\_id\_map\_dynamic\_write\_set@{alt\_acp\_id\_map\_dynamic\_write\_set}}
\index{alt\_acp\_id\_map\_dynamic\_write\_set@{alt\_acp\_id\_map\_dynamic\_write\_set}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{alt\_acp\_id\_map\_dynamic\_write\_set()}{alt\_acp\_id\_map\_dynamic\_write\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+dynamic\+\_\+write\+\_\+set (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{output\+\_\+id }\end{DoxyParamCaption})}

Configure the designated 3-\/bit output ID as an available identifier resource for use by the dynamic ID mapping function of the A\+CP ID Mapper for write transactions. The {\itshape output\+\_\+id} value is available for dynamic assignment to external master write transaction I\+Ds that do not have an explicit fixed ID mapping.


\begin{DoxyParams}{Parameters}
{\em output\+\_\+id} & The 3-\/bit output ID value designated as an available ID for use by the dynamic mapping function of the A\+CP ID Mapper. The {\itshape ouput\+\_\+id} value is used exclusively for dynamic ID mapping until reconfigured as a fixed ID mapping by a call to \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga132f9aeccaeac5bfe5622e387d64c770}{alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+fixed\+\_\+write\+\_\+set()}}. Valid argument values must be 0 $<$= {\itshape output\+\_\+id} $<$= 7.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+R\+E\+S\+E\+R\+V\+ED} & The argument value is reserved or unavailable. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & An argument violates a range constraint. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga0fc0b37fb8894197cdb051fd0b072f4b}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga0fc0b37fb8894197cdb051fd0b072f4b}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!alt\_acp\_id\_map\_fixed\_read\_set@{alt\_acp\_id\_map\_fixed\_read\_set}}
\index{alt\_acp\_id\_map\_fixed\_read\_set@{alt\_acp\_id\_map\_fixed\_read\_set}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{alt\_acp\_id\_map\_fixed\_read\_set()}{alt\_acp\_id\_map\_fixed\_read\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+fixed\+\_\+read\+\_\+set (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{input\+\_\+id,  }\item[{const uint32\+\_\+t}]{output\+\_\+id,  }\item[{const \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}}}]{page,  }\item[{const uint32\+\_\+t}]{aruser }\end{DoxyParamCaption})}

Configure a fixed A\+CP ID mapping for read transactions originating from external masters identified by {\itshape input\+\_\+id}. The {\itshape input\+\_\+id} value is translated to the specified 3-\/bit {\itshape output\+\_\+id} required by the A\+CP slave port.


\begin{DoxyParams}{Parameters}
{\em input\+\_\+id} & The 12 bit external master ID originating read transactions targeted for ID translation. Valid argument range must be 0 $<$= {\itshape output\+\_\+id} $<$= 4095.\\
\hline
{\em output\+\_\+id} & The 3-\/bit output ID value the A\+CP ID Mapper translates read transactions identified by {\itshape input\+\_\+id} to. This is the value propogated to the A\+CP slave port. Valid argument values must be 0 $<$= {\itshape output\+\_\+id} $<$= 7.\\
\hline
{\em page} & The M\+PU address space page view to use for the A\+CP window used by the ID tranlation mapping.\\
\hline
{\em aruser} & The 5-\/bit A\+XI A\+R\+U\+S\+ER read user sideband signal value to use for masters unable to drive the A\+XI user sideband signals. Valid argument range is 0 $<$= {\itshape aruser} $<$= 31.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+R\+E\+S\+E\+R\+V\+ED} & The argument value is reserved or unavailable. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & An argument violates a range constraint. One or more of the {\itshape input\+\_\+id}, and/or {\itshape output\+\_\+id} arguments violates its range constraint. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The {\itshape page} argument is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga132f9aeccaeac5bfe5622e387d64c770}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga132f9aeccaeac5bfe5622e387d64c770}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!alt\_acp\_id\_map\_fixed\_write\_set@{alt\_acp\_id\_map\_fixed\_write\_set}}
\index{alt\_acp\_id\_map\_fixed\_write\_set@{alt\_acp\_id\_map\_fixed\_write\_set}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{alt\_acp\_id\_map\_fixed\_write\_set()}{alt\_acp\_id\_map\_fixed\_write\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+fixed\+\_\+write\+\_\+set (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{input\+\_\+id,  }\item[{const uint32\+\_\+t}]{output\+\_\+id,  }\item[{const \mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}}}]{page,  }\item[{const uint32\+\_\+t}]{awuser }\end{DoxyParamCaption})}

Configure a fixed A\+CP ID mapping for write transactions originating from external masters identified by {\itshape input\+\_\+id}. The {\itshape input\+\_\+id} value is translated to the specified 3-\/bit {\itshape output\+\_\+id} required by the A\+CP slave port.


\begin{DoxyParams}{Parameters}
{\em input\+\_\+id} & The 12 bit external master ID originating write transactions targeted for ID translation. Valid argument range must be 0 $<$= {\itshape output\+\_\+id} $<$= 4095.\\
\hline
{\em output\+\_\+id} & The 3-\/bit output ID value the A\+CP ID Mapper translates write transactions identified by {\itshape input\+\_\+id} to. This is the value propogated to the A\+CP slave port. Valid argument values must be 0 $<$= {\itshape output\+\_\+id} $<$= 7.\\
\hline
{\em page} & The M\+PU address space page view to use for the A\+CP window used by the ID tranlation mapping.\\
\hline
{\em awuser} & The 5-\/bit A\+XI A\+W\+U\+S\+ER write user sideband signal value to use for masters unable to drive the A\+XI user sideband signals. Valid argument range is 0 $<$= {\itshape awuser} $<$= 31.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+R\+E\+S\+E\+R\+V\+ED} & The argument value is reserved or unavailable. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & An argument violates a range constraint. One or more of the {\itshape input\+\_\+id}, and/or {\itshape output\+\_\+id} arguments violates its range constraint. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The {\itshape page} argument is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga123330082cfc1877a9bcb9a1764e176b}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga123330082cfc1877a9bcb9a1764e176b}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!alt\_acp\_id\_map\_read\_options\_get@{alt\_acp\_id\_map\_read\_options\_get}}
\index{alt\_acp\_id\_map\_read\_options\_get@{alt\_acp\_id\_map\_read\_options\_get}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{alt\_acp\_id\_map\_read\_options\_get()}{alt\_acp\_id\_map\_read\_options\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+read\+\_\+options\+\_\+get (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{output\+\_\+id,  }\item[{bool $\ast$}]{fixed,  }\item[{uint32\+\_\+t $\ast$}]{input\+\_\+id,  }\item[{\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}} $\ast$}]{page,  }\item[{uint32\+\_\+t $\ast$}]{aruser }\end{DoxyParamCaption})}

Return the current read transaction mapping configuration used by the A\+CP ID Mapper for the specified output ID.

If {\itshape output\+\_\+id} is configured as a fixed mapping then {\bfseries{true}} is returned in the {\itshape fixed} output parameter and the translation mapping options configured for that {\itshape output\+\_\+id} are returned in the other output parameters.

If {\itshape output\+\_\+id} is configured as a dynamic mapping then {\bfseries{false}} is returned in the {\itshape fixed} output parameter and the translation mapping options configured for all dynamically remapped output I\+Ds are returned in the other output parameters.


\begin{DoxyParams}{Parameters}
{\em output\+\_\+id} & The output ID to return the mapping configuration for. 0 $<$= {\itshape output\+\_\+id} $<$= 7.\\
\hline
{\em fixed} & \mbox{[}out\mbox{]} Set to {\bfseries{true}} if the specified {\itshape output\+\_\+id} is a fixed ID mapping configuration. Set to {\bfseries{false}} if the mapping configuration is dynamic.\\
\hline
{\em input\+\_\+id} & \mbox{[}out\mbox{]} The input ID of the external master that a fixed ID mapping is applied to for the {\itshape output\+\_\+id}. If {\itshape fixed} is {\bfseries{false}} then this output parameter is set to 0 and its value should be considered as not applicable.\\
\hline
{\em page} & \mbox{[}out\mbox{]} The M\+PU address space page view used by the mapping configuration.\\
\hline
{\em aruser} & \mbox{[}out\mbox{]} The 5-\/bit A\+XI A\+R\+U\+S\+ER read user sideband signal value used by the mapping configuration when masters are unable to drive the A\+XI user sideband signals.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+R\+E\+S\+E\+R\+V\+ED} & The argument value is reserved or unavailable. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & An argument violates a range constraint. The {\itshape output\+\_\+id} argument violates its range constraint. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga2f453fd50942f93d922328097f43d1de}\label{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga2f453fd50942f93d922328097f43d1de}} 
\index{ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}!alt\_acp\_id\_map\_write\_options\_get@{alt\_acp\_id\_map\_write\_options\_get}}
\index{alt\_acp\_id\_map\_write\_options\_get@{alt\_acp\_id\_map\_write\_options\_get}!ACP Memory Coherence and ID Mapping@{ACP Memory Coherence and ID Mapping}}
\subsubsection{\texorpdfstring{alt\_acp\_id\_map\_write\_options\_get()}{alt\_acp\_id\_map\_write\_options\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+acp\+\_\+id\+\_\+map\+\_\+write\+\_\+options\+\_\+get (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{output\+\_\+id,  }\item[{bool $\ast$}]{fixed,  }\item[{uint32\+\_\+t $\ast$}]{input\+\_\+id,  }\item[{\mbox{\hyperlink{group__ADDR__SPACE__MGR__MEM__COHERENCE_ga76f004ab7bdcd5ccff68cf02fb9e5f5d}{A\+L\+T\+\_\+\+A\+C\+P\+\_\+\+I\+D\+\_\+\+M\+A\+P\+\_\+\+P\+A\+G\+E\+\_\+t}} $\ast$}]{page,  }\item[{uint32\+\_\+t $\ast$}]{awuser }\end{DoxyParamCaption})}

Return the current write transaction mapping configuration used by the A\+CP ID Mapper for the specified output ID.

If {\itshape output\+\_\+id} is configured as a fixed mapping then {\bfseries{true}} is returned in the {\itshape fixed} output parameter and the translation mapping options configured for that {\itshape output\+\_\+id} are returned in the other output parameters.

If {\itshape output\+\_\+id} is configured as a dynamic mapping then {\bfseries{false}} is returned in the {\itshape fixed} output parameter and the translation mapping options configured for all dynamically remapped output I\+Ds are returned in the other output parameters.


\begin{DoxyParams}{Parameters}
{\em output\+\_\+id} & The output ID to return the mapping configuration for. 0 $<$= {\itshape output\+\_\+id} $<$= 7.\\
\hline
{\em fixed} & \mbox{[}out\mbox{]} Set to {\bfseries{true}} if the specified {\itshape output\+\_\+id} is a fixed ID mapping configuration. Set to {\bfseries{false}} if the mapping configuration is dynamic.\\
\hline
{\em input\+\_\+id} & \mbox{[}out\mbox{]} The input ID of the external master that a fixed ID mapping is applied to for the {\itshape output\+\_\+id}. If {\itshape fixed} is {\bfseries{false}} then this output parameter is set to 0 and its value should be considered as not applicable.\\
\hline
{\em page} & \mbox{[}out\mbox{]} The M\+PU address space page view used by the mapping configuration.\\
\hline
{\em awuser} & \mbox{[}out\mbox{]} The 5-\/bit A\+XI A\+W\+U\+S\+ER write user sideband signal value used by the mapping configuration when masters are unable to drive the A\+XI user sideband signals.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was succesful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+R\+E\+S\+E\+R\+V\+ED} & The argument value is reserved or unavailable. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & An argument violates a range constraint. The {\itshape output\+\_\+id} argument violates its range constraint. \\
\hline
\end{DoxyRetVals}
