# Verilog-GCD
This is a project (V code, testbench, simulation, implementation on board) written in Verilog on xilinx ise design suite 14.5.

This project takes two inputs (inserted from testbench in simulation, and in hardware by the switches), calculates Greatest Common Divisor of them and returns the result on output.

the code also works in vivado studio.

the project also contains project report, so definition can be seen in report.
