Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  9 18:45:55 2020
| Host         : Nich running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.551       -0.551                      1                16810        0.018        0.000                      0                16810        3.000        0.000                       0                  7615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100MHz            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0  {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0  {0.000 31.250}       62.500          16.000          
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.567        0.000                      0                16592        0.018        0.000                      0                16592        3.558        0.000                       0                  7505  
  clk_out2_clk_wiz_0       10.781        0.000                      0                   91        0.122        0.000                      0                   91        6.712        0.000                       0                    57  
  clk_out3_clk_wiz_0       58.602        0.000                      0                  100        0.180        0.000                      0                  100       30.750        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -0.551       -0.551                      1                    1        0.164        0.000                      0                    1  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        0.622        0.000                      0                   26        0.170        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.456ns (7.556%)  route 5.579ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.111 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.579     5.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/ce_w2c
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.516     8.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.487     8.599    
                         clock uncertainty           -0.121     8.477    
    SLICE_X10Y70         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.960    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.456ns (7.556%)  route 5.579ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.111 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.579     5.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/ce_w2c
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.516     8.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.487     8.599    
                         clock uncertainty           -0.121     8.477    
    SLICE_X10Y70         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.960    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.456ns (7.556%)  route 5.579ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.111 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.579     5.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/ce_w2c
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.516     8.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.487     8.599    
                         clock uncertainty           -0.121     8.477    
    SLICE_X10Y70         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.960    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.456ns (7.556%)  route 5.579ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.111 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.579     5.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/ce_w2c
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.516     8.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.487     8.599    
                         clock uncertainty           -0.121     8.477    
    SLICE_X10Y70         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.960    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.456ns (7.556%)  route 5.579ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.111 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.579     5.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/ce_w2c
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.516     8.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.487     8.599    
                         clock uncertainty           -0.121     8.477    
    SLICE_X10Y70         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.960    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.456ns (7.556%)  route 5.579ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.111 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.579     5.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/ce_w2c
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.516     8.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.487     8.599    
                         clock uncertainty           -0.121     8.477    
    SLICE_X10Y70         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.960    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.456ns (7.556%)  route 5.579ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.111 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.579     5.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/ce_w2c
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.516     8.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism              0.487     8.599    
                         clock uncertainty           -0.121     8.477    
    SLICE_X10Y70         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.960    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.456ns (7.556%)  route 5.579ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.111 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.579     5.393    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/ce_w2c
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.516     8.111    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X10Y70         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.487     8.599    
                         clock uncertainty           -0.121     8.477    
    SLICE_X10Y70         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.960    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 0.456ns (7.565%)  route 5.572ns (92.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.109 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.572     5.386    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/ce_w2c
    SLICE_X8Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.514     8.109    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X8Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.487     8.597    
                         clock uncertainty           -0.121     8.475    
    SLICE_X8Y68          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.958    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 0.456ns (7.565%)  route 5.572ns (92.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.109 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.898    -0.642    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X3Y41          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.186 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        5.572     5.386    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/ce_w2c
    SLICE_X8Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.514     8.109    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X8Y68          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.487     8.597    
                         clock uncertainty           -0.121     8.475    
    SLICE_X8Y68          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.958    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  2.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[2].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.901%)  route 0.212ns (60.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.621    -0.543    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y28         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.212    -0.189    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/out[6]
    SLICE_X52Y31         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[2].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.895    -0.778    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X52Y31         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[2].ff_ar/C
                         clock pessimism              0.501    -0.278    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.070    -0.208    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[2].ff_ar
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.710%)  route 0.214ns (60.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.627    -0.537    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X53Y37         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/Q
                         net (fo=1, routed)           0.214    -0.182    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/Q[7]
    SLICE_X49Y35         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.902    -0.771    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X49Y35         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/C
                         clock pessimism              0.501    -0.271    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.070    -0.201    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[2].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.298%)  route 0.209ns (59.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.621    -0.543    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y27         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.209    -0.193    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/out[2]
    SLICE_X52Y29         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[2].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.893    -0.780    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X52Y29         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[2].ff_ar/C
                         clock pessimism              0.501    -0.280    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.066    -0.214    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[2].ff_ar
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ar/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.834%)  route 0.213ns (60.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.622    -0.542    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y29         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=1, routed)           0.213    -0.188    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/out[11]
    SLICE_X53Y31         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ar/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.895    -0.778    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y31         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ar/C
                         clock pessimism              0.501    -0.278    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.066    -0.212    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[3].ff_ar
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.594    -0.570    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X5Y70          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.314    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[4]
    SLICE_X2Y69          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.867    -0.806    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X2Y69          SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.275    -0.531    
    SLICE_X2Y69          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.348    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[29][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.288ns (60.440%)  route 0.189ns (39.560%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X14Y50         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[29][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[29][12]/Q
                         net (fo=4, routed)           0.189    -0.236    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[12]
    SLICE_X16Y48         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.112 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.112    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
    SLICE_X16Y48         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.917    -0.756    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y48         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.105    -0.147    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[0].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.042%)  route 0.237ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.624    -0.540    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X51Y31         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[0].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[0].ff_ar/Q
                         net (fo=2, routed)           0.237    -0.174    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][17]_0[12]
    SLICE_X56Y33         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.898    -0.775    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X56Y33         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1/CLK
                         clock pessimism              0.501    -0.275    
    SLICE_X56Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.211    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][12]_srl1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.811%)  route 0.178ns (58.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.642    -0.522    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X15Y49         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/Q
                         net (fo=1, routed)           0.178    -0.216    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[8]
    SLICE_X14Y51         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.847    -0.826    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X14Y51         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.504    -0.322    
    SLICE_X14Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.258    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[3].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.605    -0.559    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/aclk
    SLICE_X1Y52          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[3].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[3].tw_scale_reg/Q
                         net (fo=1, routed)           0.101    -0.317    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[1]
    SLICE_X2Y51          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.878    -0.795    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X2Y51          SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][1]_srl32/CLK
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.360    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[29][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.279ns (57.631%)  route 0.205ns (42.369%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.576    -0.588    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X14Y50         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[29][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[29][12]/Q
                         net (fo=4, routed)           0.205    -0.219    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[12]
    SLICE_X16Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.174 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.174    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.104 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.104    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X16Y48         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.917    -0.756    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y48         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.504    -0.252    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.105    -0.147    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y7      bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y7      bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y6      bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y6      bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X1Y14     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X1Y14     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y5      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y5      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X1Y10     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y41      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y41      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y41      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y41      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y39      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y39      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y39      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y39      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y39      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y39      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X10Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X10Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X10Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X10Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X6Y43      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X6Y43      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X6Y43      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X6Y43      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y41      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X8Y41      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.781ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.890ns (22.774%)  route 3.018ns (77.226%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 13.952 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.886     2.624    xvga1/hreset
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124     2.748 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.330     3.078    xvga1/vcount0
    SLICE_X2Y75          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.588    13.952    xvga1/clk_out2
    SLICE_X2Y75          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.512    
                         clock uncertainty           -0.129    14.383    
    SLICE_X2Y75          FDRE (Setup_fdre_C_R)       -0.524    13.859    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                 10.781    

Slack (MET) :             10.781ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.890ns (22.774%)  route 3.018ns (77.226%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 13.952 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.886     2.624    xvga1/hreset
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124     2.748 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.330     3.078    xvga1/vcount0
    SLICE_X2Y75          FDRE                                         r  xvga1/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.588    13.952    xvga1/clk_out2
    SLICE_X2Y75          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.559    14.512    
                         clock uncertainty           -0.129    14.383    
    SLICE_X2Y75          FDRE (Setup_fdre_C_R)       -0.524    13.859    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                 10.781    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.766ns (21.559%)  route 2.787ns (78.441%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 13.952 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.985     2.723    xvga1/hreset
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.588    13.952    xvga1/clk_out2
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[2]/C
                         clock pessimism              0.559    14.512    
                         clock uncertainty           -0.129    14.383    
    SLICE_X1Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.178    xvga1/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.766ns (21.559%)  route 2.787ns (78.441%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 13.952 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.985     2.723    xvga1/hreset
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.588    13.952    xvga1/clk_out2
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[3]/C
                         clock pessimism              0.559    14.512    
                         clock uncertainty           -0.129    14.383    
    SLICE_X1Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.178    xvga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.766ns (21.559%)  route 2.787ns (78.441%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 13.952 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.985     2.723    xvga1/hreset
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.588    13.952    xvga1/clk_out2
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.559    14.512    
                         clock uncertainty           -0.129    14.383    
    SLICE_X1Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.178    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.474ns  (required time - arrival time)
  Source:                 fft_plot/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_plot/pixel_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.558ns (45.433%)  route 1.871ns (54.567%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.955 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.707    -0.833    fft_plot/clk_out2
    SLICE_X3Y76          FDRE                                         r  fft_plot/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.414 r  fft_plot/vheight_reg[2]/Q
                         net (fo=2, routed)           1.138     0.724    fft_plot/vheight[2]
    SLICE_X5Y76          LUT4 (Prop_lut4_I1_O)        0.296     1.020 r  fft_plot/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     1.020    fft_plot/pixel[0]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.570 r  fft_plot/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.570    fft_plot/pixel_reg[0]_i_2_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.863 r  fft_plot/pixel_reg[0]_i_1/CO[0]
                         net (fo=4, routed)           0.733     2.597    fft_plot/pixel_reg[0]_i_1_n_3
    SLICE_X5Y78          FDRE                                         r  fft_plot/pixel_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.591    13.955    fft_plot/clk_out2
    SLICE_X5Y78          FDRE                                         r  fft_plot/pixel_reg[0]_lopt_replica/C
                         clock pessimism              0.559    14.515    
                         clock uncertainty           -0.129    14.386    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)       -0.316    14.070    fft_plot/pixel_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.070    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 11.474    

Slack (MET) :             11.500ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.766ns (23.703%)  route 2.466ns (76.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.955 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.664     2.402    xvga1/hreset
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.591    13.955    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[0]/C
                         clock pessimism              0.599    14.555    
                         clock uncertainty           -0.129    14.426    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    13.902    xvga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                 11.500    

Slack (MET) :             11.500ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.766ns (23.703%)  route 2.466ns (76.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.955 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.664     2.402    xvga1/hreset
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.591    13.955    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.599    14.555    
                         clock uncertainty           -0.129    14.426    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    13.902    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                 11.500    

Slack (MET) :             11.500ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.766ns (23.703%)  route 2.466ns (76.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.955 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.664     2.402    xvga1/hreset
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.591    13.955    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.599    14.555    
                         clock uncertainty           -0.129    14.426    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    13.902    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                 11.500    

Slack (MET) :             11.500ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.766ns (23.703%)  route 2.466ns (76.297%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 13.955 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.710    -0.830    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.190     0.879    xvga1/hcount[3]
    SLICE_X4Y75          LUT4 (Prop_lut4_I1_O)        0.124     1.003 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.611     1.614    xvga1/hcount[10]_i_3_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     1.738 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          0.664     2.402    xvga1/hreset
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.591    13.955    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.599    14.555    
                         clock uncertainty           -0.129    14.426    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    13.902    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                 11.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_plot/blank1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.594    -0.570    xvga1/clk_out2
    SLICE_X3Y77          FDRE                                         r  xvga1/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  xvga1/blank_reg/Q
                         net (fo=1, routed)           0.056    -0.373    fft_plot/blank
    SLICE_X3Y77          FDRE                                         r  fft_plot/blank1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.864    -0.809    fft_plot/clk_out2
    SLICE_X3Y77          FDRE                                         r  fft_plot/blank1_reg/C
                         clock pessimism              0.239    -0.570    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.075    -0.495    fft_plot/blank1_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 xvga1/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.907%)  route 0.188ns (57.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.592    -0.572    xvga1/clk_out2
    SLICE_X3Y76          FDRE                                         r  xvga1/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  xvga1/hsync_reg/Q
                         net (fo=2, routed)           0.188    -0.244    hsync
    SLICE_X2Y78          SRL16E                                       r  hsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.865    -0.808    clk_65MHz
    SLICE_X2Y78          SRL16E                                       r  hsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.252    -0.556    
    SLICE_X2Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.439    hsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.853%)  route 0.140ns (40.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.593    -0.571    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.140    -0.267    xvga1/hcount[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    xvga1/p_0_in[5]
    SLICE_X6Y77          FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.861    -0.812    xvga1/clk_out2
    SLICE_X6Y77          FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.120    -0.438    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.970%)  route 0.152ns (42.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.573    xvga1/clk_out2
    SLICE_X2Y75          FDRE                                         r  xvga1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  xvga1/vcount_reg[5]/Q
                         net (fo=6, routed)           0.152    -0.258    xvga1/vcount[5]
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    xvga1/p_0_in__0[5]
    SLICE_X2Y75          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.861    -0.812    xvga1/clk_out2
    SLICE_X2Y75          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.121    -0.452    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_plot/vheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.592    -0.572    xvga1/clk_out2
    SLICE_X0Y76          FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  xvga1/vcount_reg[7]/Q
                         net (fo=6, routed)           0.159    -0.272    xvga1/vcount[7]
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.045    -0.227 r  xvga1/vheight[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    fft_plot/vheight_reg[9]_0[7]
    SLICE_X1Y76          FDRE                                         r  fft_plot/vheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.862    -0.811    fft_plot/clk_out2
    SLICE_X1Y76          FDRE                                         r  fft_plot/vheight_reg[7]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092    -0.467    fft_plot/vheight_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_plot/vheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.462%)  route 0.142ns (40.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.573    xvga1/clk_out2
    SLICE_X2Y75          FDRE                                         r  xvga1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  xvga1/vcount_reg[5]/Q
                         net (fo=6, routed)           0.142    -0.267    xvga1/vcount[5]
    SLICE_X3Y76          LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  xvga1/vheight[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    fft_plot/vheight_reg[9]_0[5]
    SLICE_X3Y76          FDRE                                         r  fft_plot/vheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.862    -0.811    fft_plot/clk_out2
    SLICE_X3Y76          FDRE                                         r  fft_plot/vheight_reg[5]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092    -0.467    fft_plot/vheight_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.211%)  route 0.121ns (34.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.573    xvga1/clk_out2
    SLICE_X4Y76          FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  xvga1/hcount_reg[9]/Q
                         net (fo=10, routed)          0.121    -0.324    xvga1/hcount[9]
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.099    -0.225 r  xvga1/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/p_0_in[10]
    SLICE_X4Y76          FDRE                                         r  xvga1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.859    -0.814    xvga1/clk_out2
    SLICE_X4Y76          FDRE                                         r  xvga1/hcount_reg[10]/C
                         clock pessimism              0.241    -0.573    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.092    -0.481    xvga1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.592    -0.572    xvga1/clk_out2
    SLICE_X1Y76          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.172    -0.260    xvga1/vsync
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/vsync_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.862    -0.811    xvga1/clk_out2
    SLICE_X1Y76          FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092    -0.480    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.591    -0.573    xvga1/clk_out2
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  xvga1/vcount_reg[2]/Q
                         net (fo=9, routed)           0.192    -0.241    xvga1/vcount[2]
    SLICE_X1Y75          LUT5 (Prop_lut5_I3_O)        0.042    -0.199 r  xvga1/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    xvga1/vcount[3]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.861    -0.812    xvga1/clk_out2
    SLICE_X1Y75          FDRE                                         r  xvga1/vcount_reg[3]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.107    -0.466    xvga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.593    -0.571    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.198    -0.209    xvga1/hcount[0]
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.043    -0.166 r  xvga1/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    xvga1/p_0_in[1]
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.862    -0.811    xvga1/clk_out2
    SLICE_X6Y78          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.240    -0.571    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.131    -0.440    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y77      fft_plot/blank1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y77      fft_plot/hheight_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y75      fft_plot/hheight_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y75      fft_plot/hheight_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y75      fft_plot/hheight_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y75      fft_plot/hheight_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y75      fft_plot/hheight_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y78      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y78      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y78      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y78      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y77      fft_plot/blank1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y77      fft_plot/hheight_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y77      fft_plot/hheight_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y75      fft_plot/hheight_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y75      fft_plot/hheight_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y75      fft_plot/hheight_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y78      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y78      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y78      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y78      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_plot/hheight_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y76      fft_plot/hheight_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y76      xvga1/hcount_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y76      xvga1/hcount_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y76      xvga1/hcount_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y76      xvga1/hcount_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       58.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.602ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.410%)  route 2.745ns (79.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    -0.645    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776     0.587    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     0.711 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575     1.286    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.394     2.805    decimator_0/fft_ce
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.688    61.167    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[0]/C
                         clock pessimism              0.568    61.735    
                         clock uncertainty           -0.160    61.575    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    61.406    decimator_0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 58.602    

Slack (MET) :             58.602ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.410%)  route 2.745ns (79.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    -0.645    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776     0.587    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     0.711 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575     1.286    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.394     2.805    decimator_0/fft_ce
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.688    61.167    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[1]/C
                         clock pessimism              0.568    61.735    
                         clock uncertainty           -0.160    61.575    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    61.406    decimator_0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 58.602    

Slack (MET) :             58.602ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.410%)  route 2.745ns (79.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    -0.645    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776     0.587    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     0.711 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575     1.286    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.394     2.805    decimator_0/fft_ce
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.688    61.167    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
                         clock pessimism              0.568    61.735    
                         clock uncertainty           -0.160    61.575    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    61.406    decimator_0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 58.602    

Slack (MET) :             58.602ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.410%)  route 2.745ns (79.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    -0.645    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776     0.587    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     0.711 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575     1.286    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.394     2.805    decimator_0/fft_ce
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.688    61.167    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[3]/C
                         clock pessimism              0.568    61.735    
                         clock uncertainty           -0.160    61.575    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    61.406    decimator_0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 58.602    

Slack (MET) :             58.602ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.410%)  route 2.745ns (79.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    -0.645    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776     0.587    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     0.711 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575     1.286    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.394     2.805    decimator_0/fft_ce
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.688    61.167    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[4]/C
                         clock pessimism              0.568    61.735    
                         clock uncertainty           -0.160    61.575    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    61.406    decimator_0/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 58.602    

Slack (MET) :             58.602ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.410%)  route 2.745ns (79.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    -0.645    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776     0.587    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     0.711 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575     1.286    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.394     2.805    decimator_0/fft_ce
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.688    61.167    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[5]/C
                         clock pessimism              0.568    61.735    
                         clock uncertainty           -0.160    61.575    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    61.406    decimator_0/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 58.602    

Slack (MET) :             58.602ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.410%)  route 2.745ns (79.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    -0.645    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776     0.587    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     0.711 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575     1.286    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.394     2.805    decimator_0/fft_ce
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.688    61.167    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[7]/C
                         clock pessimism              0.568    61.735    
                         clock uncertainty           -0.160    61.575    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    61.406    decimator_0/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 58.602    

Slack (MET) :             58.602ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.410%)  route 2.745ns (79.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 61.167 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    -0.645    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776     0.587    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     0.711 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575     1.286    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.394     2.805    decimator_0/fft_ce
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.688    61.167    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[9]/C
                         clock pessimism              0.568    61.735    
                         clock uncertainty           -0.160    61.575    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    61.406    decimator_0/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         61.406    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 58.602    

Slack (MET) :             58.980ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.670ns (25.125%)  route 1.997ns (74.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 61.247 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    -0.724    adc_inst/CLK
    SLICE_X10Y37         FDRE                                         r  adc_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  adc_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.986     0.780    adc_inst/cnt_reg[0]
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.152     0.932 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          1.011     1.943    adc_inst/serial_data
    SLICE_X6Y39          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.768    61.247    adc_inst/CLK
    SLICE_X6Y39          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.568    61.815    
                         clock uncertainty           -0.160    61.655    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.732    60.923    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.923    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 58.980    

Slack (MET) :             58.980ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.670ns (25.125%)  route 1.997ns (74.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 61.247 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    -0.724    adc_inst/CLK
    SLICE_X10Y37         FDRE                                         r  adc_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  adc_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.986     0.780    adc_inst/cnt_reg[0]
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.152     0.932 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          1.011     1.943    adc_inst/serial_data
    SLICE_X6Y39          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.768    61.247    adc_inst/CLK
    SLICE_X6Y39          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.568    61.815    
                         clock uncertainty           -0.160    61.655    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.732    60.923    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.923    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 58.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    adc_inst/CLK
    SLICE_X9Y37          FDRE                                         r  adc_inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  adc_inst/data_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.269    decimator_0/D[7]
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.912    -0.761    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[7]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.064    -0.449    decimator_0/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.667    -0.497    adc_inst/CLK
    SLICE_X6Y38          FDRE                                         r  adc_inst/serial_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  adc_inst/serial_data_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.223    adc_inst/serial_data_reg_n_0_[11]
    SLICE_X6Y37          FDRE                                         r  adc_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.942    -0.731    adc_inst/CLK
    SLICE_X6Y37          FDRE                                         r  adc_inst/data_reg[11]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.059    -0.424    adc_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 decimator_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X5Y38          FDRE                                         r  decimator_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.223    decimator_0/count_reg_n_0_[0]
    SLICE_X4Y38          LUT5 (Prop_lut5_I1_O)        0.049    -0.174 r  decimator_0/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    decimator_0/count[4]
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.944    -0.729    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[4]/C
                         clock pessimism              0.246    -0.484    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.107    -0.377    decimator_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 decimator_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.667    -0.497    decimator_0/CLK
    SLICE_X5Y38          FDRE                                         r  decimator_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  decimator_0/count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.223    decimator_0/count_reg_n_0_[0]
    SLICE_X4Y38          LUT4 (Prop_lut4_I2_O)        0.045    -0.178 r  decimator_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    decimator_0/count[3]
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.944    -0.729    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[3]/C
                         clock pessimism              0.246    -0.484    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.092    -0.392    decimator_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.667    -0.497    adc_inst/CLK
    SLICE_X7Y39          FDRE                                         r  adc_inst/serial_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  adc_inst/serial_data_reg[9]/Q
                         net (fo=2, routed)           0.131    -0.238    adc_inst/p_1_in[10]
    SLICE_X7Y38          FDRE                                         r  adc_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.944    -0.729    adc_inst/CLK
    SLICE_X7Y38          FDRE                                         r  adc_inst/data_reg[9]/C
                         clock pessimism              0.249    -0.481    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.023    -0.458    adc_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.667    -0.497    adc_inst/CLK
    SLICE_X7Y39          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.155    -0.201    adc_inst/p_1_in[7]
    SLICE_X7Y39          FDRE                                         r  adc_inst/serial_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.944    -0.729    adc_inst/CLK
    SLICE_X7Y39          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.233    -0.497    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.075    -0.422    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            decimator_0/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.267%)  route 0.170ns (54.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    adc_inst/CLK
    SLICE_X9Y37          FDRE                                         r  adc_inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  adc_inst/data_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.214    decimator_0/D[0]
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.912    -0.761    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[0]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.075    -0.438    decimator_0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.212ns (55.062%)  route 0.173ns (44.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    adc_inst/CLK
    SLICE_X10Y37         FDRE                                         r  adc_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  adc_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.189    adc_inst/cnt_reg[0]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.048    -0.141 r  adc_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    adc_inst/p_0_in[2]
    SLICE_X10Y38         FDRE                                         r  adc_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.914    -0.759    adc_inst/CLK
    SLICE_X10Y38         FDRE                                         r  adc_inst/cnt_reg[2]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.131    -0.378    adc_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.667    -0.497    adc_inst/CLK
    SLICE_X7Y39          FDRE                                         r  adc_inst/serial_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  adc_inst/serial_data_reg[8]/Q
                         net (fo=2, routed)           0.136    -0.233    adc_inst/p_1_in[9]
    SLICE_X7Y39          FDRE                                         r  adc_inst/serial_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.944    -0.729    adc_inst/CLK
    SLICE_X7Y39          FDRE                                         r  adc_inst/serial_data_reg[9]/C
                         clock pessimism              0.233    -0.497    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.023    -0.474    adc_inst/serial_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 adc_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.709%)  route 0.173ns (45.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    adc_inst/CLK
    SLICE_X10Y37         FDRE                                         r  adc_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  adc_inst/cnt_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.189    adc_inst/cnt_reg[0]
    SLICE_X10Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.144 r  adc_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    adc_inst/p_0_in[1]
    SLICE_X10Y38         FDRE                                         r  adc_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.914    -0.759    adc_inst/CLK
    SLICE_X10Y38         FDRE                                         r  adc_inst/cnt_reg[1]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.120    -0.389    adc_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y16   clockgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X10Y37     adc_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X10Y38     adc_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X10Y38     adc_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X10Y38     adc_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X9Y37      adc_inst/data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X7Y38      adc_inst/data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y37      adc_inst/data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X9Y37      adc_inst/data_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y37     adc_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X9Y37      adc_inst/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X9Y37      adc_inst/data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X9Y37      adc_inst/data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X9Y37      adc_inst/data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y37      decimator_0/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y37      decimator_0/data_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y37      decimator_0/data_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y37      decimator_0/data_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y37      decimator_0/data_out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y37     adc_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y38     adc_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y38     adc_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X10Y38     adc_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X9Y37      adc_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y38      adc_inst/data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y37      adc_inst/data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X9Y37      adc_inst/data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y38      adc_inst/data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X7Y38      adc_inst/data_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.551ns,  Total Violation       -0.551ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.551ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0 rise@48.077ns - clk_out2_clk_wiz_0 rise@46.154ns)
  Data Path Delay:        1.981ns  (logic 0.456ns (23.015%)  route 1.525ns (76.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 46.645 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 45.321 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          1.707    45.321    xvga1/clk_out2
    SLICE_X1Y76          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456    45.777 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.525    47.302    vsync_synchronize/vsync
    SLICE_X3Y75          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.588    46.645    vsync_synchronize/clk_out1
    SLICE_X3Y75          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.040    
                         clock uncertainty           -0.249    46.791    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)       -0.040    46.751    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.751    
                         arrival time                         -47.302    
  -------------------------------------------------------------------
                         slack                                 -0.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.465%)  route 0.666ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=55, routed)          0.592    -0.572    xvga1/clk_out2
    SLICE_X1Y76          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.666     0.235    vsync_synchronize/vsync
    SLICE_X3Y75          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.861    -0.812    vsync_synchronize/clk_out1
    SLICE_X3Y75          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.249    -0.007    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.078     0.071    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.213ns  (logic 0.704ns (21.909%)  route 2.509ns (78.091%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 61.855 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    61.855    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    62.311 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776    63.087    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124    63.211 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575    63.786    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124    63.910 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.158    65.069    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.691    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.691    
                         arrival time                         -65.069    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 decimator_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.080ns  (logic 0.704ns (22.857%)  route 2.376ns (77.143%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 66.015 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 61.855 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.895    61.855    decimator_0/CLK
    SLICE_X4Y38          FDRE                                         r  decimator_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456    62.311 r  decimator_0/count_reg[1]/Q
                         net (fo=6, routed)           0.776    63.087    decimator_0/count_reg_n_0_[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124    63.211 f  decimator_0/bram1_i_2/O
                         net (fo=1, routed)           0.575    63.786    adc_inst/data_out_reg[11]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.124    63.910 r  adc_inst/bram1_i_1/O
                         net (fo=26, routed)          1.025    64.935    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.727    66.015    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.410    
                         clock uncertainty           -0.280    66.130    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    65.687    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.687    
                         arrival time                         -64.935    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.803ns  (logic 0.518ns (18.480%)  route 2.285ns (81.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 61.776 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    61.776    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518    62.294 r  decimator_0/data_out_reg[2]/Q
                         net (fo=1, routed)           2.285    64.579    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.579    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.785ns  (logic 0.518ns (18.598%)  route 2.267ns (81.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 61.776 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    61.776    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518    62.294 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           2.267    64.562    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.562    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.606ns  (logic 0.478ns (18.342%)  route 2.128ns (81.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 61.776 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    61.776    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.478    62.254 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           2.128    64.382    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.908    65.226    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.226    
                         arrival time                         -64.382    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.718ns  (logic 0.518ns (19.058%)  route 2.200ns (80.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 61.776 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    61.776    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518    62.294 r  decimator_0/data_out_reg[0]/Q
                         net (fo=1, routed)           2.200    64.494    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.494    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.509ns  (logic 0.478ns (19.051%)  route 2.031ns (80.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 66.015 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 61.776 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    61.776    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.478    62.254 r  decimator_0/data_out_reg[5]/Q
                         net (fo=1, routed)           2.031    64.285    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.727    66.015    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.410    
                         clock uncertainty           -0.280    66.130    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.914    65.216    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.216    
                         arrival time                         -64.285    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.686ns  (logic 0.518ns (19.287%)  route 2.168ns (80.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 66.019 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 61.776 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    61.776    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518    62.294 r  decimator_0/data_out_reg[1]/Q
                         net (fo=1, routed)           2.168    64.462    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.731    66.019    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.414    
                         clock uncertainty           -0.280    66.134    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.397    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.397    
                         arrival time                         -64.462    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.587ns  (logic 0.456ns (17.624%)  route 2.131ns (82.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 66.015 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 61.851 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.891    61.851    decimator_0/CLK
    SLICE_X7Y34          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    62.307 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           2.131    64.439    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.727    66.015    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.410    
                         clock uncertainty           -0.280    66.130    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    65.393    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.393    
                         arrival time                         -64.439    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 decimator_0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.473ns  (logic 0.478ns (19.329%)  route 1.995ns (80.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 66.015 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 61.776 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          1.816    61.776    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.478    62.254 r  decimator_0/data_out_reg[9]/Q
                         net (fo=1, routed)           1.995    64.249    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        1.727    66.015    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    66.410    
                         clock uncertainty           -0.280    66.130    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.911    65.219    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         65.219    
                         arrival time                         -64.249    
  -------------------------------------------------------------------
                         slack                                  0.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.148ns (14.043%)  route 0.906ns (85.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.378 r  decimator_0/data_out_reg[9]/Q
                         net (fo=1, routed)           0.906     0.528    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.951    -0.722    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.165    
                         clock uncertainty            0.280     0.115    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     0.358    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.148ns (13.981%)  route 0.911ns (86.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.378 r  decimator_0/data_out_reg[7]/Q
                         net (fo=1, routed)           0.911     0.533    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.951    -0.722    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.165    
                         clock uncertainty            0.280     0.115    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     0.358    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.164ns (14.666%)  route 0.954ns (85.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  decimator_0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.954     0.593    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.958%)  route 0.947ns (87.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.665    -0.499    decimator_0/CLK
    SLICE_X7Y34          FDRE                                         r  decimator_0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  decimator_0/data_out_reg[8]/Q
                         net (fo=1, routed)           0.947     0.589    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.951    -0.722    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.165    
                         clock uncertainty            0.280     0.115    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.411    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.951%)  route 0.948ns (87.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.665    -0.499    decimator_0/CLK
    SLICE_X7Y34          FDRE                                         r  decimator_0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  decimator_0/data_out_reg[11]/Q
                         net (fo=1, routed)           0.948     0.590    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.951    -0.722    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.165    
                         clock uncertainty            0.280     0.115    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.411    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.164ns (14.504%)  route 0.967ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  decimator_0/data_out_reg[1]/Q
                         net (fo=1, routed)           0.967     0.605    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.148ns (13.381%)  route 0.958ns (86.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.378 r  decimator_0/data_out_reg[4]/Q
                         net (fo=1, routed)           0.958     0.580    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.243     0.363    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.164ns (14.149%)  route 0.995ns (85.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.638    -0.526    decimator_0/CLK
    SLICE_X8Y37          FDRE                                         r  decimator_0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  decimator_0/data_out_reg[0]/Q
                         net (fo=1, routed)           0.995     0.633    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.956    -0.717    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.160    
                         clock uncertainty            0.280     0.120    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.416    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.141ns (12.496%)  route 0.987ns (87.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.665    -0.499    decimator_0/CLK
    SLICE_X7Y34          FDRE                                         r  decimator_0/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  decimator_0/data_out_reg[10]/Q
                         net (fo=1, routed)           0.987     0.630    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.951    -0.722    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.165    
                         clock uncertainty            0.280     0.115    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.411    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 decimator_0/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.141ns (12.300%)  route 1.005ns (87.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=48, routed)          0.665    -0.499    decimator_0/CLK
    SLICE_X7Y34          FDRE                                         r  decimator_0/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  decimator_0/data_out_reg[6]/Q
                         net (fo=1, routed)           1.005     0.648    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7503, routed)        0.951    -0.722    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.165    
                         clock uncertainty            0.280     0.115    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.411    bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.237    





