
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)
                         IC Compiler-AG (TM)

          Version J-2014.09-SP3 for RHEL64 -- Jan 13, 2015

Zroute is the default router for ICC, ICC-PC, ICC-DP and ICC-AG in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##########################################################################################
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
source icc_setup.tcl

------------------- Internal Reference Library Settings -----------------

Library    /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-19_17-05/enc_top_LIB
  Reference    /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m


------------------- Control File Reference Library Settings -----------

Library    /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-19_17-05/enc_top_LIB
  Reference    /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
-------------------------------------------------------------------------

#######################################
####Outputs Script
#######################################
##Open Design
# YUNSUP: since we skipped the metal fill part
open_mw_cel $ICC_CHIP_FINISH_CEL -lib $MW_DESIGN_LIBRARY
Error: Design 'chip_finish_icc' doesn't exist. (MWUI-009)
########################
#     SIGNOFF DRC      #
########################
if {[file exists [which $SIGNOFF_DRC_RUNSET]] } {

  if {$SIGNOFF_DRC_ENGINE == "HERCULES"} {
    set_physical_signoff_options -exec_cmd hercules -drc_runset $SIGNOFF_DRC_RUNSET
  } elseif { $SIGNOFF_DRC_ENGINE == "ICV"} {
    set_physical_signoff_options -exec_cmd icv -drc_runset $SIGNOFF_DRC_RUNSET
    }

  if {$SIGNOFF_MAPFILE != ""} {set_physical_signoff_options -mapfile $SIGNOFF_MAPFILE}
  report_physical_signoff_options
  signoff_drc

}
##Change Names
# Zimmer: add VDD/GND pin
change_selection [get_net_shapes -filter   "(net_type == Ground || net_type == Power) && route_type == \"P/G Strap\""]
Error: Current design is not defined. (UID-4)
convert_wire_to_pin [get_selection]
Error: Current design is not defined. (UID-4)
0
change_names -rules verilog -hierarchy
Error: Current design is not defined. (UID-4)
0
save_mw_cel -as change_names_icc
Error: Cannot get cellId for the current design. (UIG-2)
0
close_mw_cel
Error: Current Milkyway design is not defined. (MWUI-225)
0
open_mw_cel change_names_icc
Error: Design 'change_names_icc' doesn't exist. (MWUI-009)
##Verilog
write_verilog -diode_ports -no_physical_only_cells $RESULTS_DIR/$DESIGN_NAME.output.v
Error: Current design is not defined. (UID-4)
Current design is not set
0
# Zimmer
## For comparison with a Design Compiler netlist,the option -diode_ports is removed
#write_verilog -no_physical_only_cells $RESULTS_DIR/$DESIGN_NAME.output.dc.v
## For LVS use,the option -no_physical_only_cells is removed
write_verilog -diode_ports -pg $RESULTS_DIR/$DESIGN_NAME.output.pg.lvs.v
Error: Current design is not defined. (UID-4)
Current design is not set
0
## For Prime Time use,to include DCAP cells for leakage power analysis,add the option -force_output_references
#  write_verilog -diode_ports -no_physical_only_cells -force_output_references [list of your DCAP cells] #  $RESULTS_DIR/$DESIGN_NAME.output.pt.v
#YUNSUP: write sdf
write_sdf $RESULTS_DIR/$DESIGN_NAME.output.sdf
Error: Current design is not defined. (UID-4)
0
##SDC
set_app_var write_sdc_output_lumped_net_capacitance false
false
set_app_var write_sdc_output_net_resistance false
false
write_sdc $RESULTS_DIR/$DESIGN_NAME.output.sdc -version 1.7
Error: Current design is not defined. (UID-4)
0
extract_rc -coupling_cap
Error: Current design is not defined. (UID-4)
0
#write_parasitics  -format SPEF -output $RESULTS_DIR/$DESIGN_NAME.output.spef
write_parasitics  -format SBPF -output $RESULTS_DIR/$DESIGN_NAME.output.sbpf
Information: design not extracted; do extract_rc or read_parasitics before write_parasitics.
Error: Writing parasitics file failed. (RCEX-036)
0
##DEF
#write_def -output  $RESULTS_DIR/$DESIGN_NAME.output.def
source find_regs.tcl
find_regs ${STRIP_PATH}
Error: Current design is not defined. (UID-4)
###GDSII
# Zimmer
##Set options - usually also include a mapping file (-map_layer)
set_write_stream_options 	-child_depth 99        -output_filling fill        -output_outdated_fill        -output_pin {text geometry}        -keep_data_type        -map_layer mapfile
1
write_stream -lib_name $MW_DESIGN_LIBRARY -format gds $RESULTS_DIR/$DESIGN_NAME.gds
The layer map file <mapfile> specified through -map_layer is used during stream out!
====> TOTAL CELLS OUTPUT: 0 <====
write_gds completed successfully!
1
## Since C-2009.06, in case of MCMM, all scenarios are made active during ILM creation.
## No need to do this anymore separately
if {$ICC_CREATE_MODEL } {
  save_mw_cel -as $DESIGN_NAME
  close_mw_cel
  open_mw_cel $DESIGN_NAME
  create_ilm -include_xtalk
  ## Validating ILM using write_interface_timing and compare_interface_timing:
  #  	write_interface_timing cel.rpt
  #  	close_mw_cel
  #  	open_mw_cel $DESIGN_NAME.ILM
  #  	write_interface_timing ilm.rpt
  #  	compare_interface_timing cel.rpt ilm.rpt -output compare_interface_timing.rpt
  #  	close_mw_cel
  #  	open_mw_cel $DESIGN_NAME

  create_macro_fram
  if {$ICC_FIX_ANTENNA} {
  ##create Antenna Info
    extract_zrt_hier_antenna_property -cell_name $DESIGN_NAME
  }
  close_mw_cel
}
exit

Thank you...
Exit IC Compiler!
