#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556571bfecf0 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
P_0x556571bd4510 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0x7f18fadb2018 .functor BUFZ 1, C4<z>; HiZ drive
v0x556571bfc950_0 .net "clk", 0 0, o0x7f18fadb2018;  0 drivers
o0x7f18fadb2048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x556571c014b0_0 .net "d", 7 0, o0x7f18fadb2048;  0 drivers
o0x7f18fadb2078 .functor BUFZ 1, C4<z>; HiZ drive
v0x556571c1fd50_0 .net "en", 0 0, o0x7f18fadb2078;  0 drivers
v0x556571c1fdf0_0 .var "q", 7 0;
o0x7f18fadb20d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556571c1fed0_0 .net "reset", 0 0, o0x7f18fadb20d8;  0 drivers
E_0x556571bb00b0 .event posedge, v0x556571c1fed0_0, v0x556571bfc950_0;
S_0x556571bfc190 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x556571c2dc00_0 .var "clk", 0 0;
v0x556571c2dcc0_0 .net "dataadr", 31 0, v0x556571c24970_0;  1 drivers
v0x556571c2dd80_0 .net "memwrite", 0 0, L_0x556571c2e300;  1 drivers
v0x556571c2de20_0 .var "reset", 0 0;
v0x556571c2df50_0 .net "writedata", 31 0, L_0x556571c3fd90;  1 drivers
E_0x556571b72a80 .event negedge, v0x556571c207a0_0;
S_0x556571c20070 .scope module, "dut" "top" 3 10, 4 2 0, S_0x556571bfc190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x556571c2d410_0 .net "clk", 0 0, v0x556571c2dc00_0;  1 drivers
v0x556571c2d4d0_0 .net "dataadr", 31 0, v0x556571c24970_0;  alias, 1 drivers
v0x556571c2d590_0 .net "instr", 31 0, L_0x556571c2eb10;  1 drivers
v0x556571c2d630_0 .net "memwrite", 0 0, L_0x556571c2e300;  alias, 1 drivers
v0x556571c2d760_0 .net "pc", 31 0, v0x556571c27210_0;  1 drivers
v0x556571c2d8b0_0 .net "readdata", 31 0, L_0x556571c40f40;  1 drivers
v0x556571c2da00_0 .net "reset", 0 0, v0x556571c2de20_0;  1 drivers
v0x556571c2daa0_0 .net "writedata", 31 0, L_0x556571c3fd90;  alias, 1 drivers
L_0x556571c40bb0 .part v0x556571c27210_0, 2, 6;
S_0x556571c20210 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_0x556571c20070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x556571c40f40 .functor BUFZ 32, L_0x556571c40ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556571c20440 .array "RAM", 0 63, 31 0;
v0x556571c20520_0 .net *"_s0", 31 0, L_0x556571c40ca0;  1 drivers
v0x556571c20600_0 .net *"_s3", 29 0, L_0x556571c40d40;  1 drivers
v0x556571c206c0_0 .net "a", 31 0, v0x556571c24970_0;  alias, 1 drivers
v0x556571c207a0_0 .net "clk", 0 0, v0x556571c2dc00_0;  alias, 1 drivers
v0x556571c208b0_0 .net "rd", 31 0, L_0x556571c40f40;  alias, 1 drivers
v0x556571c20990_0 .net "wd", 31 0, L_0x556571c3fd90;  alias, 1 drivers
v0x556571c20a70_0 .net "we", 0 0, L_0x556571c2e300;  alias, 1 drivers
E_0x556571b72d10 .event posedge, v0x556571c207a0_0;
L_0x556571c40ca0 .array/port v0x556571c20440, L_0x556571c40d40;
L_0x556571c40d40 .part v0x556571c24970_0, 2, 30;
S_0x556571c20bd0 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_0x556571c20070;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x556571c2eb10 .functor BUFZ 32, L_0x556571c40ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556571c20dc0 .array "RAM", 17 0, 31 0;
v0x556571c20ea0_0 .net *"_s0", 31 0, L_0x556571c40ac0;  1 drivers
v0x556571c20f80_0 .net "a", 5 0, L_0x556571c40bb0;  1 drivers
v0x556571c21040_0 .net "rd", 31 0, L_0x556571c2eb10;  alias, 1 drivers
L_0x556571c40ac0 .array/port v0x556571c20dc0, L_0x556571c40bb0;
S_0x556571c21180 .scope module, "mips" "mips" 4 9, 7 2 0, S_0x556571c20070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x556571c2c340_0 .net "alucontrol", 3 0, v0x556571c218f0_0;  1 drivers
v0x556571c2c420_0 .net "aluout", 31 0, v0x556571c24970_0;  alias, 1 drivers
v0x556571c2c570_0 .net "alusrc", 0 0, L_0x556571c2e130;  1 drivers
v0x556571c2c6a0_0 .net "clk", 0 0, v0x556571c2dc00_0;  alias, 1 drivers
v0x556571c2c7d0_0 .net "instr", 31 0, L_0x556571c2eb10;  alias, 1 drivers
v0x556571c2c870_0 .net "jump", 0 0, L_0x556571c2e480;  1 drivers
v0x556571c2c9a0_0 .net "memtoreg", 0 0, L_0x556571c2e3a0;  1 drivers
v0x556571c2cad0_0 .net "memwrite", 0 0, L_0x556571c2e300;  alias, 1 drivers
v0x556571c2cb70_0 .net "pc", 31 0, v0x556571c27210_0;  alias, 1 drivers
v0x556571c2ccc0_0 .net "pcsrc", 0 0, L_0x556571c2e740;  1 drivers
v0x556571c2cd60_0 .net "readdata", 31 0, L_0x556571c40f40;  alias, 1 drivers
v0x556571c2ce20_0 .net "regdst", 0 0, L_0x556571c2e090;  1 drivers
v0x556571c2cf50_0 .net "regwrite", 0 0, L_0x556571c2dff0;  1 drivers
v0x556571c2d080_0 .net "reset", 0 0, v0x556571c2de20_0;  alias, 1 drivers
v0x556571c2d120_0 .net "writedata", 31 0, L_0x556571c3fd90;  alias, 1 drivers
v0x556571c2d270_0 .net "zero", 0 0, v0x556571c24a10_0;  1 drivers
L_0x556571c2e880 .part L_0x556571c2eb10, 26, 6;
L_0x556571c2e9d0 .part L_0x556571c2eb10, 0, 6;
S_0x556571c214a0 .scope module, "c" "controller" 7 14, 8 2 0, S_0x556571c21180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 4 "alucontrol"
L_0x556571c2e740 .functor AND 1, L_0x556571c2e1d0, v0x556571c24a10_0, C4<1>, C4<1>;
v0x556571c22970_0 .net "alucontrol", 3 0, v0x556571c218f0_0;  alias, 1 drivers
v0x556571c22a80_0 .net "aluop", 1 0, L_0x556571c2e520;  1 drivers
v0x556571c22b20_0 .net "alusrc", 0 0, L_0x556571c2e130;  alias, 1 drivers
v0x556571c22bf0_0 .net "branch", 0 0, L_0x556571c2e1d0;  1 drivers
v0x556571c22cc0_0 .net "funct", 5 0, L_0x556571c2e9d0;  1 drivers
v0x556571c22db0_0 .net "jump", 0 0, L_0x556571c2e480;  alias, 1 drivers
v0x556571c22e80_0 .net "memtoreg", 0 0, L_0x556571c2e3a0;  alias, 1 drivers
v0x556571c22f50_0 .net "memwrite", 0 0, L_0x556571c2e300;  alias, 1 drivers
v0x556571c23040_0 .net "op", 5 0, L_0x556571c2e880;  1 drivers
v0x556571c23170_0 .net "pcsrc", 0 0, L_0x556571c2e740;  alias, 1 drivers
v0x556571c23210_0 .net "regdst", 0 0, L_0x556571c2e090;  alias, 1 drivers
v0x556571c232e0_0 .net "regwrite", 0 0, L_0x556571c2dff0;  alias, 1 drivers
v0x556571c233b0_0 .net "zero", 0 0, v0x556571c24a10_0;  alias, 1 drivers
S_0x556571c21670 .scope module, "ad" "aludec" 8 16, 9 2 0, S_0x556571c214a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x556571c218f0_0 .var "alucontrol", 3 0;
v0x556571c219f0_0 .net "aluop", 1 0, L_0x556571c2e520;  alias, 1 drivers
v0x556571c21ad0_0 .net "funct", 5 0, L_0x556571c2e9d0;  alias, 1 drivers
E_0x556571c06ad0 .event edge, v0x556571c219f0_0, v0x556571c21ad0_0;
S_0x556571c21c40 .scope module, "md" "maindec" 8 13, 10 2 0, S_0x556571c214a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 2 "aluop"
v0x556571c21f60_0 .net *"_s10", 8 0, v0x556571c222c0_0;  1 drivers
v0x556571c22060_0 .net "aluop", 1 0, L_0x556571c2e520;  alias, 1 drivers
v0x556571c22150_0 .net "alusrc", 0 0, L_0x556571c2e130;  alias, 1 drivers
v0x556571c22220_0 .net "branch", 0 0, L_0x556571c2e1d0;  alias, 1 drivers
v0x556571c222c0_0 .var "controls", 8 0;
v0x556571c223f0_0 .net "jump", 0 0, L_0x556571c2e480;  alias, 1 drivers
v0x556571c224b0_0 .net "memtoreg", 0 0, L_0x556571c2e3a0;  alias, 1 drivers
v0x556571c22570_0 .net "memwrite", 0 0, L_0x556571c2e300;  alias, 1 drivers
v0x556571c22610_0 .net "op", 5 0, L_0x556571c2e880;  alias, 1 drivers
v0x556571c226d0_0 .net "regdst", 0 0, L_0x556571c2e090;  alias, 1 drivers
v0x556571c22790_0 .net "regwrite", 0 0, L_0x556571c2dff0;  alias, 1 drivers
E_0x556571c06b10 .event edge, v0x556571c22610_0;
L_0x556571c2dff0 .part v0x556571c222c0_0, 8, 1;
L_0x556571c2e090 .part v0x556571c222c0_0, 7, 1;
L_0x556571c2e130 .part v0x556571c222c0_0, 6, 1;
L_0x556571c2e1d0 .part v0x556571c222c0_0, 5, 1;
L_0x556571c2e300 .part v0x556571c222c0_0, 4, 1;
L_0x556571c2e3a0 .part v0x556571c222c0_0, 3, 1;
L_0x556571c2e480 .part v0x556571c222c0_0, 2, 1;
L_0x556571c2e520 .part v0x556571c222c0_0, 0, 2;
S_0x556571c23510 .scope module, "dp" "datapath" 7 18, 11 1 0, S_0x556571c21180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 4 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x556571c2a8c0_0 .net *"_s3", 3 0, L_0x556571c3f180;  1 drivers
v0x556571c2a9c0_0 .net *"_s5", 25 0, L_0x556571c3f220;  1 drivers
L_0x7f18fad690a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556571c2aaa0_0 .net/2u *"_s6", 1 0, L_0x7f18fad690a8;  1 drivers
v0x556571c2ab60_0 .net "alucontrol", 3 0, v0x556571c218f0_0;  alias, 1 drivers
v0x556571c2ac20_0 .net "aluout", 31 0, v0x556571c24970_0;  alias, 1 drivers
v0x556571c2ad30_0 .net "alusrc", 0 0, L_0x556571c2e130;  alias, 1 drivers
v0x556571c2add0_0 .net "clk", 0 0, v0x556571c2dc00_0;  alias, 1 drivers
v0x556571c2ae70_0 .net "instr", 31 0, L_0x556571c2eb10;  alias, 1 drivers
v0x556571c2af30_0 .net "jump", 0 0, L_0x556571c2e480;  alias, 1 drivers
v0x556571c2afd0_0 .net "memtoreg", 0 0, L_0x556571c2e3a0;  alias, 1 drivers
v0x556571c2b070_0 .net "pc", 31 0, v0x556571c27210_0;  alias, 1 drivers
v0x556571c2b110_0 .net "pcbranch", 31 0, L_0x556571c3edf0;  1 drivers
v0x556571c2b220_0 .net "pcnext", 31 0, L_0x556571c3f050;  1 drivers
v0x556571c2b330_0 .net "pcnextbr", 31 0, L_0x556571c3ef20;  1 drivers
v0x556571c2b440_0 .net "pcplus4", 31 0, L_0x556571c2ea70;  1 drivers
v0x556571c2b500_0 .net "pcsrc", 0 0, L_0x556571c2e740;  alias, 1 drivers
v0x556571c2b5f0_0 .net "readdata", 31 0, L_0x556571c40f40;  alias, 1 drivers
v0x556571c2b810_0 .net "regdst", 0 0, L_0x556571c2e090;  alias, 1 drivers
v0x556571c2b8b0_0 .net "regwrite", 0 0, L_0x556571c2dff0;  alias, 1 drivers
v0x556571c2b950_0 .net "reset", 0 0, v0x556571c2de20_0;  alias, 1 drivers
v0x556571c2b9f0_0 .net "result", 31 0, L_0x556571c40470;  1 drivers
v0x556571c2bae0_0 .net "signimm", 31 0, L_0x556571c40840;  1 drivers
v0x556571c2bba0_0 .net "signimmsh", 31 0, L_0x556571c3ed50;  1 drivers
v0x556571c2bcb0_0 .net "srca", 31 0, L_0x556571c3f6d0;  1 drivers
v0x556571c2bd70_0 .net "srcb", 31 0, L_0x556571c40a20;  1 drivers
v0x556571c2bec0_0 .net "writedata", 31 0, L_0x556571c3fd90;  alias, 1 drivers
v0x556571c2bf80_0 .net "writereg", 4 0, L_0x556571c401b0;  1 drivers
v0x556571c2c040_0 .net "zero", 0 0, v0x556571c24a10_0;  alias, 1 drivers
L_0x556571c3f180 .part L_0x556571c2ea70, 28, 4;
L_0x556571c3f220 .part L_0x556571c2eb10, 0, 26;
L_0x556571c3f2c0 .concat [ 2 26 4 0], L_0x7f18fad690a8, L_0x556571c3f220, L_0x556571c3f180;
L_0x556571c3ff30 .part L_0x556571c2eb10, 21, 5;
L_0x556571c40000 .part L_0x556571c2eb10, 16, 5;
L_0x556571c40250 .part L_0x556571c2eb10, 16, 5;
L_0x556571c40380 .part L_0x556571c2eb10, 11, 5;
L_0x556571c40930 .part L_0x556571c2eb10, 0, 16;
S_0x556571c23730 .scope module, "alu" "alu" 11 42, 12 1 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
    .port_info 4 /OUTPUT 1 "Zero"
v0x556571c24730_0 .net "A", 31 0, L_0x556571c3f6d0;  alias, 1 drivers
v0x556571c24860_0 .net "B", 31 0, L_0x556571c40a20;  alias, 1 drivers
v0x556571c24970_0 .var "Result", 31 0;
v0x556571c24a10_0 .var "Zero", 0 0;
v0x556571c24ab0_0 .net "aluOp", 3 0, v0x556571c218f0_0;  alias, 1 drivers
v0x556571c24c30_0 .net "result_arithmetic", 31 0, v0x556571c23ec0_0;  1 drivers
v0x556571c24cd0_0 .net "result_logic", 31 0, v0x556571c244f0_0;  1 drivers
E_0x556571c239b0 .event edge, v0x556571c218f0_0, v0x556571c244f0_0, v0x556571c23ec0_0, v0x556571c206c0_0;
S_0x556571c23a40 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_0x556571c23730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
v0x556571c23ce0_0 .net "A", 31 0, L_0x556571c3f6d0;  alias, 1 drivers
v0x556571c23de0_0 .net "B", 31 0, L_0x556571c40a20;  alias, 1 drivers
v0x556571c23ec0_0 .var "Result", 31 0;
v0x556571c23fb0_0 .net "aluOp", 3 0, v0x556571c218f0_0;  alias, 1 drivers
E_0x556571c23c60 .event edge, v0x556571c218f0_0, v0x556571c23ce0_0, v0x556571c23de0_0;
S_0x556571c24140 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_0x556571c23730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
v0x556571c24330_0 .net "A", 31 0, L_0x556571c3f6d0;  alias, 1 drivers
v0x556571c24420_0 .net "B", 31 0, L_0x556571c40a20;  alias, 1 drivers
v0x556571c244f0_0 .var "Result", 31 0;
v0x556571c245c0_0 .net "aluOp", 3 0, v0x556571c218f0_0;  alias, 1 drivers
S_0x556571c24e50 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x556571c25030_0 .net *"_s1", 29 0, L_0x556571c3ec20;  1 drivers
L_0x7f18fad69060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556571c25130_0 .net/2u *"_s2", 1 0, L_0x7f18fad69060;  1 drivers
v0x556571c25210_0 .net "a", 31 0, L_0x556571c40840;  alias, 1 drivers
v0x556571c252d0_0 .net "y", 31 0, L_0x556571c3ed50;  alias, 1 drivers
L_0x556571c3ec20 .part L_0x556571c40840, 0, 30;
L_0x556571c3ed50 .concat [ 2 30 0 0], L_0x7f18fad69060, L_0x556571c3ec20;
S_0x556571c25410 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x556571c25660_0 .net "a", 31 0, v0x556571c27210_0;  alias, 1 drivers
L_0x7f18fad69018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556571c25740_0 .net "b", 31 0, L_0x7f18fad69018;  1 drivers
v0x556571c25820_0 .net "y", 31 0, L_0x556571c2ea70;  alias, 1 drivers
L_0x556571c2ea70 .arith/sum 32, v0x556571c27210_0, L_0x7f18fad69018;
S_0x556571c25990 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x556571c25bb0_0 .net "a", 31 0, L_0x556571c2ea70;  alias, 1 drivers
v0x556571c25cc0_0 .net "b", 31 0, L_0x556571c3ed50;  alias, 1 drivers
v0x556571c25d90_0 .net "y", 31 0, L_0x556571c3edf0;  alias, 1 drivers
L_0x556571c3edf0 .arith/sum 32, L_0x556571c2ea70, L_0x556571c3ed50;
S_0x556571c25ee0 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x556571c26100 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x556571c26260_0 .net "d0", 31 0, L_0x556571c2ea70;  alias, 1 drivers
v0x556571c26370_0 .net "d1", 31 0, L_0x556571c3edf0;  alias, 1 drivers
v0x556571c26430_0 .net "s", 0 0, L_0x556571c2e740;  alias, 1 drivers
v0x556571c26530_0 .net "y", 31 0, L_0x556571c3ef20;  alias, 1 drivers
L_0x556571c3ef20 .functor MUXZ 32, L_0x556571c2ea70, L_0x556571c3edf0, L_0x556571c2e740, C4<>;
S_0x556571c26660 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x556571c26830 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x556571c26900_0 .net "d0", 31 0, L_0x556571c3ef20;  alias, 1 drivers
v0x556571c26a10_0 .net "d1", 31 0, L_0x556571c3f2c0;  1 drivers
v0x556571c26ad0_0 .net "s", 0 0, L_0x556571c2e480;  alias, 1 drivers
v0x556571c26bf0_0 .net "y", 31 0, L_0x556571c3f050;  alias, 1 drivers
L_0x556571c3f050 .functor MUXZ 32, L_0x556571c3ef20, L_0x556571c3f2c0, L_0x556571c2e480, C4<>;
S_0x556571c26d30 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x556571c26f00 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v0x556571c27050_0 .net "clk", 0 0, v0x556571c2dc00_0;  alias, 1 drivers
v0x556571c27140_0 .net "d", 31 0, L_0x556571c3f050;  alias, 1 drivers
v0x556571c27210_0 .var "q", 31 0;
v0x556571c27310_0 .net "reset", 0 0, v0x556571c2de20_0;  alias, 1 drivers
E_0x556571c26fd0 .event posedge, v0x556571c27310_0, v0x556571c207a0_0;
S_0x556571c27440 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x556571c27610 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x556571c276e0_0 .net "d0", 31 0, v0x556571c24970_0;  alias, 1 drivers
v0x556571c27810_0 .net "d1", 31 0, L_0x556571c40f40;  alias, 1 drivers
v0x556571c278d0_0 .net "s", 0 0, L_0x556571c2e3a0;  alias, 1 drivers
v0x556571c279f0_0 .net "y", 31 0, L_0x556571c40470;  alias, 1 drivers
L_0x556571c40470 .functor MUXZ 32, v0x556571c24970_0, L_0x556571c40f40, L_0x556571c2e3a0, C4<>;
S_0x556571c27b10 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x556571c27db0_0 .net *"_s0", 31 0, L_0x556571c3f360;  1 drivers
v0x556571c27eb0_0 .net *"_s10", 6 0, L_0x556571c3f540;  1 drivers
L_0x7f18fad69180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556571c27f90_0 .net *"_s13", 1 0, L_0x7f18fad69180;  1 drivers
L_0x7f18fad691c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556571c28050_0 .net/2u *"_s14", 31 0, L_0x7f18fad691c8;  1 drivers
v0x556571c28130_0 .net *"_s18", 31 0, L_0x556571c3f860;  1 drivers
L_0x7f18fad69210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556571c28260_0 .net *"_s21", 26 0, L_0x7f18fad69210;  1 drivers
L_0x7f18fad69258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556571c28340_0 .net/2u *"_s22", 31 0, L_0x7f18fad69258;  1 drivers
v0x556571c28420_0 .net *"_s24", 0 0, L_0x556571c3fa20;  1 drivers
v0x556571c284e0_0 .net *"_s26", 31 0, L_0x556571c3fb10;  1 drivers
v0x556571c28650_0 .net *"_s28", 6 0, L_0x556571c3fc00;  1 drivers
L_0x7f18fad690f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556571c28730_0 .net *"_s3", 26 0, L_0x7f18fad690f0;  1 drivers
L_0x7f18fad692a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556571c28810_0 .net *"_s31", 1 0, L_0x7f18fad692a0;  1 drivers
L_0x7f18fad692e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556571c288f0_0 .net/2u *"_s32", 31 0, L_0x7f18fad692e8;  1 drivers
L_0x7f18fad69138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556571c289d0_0 .net/2u *"_s4", 31 0, L_0x7f18fad69138;  1 drivers
v0x556571c28ab0_0 .net *"_s6", 0 0, L_0x556571c3f400;  1 drivers
v0x556571c28b70_0 .net *"_s8", 31 0, L_0x556571c3f4a0;  1 drivers
v0x556571c28c50_0 .net "clk", 0 0, v0x556571c2dc00_0;  alias, 1 drivers
v0x556571c28cf0_0 .net "ra1", 4 0, L_0x556571c3ff30;  1 drivers
v0x556571c28dd0_0 .net "ra2", 4 0, L_0x556571c40000;  1 drivers
v0x556571c28eb0_0 .net "rd1", 31 0, L_0x556571c3f6d0;  alias, 1 drivers
v0x556571c28f70_0 .net "rd2", 31 0, L_0x556571c3fd90;  alias, 1 drivers
v0x556571c29030 .array "rf", 0 31, 31 0;
v0x556571c290d0_0 .net "wa3", 4 0, L_0x556571c401b0;  alias, 1 drivers
v0x556571c291b0_0 .net "wd3", 31 0, L_0x556571c40470;  alias, 1 drivers
v0x556571c29270_0 .net "we3", 0 0, L_0x556571c2dff0;  alias, 1 drivers
L_0x556571c3f360 .concat [ 5 27 0 0], L_0x556571c3ff30, L_0x7f18fad690f0;
L_0x556571c3f400 .cmp/ne 32, L_0x556571c3f360, L_0x7f18fad69138;
L_0x556571c3f4a0 .array/port v0x556571c29030, L_0x556571c3f540;
L_0x556571c3f540 .concat [ 5 2 0 0], L_0x556571c3ff30, L_0x7f18fad69180;
L_0x556571c3f6d0 .functor MUXZ 32, L_0x7f18fad691c8, L_0x556571c3f4a0, L_0x556571c3f400, C4<>;
L_0x556571c3f860 .concat [ 5 27 0 0], L_0x556571c40000, L_0x7f18fad69210;
L_0x556571c3fa20 .cmp/ne 32, L_0x556571c3f860, L_0x7f18fad69258;
L_0x556571c3fb10 .array/port v0x556571c29030, L_0x556571c3fc00;
L_0x556571c3fc00 .concat [ 5 2 0 0], L_0x556571c40000, L_0x7f18fad692a0;
L_0x556571c3fd90 .functor MUXZ 32, L_0x7f18fad692e8, L_0x556571c3fb10, L_0x556571c3fa20, C4<>;
S_0x556571c29490 .scope module, "se" "signext" 11 37, 20 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x556571c29670_0 .net *"_s1", 0 0, L_0x556571c40510;  1 drivers
v0x556571c29770_0 .net *"_s2", 15 0, L_0x556571c405b0;  1 drivers
v0x556571c29850_0 .net "a", 15 0, L_0x556571c40930;  1 drivers
v0x556571c29910_0 .net "y", 31 0, L_0x556571c40840;  alias, 1 drivers
L_0x556571c40510 .part L_0x556571c40930, 15, 1;
LS_0x556571c405b0_0_0 .concat [ 1 1 1 1], L_0x556571c40510, L_0x556571c40510, L_0x556571c40510, L_0x556571c40510;
LS_0x556571c405b0_0_4 .concat [ 1 1 1 1], L_0x556571c40510, L_0x556571c40510, L_0x556571c40510, L_0x556571c40510;
LS_0x556571c405b0_0_8 .concat [ 1 1 1 1], L_0x556571c40510, L_0x556571c40510, L_0x556571c40510, L_0x556571c40510;
LS_0x556571c405b0_0_12 .concat [ 1 1 1 1], L_0x556571c40510, L_0x556571c40510, L_0x556571c40510, L_0x556571c40510;
L_0x556571c405b0 .concat [ 4 4 4 4], LS_0x556571c405b0_0_0, LS_0x556571c405b0_0_4, LS_0x556571c405b0_0_8, LS_0x556571c405b0_0_12;
L_0x556571c40840 .concat [ 16 16 0 0], L_0x556571c40930, L_0x556571c405b0;
S_0x556571c29a40 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x556571c29c10 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x556571c29d80_0 .net "d0", 31 0, L_0x556571c3fd90;  alias, 1 drivers
v0x556571c29e90_0 .net "d1", 31 0, L_0x556571c40840;  alias, 1 drivers
v0x556571c29fa0_0 .net "s", 0 0, L_0x556571c2e130;  alias, 1 drivers
v0x556571c2a090_0 .net "y", 31 0, L_0x556571c40a20;  alias, 1 drivers
L_0x556571c40a20 .functor MUXZ 32, L_0x556571c3fd90, L_0x556571c40840, L_0x556571c2e130, C4<>;
S_0x556571c2a1b0 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0x556571c23510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x556571c2a380 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0x556571c2a490_0 .net "d0", 4 0, L_0x556571c40250;  1 drivers
v0x556571c2a590_0 .net "d1", 4 0, L_0x556571c40380;  1 drivers
v0x556571c2a670_0 .net "s", 0 0, L_0x556571c2e090;  alias, 1 drivers
v0x556571c2a790_0 .net "y", 4 0, L_0x556571c401b0;  alias, 1 drivers
L_0x556571c401b0 .functor MUXZ 5, L_0x556571c40250, L_0x556571c40380, L_0x556571c2e090, C4<>;
    .scope S_0x556571bfecf0;
T_0 ;
    %wait E_0x556571bb00b0;
    %load/vec4 v0x556571c1fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556571c1fdf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556571c1fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x556571c014b0_0;
    %assign/vec4 v0x556571c1fdf0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556571c21c40;
T_1 ;
    %wait E_0x556571c06b10;
    %load/vec4 v0x556571c22610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x556571c222c0_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x556571c222c0_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x556571c222c0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x556571c222c0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x556571c222c0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x556571c222c0_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x556571c222c0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x556571c21670;
T_2 ;
    %wait E_0x556571c06ad0;
    %load/vec4 v0x556571c219f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v0x556571c21ad0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x556571c218f0_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556571c218f0_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556571c218f0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x556571c218f0_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x556571c218f0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x556571c218f0_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556571c218f0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556571c218f0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556571c26d30;
T_3 ;
    %wait E_0x556571c26fd0;
    %load/vec4 v0x556571c27310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556571c27210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556571c27140_0;
    %assign/vec4 v0x556571c27210_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556571c27b10;
T_4 ;
    %wait E_0x556571b72d10;
    %load/vec4 v0x556571c29270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x556571c291b0_0;
    %load/vec4 v0x556571c290d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556571c29030, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556571c23a40;
T_5 ;
    %wait E_0x556571c23c60;
    %load/vec4 v0x556571c23fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0x556571c23ce0_0;
    %load/vec4 v0x556571c23de0_0;
    %add;
    %store/vec4 v0x556571c23ec0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x556571c23ce0_0;
    %load/vec4 v0x556571c23de0_0;
    %add;
    %store/vec4 v0x556571c23ec0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x556571c23ce0_0;
    %load/vec4 v0x556571c23de0_0;
    %sub;
    %store/vec4 v0x556571c23ec0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x556571c23ce0_0;
    %load/vec4 v0x556571c23de0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0x556571c23ec0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556571c24140;
T_6 ;
    %wait E_0x556571c23c60;
    %load/vec4 v0x556571c245c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x556571c24330_0;
    %load/vec4 v0x556571c24420_0;
    %and;
    %store/vec4 v0x556571c244f0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x556571c24330_0;
    %load/vec4 v0x556571c24420_0;
    %or;
    %store/vec4 v0x556571c244f0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x556571c24330_0;
    %load/vec4 v0x556571c24420_0;
    %xor;
    %store/vec4 v0x556571c244f0_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x556571c24330_0;
    %load/vec4 v0x556571c24420_0;
    %or;
    %inv;
    %store/vec4 v0x556571c244f0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556571c23730;
T_7 ;
    %wait E_0x556571c239b0;
    %load/vec4 v0x556571c24ab0_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x556571c24cd0_0;
    %store/vec4 v0x556571c24970_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x556571c24c30_0;
    %store/vec4 v0x556571c24970_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v0x556571c24970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556571c24a10_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556571c24a10_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x556571c20bd0;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile.dat", v0x556571c20dc0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x556571c20210;
T_9 ;
    %wait E_0x556571b72d10;
    %load/vec4 v0x556571c20a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x556571c20990_0;
    %load/vec4 v0x556571c206c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556571c20440, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556571bfc190;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556571c2de20_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556571c2de20_0, 0;
    %end;
    .thread T_10;
    .scope S_0x556571bfc190;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556571c2dc00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556571c2dc00_0, 0;
    %delay 5, 0;
    %vpi_call 3 22 "$monitor", "Clk: %b, reset: %b, writedata: %h, dataadr %h, memwrite: %h", v0x556571c2dc00_0, v0x556571c2de20_0, v0x556571c2df50_0, v0x556571c2dcc0_0, v0x556571c2dd80_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556571bfc190;
T_12 ;
    %wait E_0x556571b72a80;
    %load/vec4 v0x556571c2dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x556571c2dcc0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x556571c2df50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 29 "$display" {0 0 0};
    %vpi_call 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 31 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x556571c2dcc0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 34 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
