<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - mux_axi_ip_src_mux_axi.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../mux_axi_ip_src_mux_axi.vhd" target="rtwreport_document_frame" id="linkToText_plain">mux_axi_ip_src_mux_axi.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\mux_axi\mux_axi_ip_src_mux_axi.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2020-09-18 11:26:05</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="16">   16   </a>
</span><span><a class="LN" name="17">   17   </a>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- Module: mux_axi_ip_src_mux_axi</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- Source Path: mux_axi/mux_axi</span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- </span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="25">   25   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="26">   26   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="27">   27   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="28">   28   </a>
</span><span><a class="LN" name="29">   29   </a><span class="KW">ENTITY</span> mux_axi_ip_src_mux_axi <span class="KW">IS</span>
</span><span><a class="LN" name="30">   30   </a>  <span class="KW">PORT</span>( select_AXI                        :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="31">   31   </a>        interrupts_in                     :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="32">   32   </a>        interrupt_out                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="33">   33   </a>        select_out                        :   <span class="KW">OUT</span>   std_logic_vector(3 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="34">   34   </a>        );
</span><span><a class="LN" name="35">   35   </a><span class="KW">END</span> mux_axi_ip_src_mux_axi;
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> mux_axi_ip_src_mux_axi <span class="KW">IS</span>
</span><span><a class="LN" name="39">   39   </a>
</span><span><a class="LN" name="40">   40   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">SIGNAL</span> select_AXI_unsigned              : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">SIGNAL</span> interrupts_in_unsigned           : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">SIGNAL</span> Bit_Slice5_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> Bit_Slice6_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> Bit_Slice7_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> Multiport_Switch_out1            : std_logic;
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion3_out1       : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="54">   54   </a>
</span><span><a class="LN" name="55">   55   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="56">   56   </a>  select_AXI_unsigned &lt;= unsigned(select_AXI);
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>  interrupts_in_unsigned &lt;= unsigned(interrupts_in);
</span><span><a class="LN" name="59">   59   </a>
</span><span><a class="LN" name="60">   60   </a>  Bit_Slice5_out1 &lt;= interrupts_in_unsigned(0);
</span><span><a class="LN" name="61">   61   </a>
</span><span><a class="LN" name="62">   62   </a>  Bit_Slice6_out1 &lt;= interrupts_in_unsigned(1);
</span><span><a class="LN" name="63">   63   </a>
</span><span><a class="LN" name="64">   64   </a>  Bit_Slice7_out1 &lt;= interrupts_in_unsigned(2);
</span><span><a class="LN" name="65">   65   </a>
</span><span><a class="LN" name="66">   66   </a>  Bit_Slice4_out1 &lt;= interrupts_in_unsigned(3);
</span><span><a class="LN" name="67">   67   </a>
</span><span><a class="LN" name="68">   68   </a>  Bit_Slice3_out1 &lt;= interrupts_in_unsigned(4);
</span><span><a class="LN" name="69">   69   </a>
</span><span><a class="LN" name="70">   70   </a>  Bit_Slice2_out1 &lt;= interrupts_in_unsigned(5);
</span><span><a class="LN" name="71">   71   </a>
</span><span><a class="LN" name="72">   72   </a>  Bit_Slice1_out1 &lt;= interrupts_in_unsigned(6);
</span><span><a class="LN" name="73">   73   </a>
</span><span><a class="LN" name="74">   74   </a>  Bit_Slice_out1 &lt;= interrupts_in_unsigned(7);
</span><span><a class="LN" name="75">   75   </a>
</span><span><a class="LN" name="76">   76   </a>  Constant_out1 &lt;= '0';
</span><span><a class="LN" name="77">   77   </a>
</span><span><a class="LN" name="78">   78   </a>  
</span><span><a class="LN" name="79">   79   </a>  Multiport_Switch_out1 &lt;= Bit_Slice5_out1 <span class="KW">WHEN</span> select_AXI_unsigned = to_unsigned(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="80">   80   </a>      Bit_Slice6_out1 <span class="KW">WHEN</span> select_AXI_unsigned = to_unsigned(1, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="81">   81   </a>      Bit_Slice7_out1 <span class="KW">WHEN</span> select_AXI_unsigned = to_unsigned(2, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="82">   82   </a>      Bit_Slice4_out1 <span class="KW">WHEN</span> select_AXI_unsigned = to_unsigned(3, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="83">   83   </a>      Bit_Slice3_out1 <span class="KW">WHEN</span> select_AXI_unsigned = to_unsigned(4, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="84">   84   </a>      Bit_Slice2_out1 <span class="KW">WHEN</span> select_AXI_unsigned = to_unsigned(5, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="85">   85   </a>      Bit_Slice1_out1 <span class="KW">WHEN</span> select_AXI_unsigned = to_unsigned(6, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="86">   86   </a>      Bit_Slice_out1 <span class="KW">WHEN</span> select_AXI_unsigned = to_unsigned(7, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" name="87">   87   </a>      Constant_out1;
</span><span><a class="LN" name="88">   88   </a>
</span><span><a class="LN" name="89">   89   </a>  Data_Type_Conversion3_out1 &lt;= select_AXI_unsigned(3 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="90">   90   </a>
</span><span><a class="LN" name="91">   91   </a>  select_out &lt;= std_logic_vector(Data_Type_Conversion3_out1);
</span><span><a class="LN" name="92">   92   </a>
</span><span><a class="LN" name="93">   93   </a>  interrupt_out &lt;= Multiport_Switch_out1;
</span><span><a class="LN" name="94">   94   </a>
</span><span><a class="LN" name="95">   95   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="96">   96   </a>
</span><span><a class="LN" name="97">   97   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>