
L432KC_Sensor_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009340  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  080094d0  080094d0  000194d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009978  08009978  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009978  08009978  00019978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009980  08009980  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009980  08009980  00019980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009988  08009988  00019988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800998c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000370  200001dc  08009b68  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  08009b68  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012005  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024aa  00000000  00000000  00032254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cd8  00000000  00000000  00034700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009eb  00000000  00000000  000353d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024454  00000000  00000000  00035dc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011457  00000000  00000000  0005a217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7e98  00000000  00000000  0006b66e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004a78  00000000  00000000  00133508  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00137f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080094b8 	.word	0x080094b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080094b8 	.word	0x080094b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <_ZSt5isnanf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr bool
  isnan(float __x)
  { return __builtin_isnan(__x); }
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ffa:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ffe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001002:	eeb4 7a67 	vcmp.f32	s14, s15
 8001006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800100a:	bf6c      	ite	vs
 800100c:	2301      	movvs	r3, #1
 800100e:	2300      	movvc	r3, #0
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	bf14      	ite	ne
 8001016:	2301      	movne	r3, #1
 8001018:	2300      	moveq	r3, #0
 800101a:	b2db      	uxtb	r3, r3
 800101c:	4618      	mov	r0, r3
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102c:	f000 fba7 	bl	800177e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001030:	f000 f88e 	bl	8001150 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001034:	f000 f964 	bl	8001300 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 8001038:	f000 f8e0 	bl	80011fc <_ZL12MX_I2C1_Initv>
  MX_USART2_UART_Init();
 800103c:	f000 f92c 	bl	8001298 <_ZL19MX_USART2_UART_Initv>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifdef _USE_HTU21DF
	  htu21df.main();
 8001040:	483a      	ldr	r0, [pc, #232]	; (800112c <main+0x104>)
 8001042:	f003 fd21 	bl	8004a88 <_ZN7HTU21DF4mainEv>
	  if(htu21df.newData()){
 8001046:	4839      	ldr	r0, [pc, #228]	; (800112c <main+0x104>)
 8001048:	f003 fe18 	bl	8004c7c <_ZN7HTU21DF7newDataEv>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d067      	beq.n	8001122 <main+0xfa>
		  htu21df.readTemperature(&HTU21DF_temp);
 8001052:	4937      	ldr	r1, [pc, #220]	; (8001130 <main+0x108>)
 8001054:	4835      	ldr	r0, [pc, #212]	; (800112c <main+0x104>)
 8001056:	f003 fe1d 	bl	8004c94 <_ZN7HTU21DF15readTemperatureEPf>

            if (! isnan(HTU21DF_temp)) {  // check if 'is not a number'
 800105a:	4b35      	ldr	r3, [pc, #212]	; (8001130 <main+0x108>)
 800105c:	edd3 7a00 	vldr	s15, [r3]
 8001060:	eeb0 0a67 	vmov.f32	s0, s15
 8001064:	f7ff ffc4 	bl	8000ff0 <_ZSt5isnanf>
 8001068:	4603      	mov	r3, r0
 800106a:	f083 0301 	eor.w	r3, r3, #1
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d02c      	beq.n	80010ce <main+0xa6>
            	HTU21DF_temp = HTU21DF_temp = HTU21DF_temp*9/5+32;;
 8001074:	4b2e      	ldr	r3, [pc, #184]	; (8001130 <main+0x108>)
 8001076:	edd3 7a00 	vldr	s15, [r3]
 800107a:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 800107e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001082:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8001086:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800108a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001134 <main+0x10c>
 800108e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001092:	4b27      	ldr	r3, [pc, #156]	; (8001130 <main+0x108>)
 8001094:	edc3 7a00 	vstr	s15, [r3]
 8001098:	4b25      	ldr	r3, [pc, #148]	; (8001130 <main+0x108>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a24      	ldr	r2, [pc, #144]	; (8001130 <main+0x108>)
 800109e:	6013      	str	r3, [r2, #0]
              //printf("");
              sprintf((char*)charBuffer,"Temp:  %f\t\t",HTU21DF_temp);
 80010a0:	4b23      	ldr	r3, [pc, #140]	; (8001130 <main+0x108>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fa4f 	bl	8000548 <__aeabi_f2d>
 80010aa:	4602      	mov	r2, r0
 80010ac:	460b      	mov	r3, r1
 80010ae:	4922      	ldr	r1, [pc, #136]	; (8001138 <main+0x110>)
 80010b0:	4822      	ldr	r0, [pc, #136]	; (800113c <main+0x114>)
 80010b2:	f004 fe15 	bl	8005ce0 <siprintf>
              //printf("\t\t");
              HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 80010b6:	4821      	ldr	r0, [pc, #132]	; (800113c <main+0x114>)
 80010b8:	f7ff f8da 	bl	8000270 <strlen>
 80010bc:	4603      	mov	r3, r0
 80010be:	b29a      	uxth	r2, r3
 80010c0:	f04f 33ff 	mov.w	r3, #4294967295
 80010c4:	491d      	ldr	r1, [pc, #116]	; (800113c <main+0x114>)
 80010c6:	481e      	ldr	r0, [pc, #120]	; (8001140 <main+0x118>)
 80010c8:	f002 fef0 	bl	8003eac <HAL_UART_Transmit>
 80010cc:	e002      	b.n	80010d4 <main+0xac>
            } else {
              printf("Failed to read temperature");
 80010ce:	481d      	ldr	r0, [pc, #116]	; (8001144 <main+0x11c>)
 80010d0:	f004 fdf4 	bl	8005cbc <iprintf>
            }
            htu21df.readHumidity(&HTU21DF_humidity);
 80010d4:	491c      	ldr	r1, [pc, #112]	; (8001148 <main+0x120>)
 80010d6:	4815      	ldr	r0, [pc, #84]	; (800112c <main+0x104>)
 80010d8:	f003 fdf0 	bl	8004cbc <_ZN7HTU21DF12readHumidityEPf>
            if (! isnan(HTU21DF_humidity)) {  // check if 'is not a number'
 80010dc:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <main+0x120>)
 80010de:	edd3 7a00 	vldr	s15, [r3]
 80010e2:	eeb0 0a67 	vmov.f32	s0, s15
 80010e6:	f7ff ff83 	bl	8000ff0 <_ZSt5isnanf>
 80010ea:	4603      	mov	r3, r0
 80010ec:	f083 0301 	eor.w	r3, r3, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d015      	beq.n	8001122 <main+0xfa>
             // printf("");
              sprintf((char*)charBuffer,"RH = %f\r\n",HTU21DF_humidity);
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <main+0x120>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fa24 	bl	8000548 <__aeabi_f2d>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4911      	ldr	r1, [pc, #68]	; (800114c <main+0x124>)
 8001106:	480d      	ldr	r0, [pc, #52]	; (800113c <main+0x114>)
 8001108:	f004 fdea 	bl	8005ce0 <siprintf>
              HAL_UART_Transmit(&huart2,charBuffer,strlen((char*)charBuffer),HAL_MAX_DELAY);
 800110c:	480b      	ldr	r0, [pc, #44]	; (800113c <main+0x114>)
 800110e:	f7ff f8af 	bl	8000270 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	b29a      	uxth	r2, r3
 8001116:	f04f 33ff 	mov.w	r3, #4294967295
 800111a:	4908      	ldr	r1, [pc, #32]	; (800113c <main+0x114>)
 800111c:	4808      	ldr	r0, [pc, #32]	; (8001140 <main+0x118>)
 800111e:	f002 fec5 	bl	8003eac <HAL_UART_Transmit>
					                           //printf("Failed to read humidity");
					                       }
                   }

#endif
    HAL_Delay(10);
 8001122:	200a      	movs	r0, #10
 8001124:	f000 fba0 	bl	8001868 <HAL_Delay>
	  htu21df.main();
 8001128:	e78a      	b.n	8001040 <main+0x18>
 800112a:	bf00      	nop
 800112c:	200003d4 	.word	0x200003d4
 8001130:	20000000 	.word	0x20000000
 8001134:	42000000 	.word	0x42000000
 8001138:	080094d0 	.word	0x080094d0
 800113c:	200002d4 	.word	0x200002d4
 8001140:	2000024c 	.word	0x2000024c
 8001144:	080094dc 	.word	0x080094dc
 8001148:	20000004 	.word	0x20000004
 800114c:	080094f8 	.word	0x080094f8

08001150 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b096      	sub	sp, #88	; 0x58
 8001154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	2244      	movs	r2, #68	; 0x44
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f004 fe21 	bl	8005da6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001164:	463b      	mov	r3, r7
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001172:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001176:	f001 fcd5 	bl	8002b24 <HAL_PWREx_ControlVoltageScaling>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	bf14      	ite	ne
 8001180:	2301      	movne	r3, #1
 8001182:	2300      	moveq	r3, #0
 8001184:	b2db      	uxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 800118a:	f000 f8d1 	bl	8001330 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800118e:	2310      	movs	r3, #16
 8001190:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001192:	2301      	movs	r3, #1
 8001194:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800119a:	2360      	movs	r3, #96	; 0x60
 800119c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800119e:	2300      	movs	r3, #0
 80011a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	4618      	mov	r0, r3
 80011a8:	f001 fd12 	bl	8002bd0 <HAL_RCC_OscConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	bf14      	ite	ne
 80011b2:	2301      	movne	r3, #1
 80011b4:	2300      	moveq	r3, #0
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80011bc:	f000 f8b8 	bl	8001330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c0:	230f      	movs	r3, #15
 80011c2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80011c4:	2300      	movs	r3, #0
 80011c6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011cc:	2300      	movs	r3, #0
 80011ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d0:	2300      	movs	r3, #0
 80011d2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011d4:	463b      	mov	r3, r7
 80011d6:	2100      	movs	r1, #0
 80011d8:	4618      	mov	r0, r3
 80011da:	f002 f90d 	bl	80033f8 <HAL_RCC_ClockConfig>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	bf14      	ite	ne
 80011e4:	2301      	movne	r3, #1
 80011e6:	2300      	moveq	r3, #0
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80011ee:	f000 f89f 	bl	8001330 <Error_Handler>

  }
}
 80011f2:	bf00      	nop
 80011f4:	3758      	adds	r7, #88	; 0x58
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001200:	4b23      	ldr	r3, [pc, #140]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001202:	4a24      	ldr	r2, [pc, #144]	; (8001294 <_ZL12MX_I2C1_Initv+0x98>)
 8001204:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001206:	4b22      	ldr	r3, [pc, #136]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001208:	f640 6214 	movw	r2, #3604	; 0xe14
 800120c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800120e:	4b20      	ldr	r3, [pc, #128]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001214:	4b1e      	ldr	r3, [pc, #120]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001216:	2201      	movs	r2, #1
 8001218:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800121a:	4b1d      	ldr	r3, [pc, #116]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001220:	4b1b      	ldr	r3, [pc, #108]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001222:	2200      	movs	r2, #0
 8001224:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001226:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001234:	2200      	movs	r2, #0
 8001236:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001238:	4815      	ldr	r0, [pc, #84]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 800123a:	f000 fd89 	bl	8001d50 <HAL_I2C_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	bf14      	ite	ne
 8001244:	2301      	movne	r3, #1
 8001246:	2300      	moveq	r3, #0
 8001248:	b2db      	uxtb	r3, r3
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 800124e:	f000 f86f 	bl	8001330 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001252:	2100      	movs	r1, #0
 8001254:	480e      	ldr	r0, [pc, #56]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001256:	f001 fbbf 	bl	80029d8 <HAL_I2CEx_ConfigAnalogFilter>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	bf14      	ite	ne
 8001260:	2301      	movne	r3, #1
 8001262:	2300      	moveq	r3, #0
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <_ZL12MX_I2C1_Initv+0x72>
  {
    Error_Handler();
 800126a:	f000 f861 	bl	8001330 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800126e:	2100      	movs	r1, #0
 8001270:	4807      	ldr	r0, [pc, #28]	; (8001290 <_ZL12MX_I2C1_Initv+0x94>)
 8001272:	f001 fbfc 	bl	8002a6e <HAL_I2CEx_ConfigDigitalFilter>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	bf14      	ite	ne
 800127c:	2301      	movne	r3, #1
 800127e:	2300      	moveq	r3, #0
 8001280:	b2db      	uxtb	r3, r3
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <_ZL12MX_I2C1_Initv+0x8e>
  {
    Error_Handler();
 8001286:	f000 f853 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200001f8 	.word	0x200001f8
 8001294:	40005400 	.word	0x40005400

08001298 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800129c:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 800129e:	4a17      	ldr	r2, [pc, #92]	; (80012fc <_ZL19MX_USART2_UART_Initv+0x64>)
 80012a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012aa:	4b13      	ldr	r3, [pc, #76]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012b0:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012b6:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012bc:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012be:	220c      	movs	r2, #12
 80012c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c8:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d4:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012da:	4807      	ldr	r0, [pc, #28]	; (80012f8 <_ZL19MX_USART2_UART_Initv+0x60>)
 80012dc:	f002 fd98 	bl	8003e10 <HAL_UART_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	bf14      	ite	ne
 80012e6:	2301      	movne	r3, #1
 80012e8:	2300      	moveq	r3, #0
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 80012f0:	f000 f81e 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	2000024c 	.word	0x2000024c
 80012fc:	40004400 	.word	0x40004400

08001300 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001306:	4b09      	ldr	r3, [pc, #36]	; (800132c <_ZL12MX_GPIO_Initv+0x2c>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130a:	4a08      	ldr	r2, [pc, #32]	; (800132c <_ZL12MX_GPIO_Initv+0x2c>)
 800130c:	f043 0301 	orr.w	r3, r3, #1
 8001310:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001312:	4b06      	ldr	r3, [pc, #24]	; (800132c <_ZL12MX_GPIO_Initv+0x2c>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40021000 	.word	0x40021000

08001330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001334:	b672      	cpsid	i
}
 8001336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001338:	e7fe      	b.n	8001338 <Error_Handler+0x8>
	...

0800133c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d109      	bne.n	8001360 <_Z41__static_initialization_and_destruction_0ii+0x24>
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001352:	4293      	cmp	r3, r2
 8001354:	d104      	bne.n	8001360 <_Z41__static_initialization_and_destruction_0ii+0x24>
	HTU21DF htu21df(&hi2c1);
 8001356:	2240      	movs	r2, #64	; 0x40
 8001358:	4903      	ldr	r1, [pc, #12]	; (8001368 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 800135a:	4804      	ldr	r0, [pc, #16]	; (800136c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 800135c:	f003 fa71 	bl	8004842 <_ZN7HTU21DFC1EP19__I2C_HandleTypeDefh>
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	200001f8 	.word	0x200001f8
 800136c:	200003d4 	.word	0x200003d4

08001370 <_GLOBAL__sub_I_hi2c1>:
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
 8001374:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001378:	2001      	movs	r0, #1
 800137a:	f7ff ffdf 	bl	800133c <_Z41__static_initialization_and_destruction_0ii>
 800137e:	bd80      	pop	{r7, pc}

08001380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001386:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <HAL_MspInit+0x44>)
 8001388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800138a:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <HAL_MspInit+0x44>)
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6613      	str	r3, [r2, #96]	; 0x60
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <HAL_MspInit+0x44>)
 8001394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <HAL_MspInit+0x44>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a2:	4a08      	ldr	r2, [pc, #32]	; (80013c4 <HAL_MspInit+0x44>)
 80013a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a8:	6593      	str	r3, [r2, #88]	; 0x58
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_MspInit+0x44>)
 80013ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	40021000 	.word	0x40021000

080013c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b09e      	sub	sp, #120	; 0x78
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e0:	f107 0310 	add.w	r3, r7, #16
 80013e4:	2254      	movs	r2, #84	; 0x54
 80013e6:	2100      	movs	r1, #0
 80013e8:	4618      	mov	r0, r3
 80013ea:	f004 fcdc 	bl	8005da6 <memset>
  if(hi2c->Instance==I2C1)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a1f      	ldr	r2, [pc, #124]	; (8001470 <HAL_I2C_MspInit+0xa8>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d137      	bne.n	8001468 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013f8:	2340      	movs	r3, #64	; 0x40
 80013fa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80013fc:	2300      	movs	r3, #0
 80013fe:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001400:	f107 0310 	add.w	r3, r7, #16
 8001404:	4618      	mov	r0, r3
 8001406:	f002 fa1b 	bl	8003840 <HAL_RCCEx_PeriphCLKConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001410:	f7ff ff8e 	bl	8001330 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001414:	4b17      	ldr	r3, [pc, #92]	; (8001474 <HAL_I2C_MspInit+0xac>)
 8001416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001418:	4a16      	ldr	r2, [pc, #88]	; (8001474 <HAL_I2C_MspInit+0xac>)
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001420:	4b14      	ldr	r3, [pc, #80]	; (8001474 <HAL_I2C_MspInit+0xac>)
 8001422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800142c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001430:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001432:	2312      	movs	r3, #18
 8001434:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001436:	2301      	movs	r3, #1
 8001438:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143a:	2303      	movs	r3, #3
 800143c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800143e:	2304      	movs	r3, #4
 8001440:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001442:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001446:	4619      	mov	r1, r3
 8001448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144c:	f000 fb16 	bl	8001a7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <HAL_I2C_MspInit+0xac>)
 8001452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001454:	4a07      	ldr	r2, [pc, #28]	; (8001474 <HAL_I2C_MspInit+0xac>)
 8001456:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800145a:	6593      	str	r3, [r2, #88]	; 0x58
 800145c:	4b05      	ldr	r3, [pc, #20]	; (8001474 <HAL_I2C_MspInit+0xac>)
 800145e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001460:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001468:	bf00      	nop
 800146a:	3778      	adds	r7, #120	; 0x78
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40005400 	.word	0x40005400
 8001474:	40021000 	.word	0x40021000

08001478 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b09e      	sub	sp, #120	; 0x78
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001490:	f107 0310 	add.w	r3, r7, #16
 8001494:	2254      	movs	r2, #84	; 0x54
 8001496:	2100      	movs	r1, #0
 8001498:	4618      	mov	r0, r3
 800149a:	f004 fc84 	bl	8005da6 <memset>
  if(huart->Instance==USART2)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a1f      	ldr	r2, [pc, #124]	; (8001520 <HAL_UART_MspInit+0xa8>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d136      	bne.n	8001516 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014a8:	2302      	movs	r3, #2
 80014aa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014b0:	f107 0310 	add.w	r3, r7, #16
 80014b4:	4618      	mov	r0, r3
 80014b6:	f002 f9c3 	bl	8003840 <HAL_RCCEx_PeriphCLKConfig>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014c0:	f7ff ff36 	bl	8001330 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014c4:	4b17      	ldr	r3, [pc, #92]	; (8001524 <HAL_UART_MspInit+0xac>)
 80014c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c8:	4a16      	ldr	r2, [pc, #88]	; (8001524 <HAL_UART_MspInit+0xac>)
 80014ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014ce:	6593      	str	r3, [r2, #88]	; 0x58
 80014d0:	4b14      	ldr	r3, [pc, #80]	; (8001524 <HAL_UART_MspInit+0xac>)
 80014d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <HAL_UART_MspInit+0xac>)
 80014de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e0:	4a10      	ldr	r2, [pc, #64]	; (8001524 <HAL_UART_MspInit+0xac>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014e8:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <HAL_UART_MspInit+0xac>)
 80014ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	60bb      	str	r3, [r7, #8]
 80014f2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014f4:	230c      	movs	r3, #12
 80014f6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f8:	2302      	movs	r3, #2
 80014fa:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001500:	2303      	movs	r3, #3
 8001502:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001504:	2307      	movs	r3, #7
 8001506:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001508:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800150c:	4619      	mov	r1, r3
 800150e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001512:	f000 fab3 	bl	8001a7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001516:	bf00      	nop
 8001518:	3778      	adds	r7, #120	; 0x78
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40004400 	.word	0x40004400
 8001524:	40021000 	.word	0x40021000

08001528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800152c:	e7fe      	b.n	800152c <NMI_Handler+0x4>

0800152e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001532:	e7fe      	b.n	8001532 <HardFault_Handler+0x4>

08001534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001538:	e7fe      	b.n	8001538 <MemManage_Handler+0x4>

0800153a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800153e:	e7fe      	b.n	800153e <BusFault_Handler+0x4>

08001540 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001544:	e7fe      	b.n	8001544 <UsageFault_Handler+0x4>

08001546 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001562:	b480      	push	{r7}
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001574:	f000 f958 	bl	8001828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}

0800157c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return 1;
 8001580:	2301      	movs	r3, #1
}
 8001582:	4618      	mov	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <_kill>:

int _kill(int pid, int sig)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001596:	f004 fc69 	bl	8005e6c <__errno>
 800159a:	4603      	mov	r3, r0
 800159c:	2216      	movs	r2, #22
 800159e:	601a      	str	r2, [r3, #0]
  return -1;
 80015a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <_exit>:

void _exit (int status)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015b4:	f04f 31ff 	mov.w	r1, #4294967295
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff ffe7 	bl	800158c <_kill>
  while (1) {}    /* Make sure we hang here */
 80015be:	e7fe      	b.n	80015be <_exit+0x12>

080015c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
 80015d0:	e00a      	b.n	80015e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015d2:	f3af 8000 	nop.w
 80015d6:	4601      	mov	r1, r0
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	1c5a      	adds	r2, r3, #1
 80015dc:	60ba      	str	r2, [r7, #8]
 80015de:	b2ca      	uxtb	r2, r1
 80015e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	3301      	adds	r3, #1
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	dbf0      	blt.n	80015d2 <_read+0x12>
  }

  return len;
 80015f0:	687b      	ldr	r3, [r7, #4]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3718      	adds	r7, #24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b086      	sub	sp, #24
 80015fe:	af00      	add	r7, sp, #0
 8001600:	60f8      	str	r0, [r7, #12]
 8001602:	60b9      	str	r1, [r7, #8]
 8001604:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	e009      	b.n	8001620 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	60ba      	str	r2, [r7, #8]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3301      	adds	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	429a      	cmp	r2, r3
 8001626:	dbf1      	blt.n	800160c <_write+0x12>
  }
  return len;
 8001628:	687b      	ldr	r3, [r7, #4]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <_close>:

int _close(int file)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800163e:	4618      	mov	r0, r3
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
 8001652:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800165a:	605a      	str	r2, [r3, #4]
  return 0;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <_isatty>:

int _isatty(int file)
{
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001672:	2301      	movs	r3, #1
}
 8001674:	4618      	mov	r0, r3
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
	...

0800169c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a4:	4a14      	ldr	r2, [pc, #80]	; (80016f8 <_sbrk+0x5c>)
 80016a6:	4b15      	ldr	r3, [pc, #84]	; (80016fc <_sbrk+0x60>)
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016b0:	4b13      	ldr	r3, [pc, #76]	; (8001700 <_sbrk+0x64>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d102      	bne.n	80016be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016b8:	4b11      	ldr	r3, [pc, #68]	; (8001700 <_sbrk+0x64>)
 80016ba:	4a12      	ldr	r2, [pc, #72]	; (8001704 <_sbrk+0x68>)
 80016bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016be:	4b10      	ldr	r3, [pc, #64]	; (8001700 <_sbrk+0x64>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d207      	bcs.n	80016dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016cc:	f004 fbce 	bl	8005e6c <__errno>
 80016d0:	4603      	mov	r3, r0
 80016d2:	220c      	movs	r2, #12
 80016d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016d6:	f04f 33ff 	mov.w	r3, #4294967295
 80016da:	e009      	b.n	80016f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016dc:	4b08      	ldr	r3, [pc, #32]	; (8001700 <_sbrk+0x64>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016e2:	4b07      	ldr	r3, [pc, #28]	; (8001700 <_sbrk+0x64>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	4a05      	ldr	r2, [pc, #20]	; (8001700 <_sbrk+0x64>)
 80016ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ee:	68fb      	ldr	r3, [r7, #12]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20010000 	.word	0x20010000
 80016fc:	00000400 	.word	0x00000400
 8001700:	200003f8 	.word	0x200003f8
 8001704:	20000550 	.word	0x20000550

08001708 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <SystemInit+0x20>)
 800170e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001712:	4a05      	ldr	r2, [pc, #20]	; (8001728 <SystemInit+0x20>)
 8001714:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001718:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800172c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001764 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001730:	f7ff ffea 	bl	8001708 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001734:	480c      	ldr	r0, [pc, #48]	; (8001768 <LoopForever+0x6>)
  ldr r1, =_edata
 8001736:	490d      	ldr	r1, [pc, #52]	; (800176c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001738:	4a0d      	ldr	r2, [pc, #52]	; (8001770 <LoopForever+0xe>)
  movs r3, #0
 800173a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800173c:	e002      	b.n	8001744 <LoopCopyDataInit>

0800173e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800173e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001740:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001742:	3304      	adds	r3, #4

08001744 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001744:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001746:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001748:	d3f9      	bcc.n	800173e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174a:	4a0a      	ldr	r2, [pc, #40]	; (8001774 <LoopForever+0x12>)
  ldr r4, =_ebss
 800174c:	4c0a      	ldr	r4, [pc, #40]	; (8001778 <LoopForever+0x16>)
  movs r3, #0
 800174e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001750:	e001      	b.n	8001756 <LoopFillZerobss>

08001752 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001752:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001754:	3204      	adds	r2, #4

08001756 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001756:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001758:	d3fb      	bcc.n	8001752 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800175a:	f004 fb8d 	bl	8005e78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800175e:	f7ff fc63 	bl	8001028 <main>

08001762 <LoopForever>:

LoopForever:
    b LoopForever
 8001762:	e7fe      	b.n	8001762 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001764:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800176c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001770:	0800998c 	.word	0x0800998c
  ldr r2, =_sbss
 8001774:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001778:	2000054c 	.word	0x2000054c

0800177c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800177c:	e7fe      	b.n	800177c <ADC1_IRQHandler>

0800177e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b082      	sub	sp, #8
 8001782:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001784:	2300      	movs	r3, #0
 8001786:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001788:	2003      	movs	r0, #3
 800178a:	f000 f943 	bl	8001a14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800178e:	200f      	movs	r0, #15
 8001790:	f000 f80e 	bl	80017b0 <HAL_InitTick>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d002      	beq.n	80017a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	71fb      	strb	r3, [r7, #7]
 800179e:	e001      	b.n	80017a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017a0:	f7ff fdee 	bl	8001380 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017a4:	79fb      	ldrb	r3, [r7, #7]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017b8:	2300      	movs	r3, #0
 80017ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017bc:	4b17      	ldr	r3, [pc, #92]	; (800181c <HAL_InitTick+0x6c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d023      	beq.n	800180c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017c4:	4b16      	ldr	r3, [pc, #88]	; (8001820 <HAL_InitTick+0x70>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4b14      	ldr	r3, [pc, #80]	; (800181c <HAL_InitTick+0x6c>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	4619      	mov	r1, r3
 80017ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 f941 	bl	8001a62 <HAL_SYSTICK_Config>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d10f      	bne.n	8001806 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2b0f      	cmp	r3, #15
 80017ea:	d809      	bhi.n	8001800 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017ec:	2200      	movs	r2, #0
 80017ee:	6879      	ldr	r1, [r7, #4]
 80017f0:	f04f 30ff 	mov.w	r0, #4294967295
 80017f4:	f000 f919 	bl	8001a2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017f8:	4a0a      	ldr	r2, [pc, #40]	; (8001824 <HAL_InitTick+0x74>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6013      	str	r3, [r2, #0]
 80017fe:	e007      	b.n	8001810 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	73fb      	strb	r3, [r7, #15]
 8001804:	e004      	b.n	8001810 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	73fb      	strb	r3, [r7, #15]
 800180a:	e001      	b.n	8001810 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001810:	7bfb      	ldrb	r3, [r7, #15]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000010 	.word	0x20000010
 8001820:	20000008 	.word	0x20000008
 8001824:	2000000c 	.word	0x2000000c

08001828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <HAL_IncTick+0x20>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_IncTick+0x24>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4413      	add	r3, r2
 8001838:	4a04      	ldr	r2, [pc, #16]	; (800184c <HAL_IncTick+0x24>)
 800183a:	6013      	str	r3, [r2, #0]
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	20000010 	.word	0x20000010
 800184c:	200003fc 	.word	0x200003fc

08001850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return uwTick;
 8001854:	4b03      	ldr	r3, [pc, #12]	; (8001864 <HAL_GetTick+0x14>)
 8001856:	681b      	ldr	r3, [r3, #0]
}
 8001858:	4618      	mov	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	200003fc 	.word	0x200003fc

08001868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001870:	f7ff ffee 	bl	8001850 <HAL_GetTick>
 8001874:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001880:	d005      	beq.n	800188e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001882:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <HAL_Delay+0x44>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	461a      	mov	r2, r3
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4413      	add	r3, r2
 800188c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800188e:	bf00      	nop
 8001890:	f7ff ffde 	bl	8001850 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	68fa      	ldr	r2, [r7, #12]
 800189c:	429a      	cmp	r2, r3
 800189e:	d8f7      	bhi.n	8001890 <HAL_Delay+0x28>
  {
  }
}
 80018a0:	bf00      	nop
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000010 	.word	0x20000010

080018b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c0:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018c6:	68ba      	ldr	r2, [r7, #8]
 80018c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018cc:	4013      	ands	r3, r2
 80018ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018e2:	4a04      	ldr	r2, [pc, #16]	; (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	60d3      	str	r3, [r2, #12]
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018fc:	4b04      	ldr	r3, [pc, #16]	; (8001910 <__NVIC_GetPriorityGrouping+0x18>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	f003 0307 	and.w	r3, r3, #7
}
 8001906:	4618      	mov	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	6039      	str	r1, [r7, #0]
 800191e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001924:	2b00      	cmp	r3, #0
 8001926:	db0a      	blt.n	800193e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	b2da      	uxtb	r2, r3
 800192c:	490c      	ldr	r1, [pc, #48]	; (8001960 <__NVIC_SetPriority+0x4c>)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	0112      	lsls	r2, r2, #4
 8001934:	b2d2      	uxtb	r2, r2
 8001936:	440b      	add	r3, r1
 8001938:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800193c:	e00a      	b.n	8001954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4908      	ldr	r1, [pc, #32]	; (8001964 <__NVIC_SetPriority+0x50>)
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	f003 030f 	and.w	r3, r3, #15
 800194a:	3b04      	subs	r3, #4
 800194c:	0112      	lsls	r2, r2, #4
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	440b      	add	r3, r1
 8001952:	761a      	strb	r2, [r3, #24]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	e000e100 	.word	0xe000e100
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001968:	b480      	push	{r7}
 800196a:	b089      	sub	sp, #36	; 0x24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f1c3 0307 	rsb	r3, r3, #7
 8001982:	2b04      	cmp	r3, #4
 8001984:	bf28      	it	cs
 8001986:	2304      	movcs	r3, #4
 8001988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3304      	adds	r3, #4
 800198e:	2b06      	cmp	r3, #6
 8001990:	d902      	bls.n	8001998 <NVIC_EncodePriority+0x30>
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3b03      	subs	r3, #3
 8001996:	e000      	b.n	800199a <NVIC_EncodePriority+0x32>
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199c:	f04f 32ff 	mov.w	r2, #4294967295
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43da      	mvns	r2, r3
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	401a      	ands	r2, r3
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b0:	f04f 31ff 	mov.w	r1, #4294967295
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ba:	43d9      	mvns	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	4313      	orrs	r3, r2
         );
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3724      	adds	r7, #36	; 0x24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3b01      	subs	r3, #1
 80019dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e0:	d301      	bcc.n	80019e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e2:	2301      	movs	r3, #1
 80019e4:	e00f      	b.n	8001a06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e6:	4a0a      	ldr	r2, [pc, #40]	; (8001a10 <SysTick_Config+0x40>)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ee:	210f      	movs	r1, #15
 80019f0:	f04f 30ff 	mov.w	r0, #4294967295
 80019f4:	f7ff ff8e 	bl	8001914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <SysTick_Config+0x40>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019fe:	4b04      	ldr	r3, [pc, #16]	; (8001a10 <SysTick_Config+0x40>)
 8001a00:	2207      	movs	r2, #7
 8001a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	e000e010 	.word	0xe000e010

08001a14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ff47 	bl	80018b0 <__NVIC_SetPriorityGrouping>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	60b9      	str	r1, [r7, #8]
 8001a34:	607a      	str	r2, [r7, #4]
 8001a36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a3c:	f7ff ff5c 	bl	80018f8 <__NVIC_GetPriorityGrouping>
 8001a40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	68b9      	ldr	r1, [r7, #8]
 8001a46:	6978      	ldr	r0, [r7, #20]
 8001a48:	f7ff ff8e 	bl	8001968 <NVIC_EncodePriority>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a52:	4611      	mov	r1, r2
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff ff5d 	bl	8001914 <__NVIC_SetPriority>
}
 8001a5a:	bf00      	nop
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ffb0 	bl	80019d0 <SysTick_Config>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
	...

08001a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b087      	sub	sp, #28
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a8a:	e148      	b.n	8001d1e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	2101      	movs	r1, #1
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	fa01 f303 	lsl.w	r3, r1, r3
 8001a98:	4013      	ands	r3, r2
 8001a9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f000 813a 	beq.w	8001d18 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d005      	beq.n	8001abc <HAL_GPIO_Init+0x40>
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f003 0303 	and.w	r3, r3, #3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d130      	bne.n	8001b1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	2203      	movs	r2, #3
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	68da      	ldr	r2, [r3, #12]
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	693a      	ldr	r2, [r7, #16]
 8001aea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001af2:	2201      	movs	r2, #1
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43db      	mvns	r3, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4013      	ands	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	091b      	lsrs	r3, r3, #4
 8001b08:	f003 0201 	and.w	r2, r3, #1
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	2b03      	cmp	r3, #3
 8001b28:	d017      	beq.n	8001b5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	2203      	movs	r2, #3
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	689a      	ldr	r2, [r3, #8]
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d123      	bne.n	8001bae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	08da      	lsrs	r2, r3, #3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	3208      	adds	r2, #8
 8001b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	220f      	movs	r2, #15
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	43db      	mvns	r3, r3
 8001b84:	693a      	ldr	r2, [r7, #16]
 8001b86:	4013      	ands	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	691a      	ldr	r2, [r3, #16]
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	08da      	lsrs	r2, r3, #3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3208      	adds	r2, #8
 8001ba8:	6939      	ldr	r1, [r7, #16]
 8001baa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	2203      	movs	r2, #3
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f003 0203 	and.w	r2, r3, #3
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f000 8094 	beq.w	8001d18 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf0:	4b52      	ldr	r3, [pc, #328]	; (8001d3c <HAL_GPIO_Init+0x2c0>)
 8001bf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bf4:	4a51      	ldr	r2, [pc, #324]	; (8001d3c <HAL_GPIO_Init+0x2c0>)
 8001bf6:	f043 0301 	orr.w	r3, r3, #1
 8001bfa:	6613      	str	r3, [r2, #96]	; 0x60
 8001bfc:	4b4f      	ldr	r3, [pc, #316]	; (8001d3c <HAL_GPIO_Init+0x2c0>)
 8001bfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c08:	4a4d      	ldr	r2, [pc, #308]	; (8001d40 <HAL_GPIO_Init+0x2c4>)
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	089b      	lsrs	r3, r3, #2
 8001c0e:	3302      	adds	r3, #2
 8001c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	f003 0303 	and.w	r3, r3, #3
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	220f      	movs	r2, #15
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c32:	d00d      	beq.n	8001c50 <HAL_GPIO_Init+0x1d4>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a43      	ldr	r2, [pc, #268]	; (8001d44 <HAL_GPIO_Init+0x2c8>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d007      	beq.n	8001c4c <HAL_GPIO_Init+0x1d0>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a42      	ldr	r2, [pc, #264]	; (8001d48 <HAL_GPIO_Init+0x2cc>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d101      	bne.n	8001c48 <HAL_GPIO_Init+0x1cc>
 8001c44:	2302      	movs	r3, #2
 8001c46:	e004      	b.n	8001c52 <HAL_GPIO_Init+0x1d6>
 8001c48:	2307      	movs	r3, #7
 8001c4a:	e002      	b.n	8001c52 <HAL_GPIO_Init+0x1d6>
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e000      	b.n	8001c52 <HAL_GPIO_Init+0x1d6>
 8001c50:	2300      	movs	r3, #0
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	f002 0203 	and.w	r2, r2, #3
 8001c58:	0092      	lsls	r2, r2, #2
 8001c5a:	4093      	lsls	r3, r2
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c62:	4937      	ldr	r1, [pc, #220]	; (8001d40 <HAL_GPIO_Init+0x2c4>)
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	089b      	lsrs	r3, r3, #2
 8001c68:	3302      	adds	r3, #2
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c70:	4b36      	ldr	r3, [pc, #216]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d003      	beq.n	8001c94 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c94:	4a2d      	ldr	r2, [pc, #180]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c9a:	4b2c      	ldr	r3, [pc, #176]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001cbe:	4a23      	ldr	r2, [pc, #140]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001cc4:	4b21      	ldr	r3, [pc, #132]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d003      	beq.n	8001ce8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ce8:	4a18      	ldr	r2, [pc, #96]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	43db      	mvns	r3, r3
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d003      	beq.n	8001d12 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d12:	4a0e      	ldr	r2, [pc, #56]	; (8001d4c <HAL_GPIO_Init+0x2d0>)
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	fa22 f303 	lsr.w	r3, r2, r3
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f47f aeaf 	bne.w	8001a8c <HAL_GPIO_Init+0x10>
  }
}
 8001d2e:	bf00      	nop
 8001d30:	bf00      	nop
 8001d32:	371c      	adds	r7, #28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	40010000 	.word	0x40010000
 8001d44:	48000400 	.word	0x48000400
 8001d48:	48000800 	.word	0x48000800
 8001d4c:	40010400 	.word	0x40010400

08001d50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e08d      	b.n	8001e7e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d106      	bne.n	8001d7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7ff fb26 	bl	80013c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2224      	movs	r2, #36	; 0x24
 8001d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0201 	bic.w	r2, r2, #1
 8001d92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001da0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001db0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d107      	bne.n	8001dca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	e006      	b.n	8001dd8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001dd6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d108      	bne.n	8001df2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	e007      	b.n	8001e02 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e00:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	6812      	ldr	r2, [r2, #0]
 8001e0c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e14:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68da      	ldr	r2, [r3, #12]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691a      	ldr	r2, [r3, #16]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	69d9      	ldr	r1, [r3, #28]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a1a      	ldr	r2, [r3, #32]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f042 0201 	orr.w	r2, r2, #1
 8001e5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af02      	add	r7, sp, #8
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	461a      	mov	r2, r3
 8001e94:	460b      	mov	r3, r1
 8001e96:	817b      	strh	r3, [r7, #10]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	2b20      	cmp	r3, #32
 8001ea6:	f040 80fd 	bne.w	80020a4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d101      	bne.n	8001eb8 <HAL_I2C_Master_Transmit+0x30>
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	e0f6      	b.n	80020a6 <HAL_I2C_Master_Transmit+0x21e>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ec0:	f7ff fcc6 	bl	8001850 <HAL_GetTick>
 8001ec4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2319      	movs	r3, #25
 8001ecc:	2201      	movs	r2, #1
 8001ece:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f000 fb13 	bl	80024fe <I2C_WaitOnFlagUntilTimeout>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e0e1      	b.n	80020a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2221      	movs	r2, #33	; 0x21
 8001ee6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2210      	movs	r2, #16
 8001eee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	893a      	ldrh	r2, [r7, #8]
 8001f02:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2200      	movs	r2, #0
 8001f08:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	2bff      	cmp	r3, #255	; 0xff
 8001f12:	d906      	bls.n	8001f22 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	22ff      	movs	r2, #255	; 0xff
 8001f18:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001f1a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	e007      	b.n	8001f32 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001f2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f30:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d024      	beq.n	8001f84 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3e:	781a      	ldrb	r2, [r3, #0]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	3b01      	subs	r3, #1
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f62:	3b01      	subs	r3, #1
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	3301      	adds	r3, #1
 8001f72:	b2da      	uxtb	r2, r3
 8001f74:	8979      	ldrh	r1, [r7, #10]
 8001f76:	4b4e      	ldr	r3, [pc, #312]	; (80020b0 <HAL_I2C_Master_Transmit+0x228>)
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	68f8      	ldr	r0, [r7, #12]
 8001f7e:	f000 fcf9 	bl	8002974 <I2C_TransferConfig>
 8001f82:	e066      	b.n	8002052 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	8979      	ldrh	r1, [r7, #10]
 8001f8c:	4b48      	ldr	r3, [pc, #288]	; (80020b0 <HAL_I2C_Master_Transmit+0x228>)
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f000 fcee 	bl	8002974 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001f98:	e05b      	b.n	8002052 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	6a39      	ldr	r1, [r7, #32]
 8001f9e:	68f8      	ldr	r0, [r7, #12]
 8001fa0:	f000 fafc 	bl	800259c <I2C_WaitOnTXISFlagUntilTimeout>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e07b      	b.n	80020a6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb2:	781a      	ldrb	r2, [r3, #0]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbe:	1c5a      	adds	r2, r3, #1
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fd6:	3b01      	subs	r3, #1
 8001fd8:	b29a      	uxth	r2, r3
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d034      	beq.n	8002052 <HAL_I2C_Master_Transmit+0x1ca>
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d130      	bne.n	8002052 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	9300      	str	r3, [sp, #0]
 8001ff4:	6a3b      	ldr	r3, [r7, #32]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2180      	movs	r1, #128	; 0x80
 8001ffa:	68f8      	ldr	r0, [r7, #12]
 8001ffc:	f000 fa7f 	bl	80024fe <I2C_WaitOnFlagUntilTimeout>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e04d      	b.n	80020a6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800200e:	b29b      	uxth	r3, r3
 8002010:	2bff      	cmp	r3, #255	; 0xff
 8002012:	d90e      	bls.n	8002032 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	22ff      	movs	r2, #255	; 0xff
 8002018:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800201e:	b2da      	uxtb	r2, r3
 8002020:	8979      	ldrh	r1, [r7, #10]
 8002022:	2300      	movs	r3, #0
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f000 fca2 	bl	8002974 <I2C_TransferConfig>
 8002030:	e00f      	b.n	8002052 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002036:	b29a      	uxth	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002040:	b2da      	uxtb	r2, r3
 8002042:	8979      	ldrh	r1, [r7, #10]
 8002044:	2300      	movs	r3, #0
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f000 fc91 	bl	8002974 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002056:	b29b      	uxth	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	d19e      	bne.n	8001f9a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	6a39      	ldr	r1, [r7, #32]
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f000 fae2 	bl	800262a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e01a      	b.n	80020a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2220      	movs	r2, #32
 8002076:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6859      	ldr	r1, [r3, #4]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <HAL_I2C_Master_Transmit+0x22c>)
 8002084:	400b      	ands	r3, r1
 8002086:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2220      	movs	r2, #32
 800208c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020a0:	2300      	movs	r3, #0
 80020a2:	e000      	b.n	80020a6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80020a4:	2302      	movs	r3, #2
  }
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3718      	adds	r7, #24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	80002000 	.word	0x80002000
 80020b4:	fe00e800 	.word	0xfe00e800

080020b8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af02      	add	r7, sp, #8
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	607a      	str	r2, [r7, #4]
 80020c2:	461a      	mov	r2, r3
 80020c4:	460b      	mov	r3, r1
 80020c6:	817b      	strh	r3, [r7, #10]
 80020c8:	4613      	mov	r3, r2
 80020ca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b20      	cmp	r3, #32
 80020d6:	f040 80db 	bne.w	8002290 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d101      	bne.n	80020e8 <HAL_I2C_Master_Receive+0x30>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e0d4      	b.n	8002292 <HAL_I2C_Master_Receive+0x1da>
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020f0:	f7ff fbae 	bl	8001850 <HAL_GetTick>
 80020f4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	2319      	movs	r3, #25
 80020fc:	2201      	movs	r2, #1
 80020fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f000 f9fb 	bl	80024fe <I2C_WaitOnFlagUntilTimeout>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e0bf      	b.n	8002292 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2222      	movs	r2, #34	; 0x22
 8002116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2210      	movs	r2, #16
 800211e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	893a      	ldrh	r2, [r7, #8]
 8002132:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800213e:	b29b      	uxth	r3, r3
 8002140:	2bff      	cmp	r3, #255	; 0xff
 8002142:	d90e      	bls.n	8002162 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	22ff      	movs	r2, #255	; 0xff
 8002148:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800214e:	b2da      	uxtb	r2, r3
 8002150:	8979      	ldrh	r1, [r7, #10]
 8002152:	4b52      	ldr	r3, [pc, #328]	; (800229c <HAL_I2C_Master_Receive+0x1e4>)
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f000 fc0a 	bl	8002974 <I2C_TransferConfig>
 8002160:	e06d      	b.n	800223e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002166:	b29a      	uxth	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002170:	b2da      	uxtb	r2, r3
 8002172:	8979      	ldrh	r1, [r7, #10]
 8002174:	4b49      	ldr	r3, [pc, #292]	; (800229c <HAL_I2C_Master_Receive+0x1e4>)
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 fbf9 	bl	8002974 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002182:	e05c      	b.n	800223e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002184:	697a      	ldr	r2, [r7, #20]
 8002186:	6a39      	ldr	r1, [r7, #32]
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	f000 fa91 	bl	80026b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e07c      	b.n	8002292 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a2:	b2d2      	uxtb	r2, r2
 80021a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021aa:	1c5a      	adds	r2, r3, #1
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b4:	3b01      	subs	r3, #1
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	3b01      	subs	r3, #1
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d034      	beq.n	800223e <HAL_I2C_Master_Receive+0x186>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d130      	bne.n	800223e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	6a3b      	ldr	r3, [r7, #32]
 80021e2:	2200      	movs	r2, #0
 80021e4:	2180      	movs	r1, #128	; 0x80
 80021e6:	68f8      	ldr	r0, [r7, #12]
 80021e8:	f000 f989 	bl	80024fe <I2C_WaitOnFlagUntilTimeout>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e04d      	b.n	8002292 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	2bff      	cmp	r3, #255	; 0xff
 80021fe:	d90e      	bls.n	800221e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	22ff      	movs	r2, #255	; 0xff
 8002204:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800220a:	b2da      	uxtb	r2, r3
 800220c:	8979      	ldrh	r1, [r7, #10]
 800220e:	2300      	movs	r3, #0
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002216:	68f8      	ldr	r0, [r7, #12]
 8002218:	f000 fbac 	bl	8002974 <I2C_TransferConfig>
 800221c:	e00f      	b.n	800223e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002222:	b29a      	uxth	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800222c:	b2da      	uxtb	r2, r3
 800222e:	8979      	ldrh	r1, [r7, #10]
 8002230:	2300      	movs	r3, #0
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002238:	68f8      	ldr	r0, [r7, #12]
 800223a:	f000 fb9b 	bl	8002974 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002242:	b29b      	uxth	r3, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	d19d      	bne.n	8002184 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002248:	697a      	ldr	r2, [r7, #20]
 800224a:	6a39      	ldr	r1, [r7, #32]
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f000 f9ec 	bl	800262a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e01a      	b.n	8002292 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2220      	movs	r2, #32
 8002262:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6859      	ldr	r1, [r3, #4]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	4b0c      	ldr	r3, [pc, #48]	; (80022a0 <HAL_I2C_Master_Receive+0x1e8>)
 8002270:	400b      	ands	r3, r1
 8002272:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2220      	movs	r2, #32
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	e000      	b.n	8002292 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002290:	2302      	movs	r3, #2
  }
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	80002400 	.word	0x80002400
 80022a0:	fe00e800 	.word	0xfe00e800

080022a4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08a      	sub	sp, #40	; 0x28
 80022a8:	af02      	add	r7, sp, #8
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	607a      	str	r2, [r7, #4]
 80022ae:	603b      	str	r3, [r7, #0]
 80022b0:	460b      	mov	r3, r1
 80022b2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b20      	cmp	r3, #32
 80022c2:	f040 80f3 	bne.w	80024ac <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022d4:	d101      	bne.n	80022da <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80022d6:	2302      	movs	r3, #2
 80022d8:	e0e9      	b.n	80024ae <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d101      	bne.n	80022e8 <HAL_I2C_IsDeviceReady+0x44>
 80022e4:	2302      	movs	r3, #2
 80022e6:	e0e2      	b.n	80024ae <HAL_I2C_IsDeviceReady+0x20a>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2224      	movs	r2, #36	; 0x24
 80022f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d107      	bne.n	8002316 <HAL_I2C_IsDeviceReady+0x72>
 8002306:	897b      	ldrh	r3, [r7, #10]
 8002308:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800230c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002310:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002314:	e006      	b.n	8002324 <HAL_I2C_IsDeviceReady+0x80>
 8002316:	897b      	ldrh	r3, [r7, #10]
 8002318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800231c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002320:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800232a:	f7ff fa91 	bl	8001850 <HAL_GetTick>
 800232e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	f003 0320 	and.w	r3, r3, #32
 800233a:	2b20      	cmp	r3, #32
 800233c:	bf0c      	ite	eq
 800233e:	2301      	moveq	r3, #1
 8002340:	2300      	movne	r3, #0
 8002342:	b2db      	uxtb	r3, r3
 8002344:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	2b10      	cmp	r3, #16
 8002352:	bf0c      	ite	eq
 8002354:	2301      	moveq	r3, #1
 8002356:	2300      	movne	r3, #0
 8002358:	b2db      	uxtb	r3, r3
 800235a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800235c:	e034      	b.n	80023c8 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002364:	d01a      	beq.n	800239c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002366:	f7ff fa73 	bl	8001850 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d302      	bcc.n	800237c <HAL_I2C_IsDeviceReady+0xd8>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d10f      	bne.n	800239c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2220      	movs	r2, #32
 8002380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002388:	f043 0220 	orr.w	r2, r3, #32
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e088      	b.n	80024ae <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	f003 0320 	and.w	r3, r3, #32
 80023a6:	2b20      	cmp	r3, #32
 80023a8:	bf0c      	ite	eq
 80023aa:	2301      	moveq	r3, #1
 80023ac:	2300      	movne	r3, #0
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f003 0310 	and.w	r3, r3, #16
 80023bc:	2b10      	cmp	r3, #16
 80023be:	bf0c      	ite	eq
 80023c0:	2301      	moveq	r3, #1
 80023c2:	2300      	movne	r3, #0
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80023c8:	7ffb      	ldrb	r3, [r7, #31]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d102      	bne.n	80023d4 <HAL_I2C_IsDeviceReady+0x130>
 80023ce:	7fbb      	ldrb	r3, [r7, #30]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d0c4      	beq.n	800235e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	f003 0310 	and.w	r3, r3, #16
 80023de:	2b10      	cmp	r3, #16
 80023e0:	d01a      	beq.n	8002418 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	2200      	movs	r2, #0
 80023ea:	2120      	movs	r1, #32
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 f886 	bl	80024fe <I2C_WaitOnFlagUntilTimeout>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e058      	b.n	80024ae <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2220      	movs	r2, #32
 8002402:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2220      	movs	r2, #32
 8002408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2200      	movs	r2, #0
 8002410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	e04a      	b.n	80024ae <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	2200      	movs	r2, #0
 8002420:	2120      	movs	r1, #32
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 f86b 	bl	80024fe <I2C_WaitOnFlagUntilTimeout>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e03d      	b.n	80024ae <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2210      	movs	r2, #16
 8002438:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2220      	movs	r2, #32
 8002440:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	429a      	cmp	r2, r3
 8002448:	d118      	bne.n	800247c <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	685a      	ldr	r2, [r3, #4]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002458:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	2200      	movs	r2, #0
 8002462:	2120      	movs	r1, #32
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f000 f84a 	bl	80024fe <I2C_WaitOnFlagUntilTimeout>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e01c      	b.n	80024ae <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2220      	movs	r2, #32
 800247a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	3301      	adds	r3, #1
 8002480:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	429a      	cmp	r2, r3
 8002488:	f63f af39 	bhi.w	80022fe <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2220      	movs	r2, #32
 8002490:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002498:	f043 0220 	orr.w	r2, r3, #32
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e000      	b.n	80024ae <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 80024ac:	2302      	movs	r3, #2
  }
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3720      	adds	r7, #32
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d103      	bne.n	80024d4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2200      	movs	r2, #0
 80024d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d007      	beq.n	80024f2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	699a      	ldr	r2, [r3, #24]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f042 0201 	orr.w	r2, r2, #1
 80024f0:	619a      	str	r2, [r3, #24]
  }
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr

080024fe <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b084      	sub	sp, #16
 8002502:	af00      	add	r7, sp, #0
 8002504:	60f8      	str	r0, [r7, #12]
 8002506:	60b9      	str	r1, [r7, #8]
 8002508:	603b      	str	r3, [r7, #0]
 800250a:	4613      	mov	r3, r2
 800250c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800250e:	e031      	b.n	8002574 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002516:	d02d      	beq.n	8002574 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002518:	f7ff f99a 	bl	8001850 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	429a      	cmp	r2, r3
 8002526:	d302      	bcc.n	800252e <I2C_WaitOnFlagUntilTimeout+0x30>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d122      	bne.n	8002574 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	699a      	ldr	r2, [r3, #24]
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4013      	ands	r3, r2
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	429a      	cmp	r2, r3
 800253c:	bf0c      	ite	eq
 800253e:	2301      	moveq	r3, #1
 8002540:	2300      	movne	r3, #0
 8002542:	b2db      	uxtb	r3, r3
 8002544:	461a      	mov	r2, r3
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	429a      	cmp	r2, r3
 800254a:	d113      	bne.n	8002574 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002550:	f043 0220 	orr.w	r2, r3, #32
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2220      	movs	r2, #32
 800255c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e00f      	b.n	8002594 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	699a      	ldr	r2, [r3, #24]
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	4013      	ands	r3, r2
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	429a      	cmp	r2, r3
 8002582:	bf0c      	ite	eq
 8002584:	2301      	moveq	r3, #1
 8002586:	2300      	movne	r3, #0
 8002588:	b2db      	uxtb	r3, r3
 800258a:	461a      	mov	r2, r3
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	429a      	cmp	r2, r3
 8002590:	d0be      	beq.n	8002510 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025a8:	e033      	b.n	8002612 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	68b9      	ldr	r1, [r7, #8]
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 f900 	bl	80027b4 <I2C_IsErrorOccurred>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e031      	b.n	8002622 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c4:	d025      	beq.n	8002612 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025c6:	f7ff f943 	bl	8001850 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	68ba      	ldr	r2, [r7, #8]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d302      	bcc.n	80025dc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d11a      	bne.n	8002612 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d013      	beq.n	8002612 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ee:	f043 0220 	orr.w	r2, r3, #32
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2220      	movs	r2, #32
 80025fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e007      	b.n	8002622 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b02      	cmp	r3, #2
 800261e:	d1c4      	bne.n	80025aa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b084      	sub	sp, #16
 800262e:	af00      	add	r7, sp, #0
 8002630:	60f8      	str	r0, [r7, #12]
 8002632:	60b9      	str	r1, [r7, #8]
 8002634:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002636:	e02f      	b.n	8002698 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	68b9      	ldr	r1, [r7, #8]
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f000 f8b9 	bl	80027b4 <I2C_IsErrorOccurred>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e02d      	b.n	80026a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800264c:	f7ff f900 	bl	8001850 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	68ba      	ldr	r2, [r7, #8]
 8002658:	429a      	cmp	r2, r3
 800265a:	d302      	bcc.n	8002662 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d11a      	bne.n	8002698 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	f003 0320 	and.w	r3, r3, #32
 800266c:	2b20      	cmp	r3, #32
 800266e:	d013      	beq.n	8002698 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002674:	f043 0220 	orr.w	r2, r3, #32
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2220      	movs	r2, #32
 8002680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e007      	b.n	80026a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	f003 0320 	and.w	r3, r3, #32
 80026a2:	2b20      	cmp	r3, #32
 80026a4:	d1c8      	bne.n	8002638 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80026bc:	e06b      	b.n	8002796 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68b9      	ldr	r1, [r7, #8]
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 f876 	bl	80027b4 <I2C_IsErrorOccurred>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e069      	b.n	80027a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	f003 0320 	and.w	r3, r3, #32
 80026dc:	2b20      	cmp	r3, #32
 80026de:	d138      	bne.n	8002752 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	f003 0304 	and.w	r3, r3, #4
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d105      	bne.n	80026fa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80026f6:	2300      	movs	r3, #0
 80026f8:	e055      	b.n	80027a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	f003 0310 	and.w	r3, r3, #16
 8002704:	2b10      	cmp	r3, #16
 8002706:	d107      	bne.n	8002718 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2210      	movs	r2, #16
 800270e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2204      	movs	r2, #4
 8002714:	645a      	str	r2, [r3, #68]	; 0x44
 8002716:	e002      	b.n	800271e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2220      	movs	r2, #32
 8002724:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6859      	ldr	r1, [r3, #4]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	4b1f      	ldr	r3, [pc, #124]	; (80027b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8002732:	400b      	ands	r3, r1
 8002734:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2220      	movs	r2, #32
 800273a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e029      	b.n	80027a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002752:	f7ff f87d 	bl	8001850 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	429a      	cmp	r2, r3
 8002760:	d302      	bcc.n	8002768 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d116      	bne.n	8002796 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	f003 0304 	and.w	r3, r3, #4
 8002772:	2b04      	cmp	r3, #4
 8002774:	d00f      	beq.n	8002796 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	f043 0220 	orr.w	r2, r3, #32
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e007      	b.n	80027a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b04      	cmp	r3, #4
 80027a2:	d18c      	bne.n	80026be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	fe00e800 	.word	0xfe00e800

080027b4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08a      	sub	sp, #40	; 0x28
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c0:	2300      	movs	r3, #0
 80027c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	f003 0310 	and.w	r3, r3, #16
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d068      	beq.n	80028b2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2210      	movs	r2, #16
 80027e6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027e8:	e049      	b.n	800287e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f0:	d045      	beq.n	800287e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80027f2:	f7ff f82d 	bl	8001850 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d302      	bcc.n	8002808 <I2C_IsErrorOccurred+0x54>
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d13a      	bne.n	800287e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002812:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800281a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002826:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800282a:	d121      	bne.n	8002870 <I2C_IsErrorOccurred+0xbc>
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002832:	d01d      	beq.n	8002870 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002834:	7cfb      	ldrb	r3, [r7, #19]
 8002836:	2b20      	cmp	r3, #32
 8002838:	d01a      	beq.n	8002870 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002848:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800284a:	f7ff f801 	bl	8001850 <HAL_GetTick>
 800284e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002850:	e00e      	b.n	8002870 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002852:	f7fe fffd 	bl	8001850 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b19      	cmp	r3, #25
 800285e:	d907      	bls.n	8002870 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002860:	6a3b      	ldr	r3, [r7, #32]
 8002862:	f043 0320 	orr.w	r3, r3, #32
 8002866:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800286e:	e006      	b.n	800287e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	f003 0320 	and.w	r3, r3, #32
 800287a:	2b20      	cmp	r3, #32
 800287c:	d1e9      	bne.n	8002852 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	f003 0320 	and.w	r3, r3, #32
 8002888:	2b20      	cmp	r3, #32
 800288a:	d003      	beq.n	8002894 <I2C_IsErrorOccurred+0xe0>
 800288c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002890:	2b00      	cmp	r3, #0
 8002892:	d0aa      	beq.n	80027ea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002894:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002898:	2b00      	cmp	r3, #0
 800289a:	d103      	bne.n	80028a4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2220      	movs	r2, #32
 80028a2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80028a4:	6a3b      	ldr	r3, [r7, #32]
 80028a6:	f043 0304 	orr.w	r3, r3, #4
 80028aa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00b      	beq.n	80028dc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80028c4:	6a3b      	ldr	r3, [r7, #32]
 80028c6:	f043 0301 	orr.w	r3, r3, #1
 80028ca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00b      	beq.n	80028fe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	f043 0308 	orr.w	r3, r3, #8
 80028ec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028f6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00b      	beq.n	8002920 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002908:	6a3b      	ldr	r3, [r7, #32]
 800290a:	f043 0302 	orr.w	r3, r3, #2
 800290e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002918:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002920:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002924:	2b00      	cmp	r3, #0
 8002926:	d01c      	beq.n	8002962 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f7ff fdc4 	bl	80024b6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6859      	ldr	r1, [r3, #4]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <I2C_IsErrorOccurred+0x1bc>)
 800293a:	400b      	ands	r3, r1
 800293c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002942:	6a3b      	ldr	r3, [r7, #32]
 8002944:	431a      	orrs	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2220      	movs	r2, #32
 800294e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002962:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002966:	4618      	mov	r0, r3
 8002968:	3728      	adds	r7, #40	; 0x28
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	fe00e800 	.word	0xfe00e800

08002974 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002974:	b480      	push	{r7}
 8002976:	b087      	sub	sp, #28
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	607b      	str	r3, [r7, #4]
 800297e:	460b      	mov	r3, r1
 8002980:	817b      	strh	r3, [r7, #10]
 8002982:	4613      	mov	r3, r2
 8002984:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002986:	897b      	ldrh	r3, [r7, #10]
 8002988:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800298c:	7a7b      	ldrb	r3, [r7, #9]
 800298e:	041b      	lsls	r3, r3, #16
 8002990:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002994:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800299a:	6a3b      	ldr	r3, [r7, #32]
 800299c:	4313      	orrs	r3, r2
 800299e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029a2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	6a3b      	ldr	r3, [r7, #32]
 80029ac:	0d5b      	lsrs	r3, r3, #21
 80029ae:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80029b2:	4b08      	ldr	r3, [pc, #32]	; (80029d4 <I2C_TransferConfig+0x60>)
 80029b4:	430b      	orrs	r3, r1
 80029b6:	43db      	mvns	r3, r3
 80029b8:	ea02 0103 	and.w	r1, r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	430a      	orrs	r2, r1
 80029c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80029c6:	bf00      	nop
 80029c8:	371c      	adds	r7, #28
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	03ff63ff 	.word	0x03ff63ff

080029d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b20      	cmp	r3, #32
 80029ec:	d138      	bne.n	8002a60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d101      	bne.n	80029fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80029f8:	2302      	movs	r3, #2
 80029fa:	e032      	b.n	8002a62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2224      	movs	r2, #36	; 0x24
 8002a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0201 	bic.w	r2, r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002a2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6819      	ldr	r1, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f042 0201 	orr.w	r2, r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	e000      	b.n	8002a62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a60:	2302      	movs	r3, #2
  }
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b085      	sub	sp, #20
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
 8002a76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2b20      	cmp	r3, #32
 8002a82:	d139      	bne.n	8002af8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d101      	bne.n	8002a92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a8e:	2302      	movs	r3, #2
 8002a90:	e033      	b.n	8002afa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2224      	movs	r2, #36	; 0x24
 8002a9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f022 0201 	bic.w	r2, r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ac0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	021b      	lsls	r3, r3, #8
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0201 	orr.w	r2, r2, #1
 8002ae2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002af4:	2300      	movs	r3, #0
 8002af6:	e000      	b.n	8002afa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002af8:	2302      	movs	r3, #2
  }
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
	...

08002b08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b0c:	4b04      	ldr	r3, [pc, #16]	; (8002b20 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	40007000 	.word	0x40007000

08002b24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b32:	d130      	bne.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b34:	4b23      	ldr	r3, [pc, #140]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b40:	d038      	beq.n	8002bb4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b42:	4b20      	ldr	r3, [pc, #128]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b4a:	4a1e      	ldr	r2, [pc, #120]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b50:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b52:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2232      	movs	r2, #50	; 0x32
 8002b58:	fb02 f303 	mul.w	r3, r2, r3
 8002b5c:	4a1b      	ldr	r2, [pc, #108]	; (8002bcc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b62:	0c9b      	lsrs	r3, r3, #18
 8002b64:	3301      	adds	r3, #1
 8002b66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b68:	e002      	b.n	8002b70 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b70:	4b14      	ldr	r3, [pc, #80]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b7c:	d102      	bne.n	8002b84 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1f2      	bne.n	8002b6a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b84:	4b0f      	ldr	r3, [pc, #60]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b90:	d110      	bne.n	8002bb4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e00f      	b.n	8002bb6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b96:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ba2:	d007      	beq.n	8002bb4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ba4:	4b07      	ldr	r3, [pc, #28]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bac:	4a05      	ldr	r2, [pc, #20]	; (8002bc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bb2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3714      	adds	r7, #20
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40007000 	.word	0x40007000
 8002bc8:	20000008 	.word	0x20000008
 8002bcc:	431bde83 	.word	0x431bde83

08002bd0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d102      	bne.n	8002be4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	f000 bc02 	b.w	80033e8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002be4:	4b96      	ldr	r3, [pc, #600]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bee:	4b94      	ldr	r3, [pc, #592]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0310 	and.w	r3, r3, #16
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f000 80e4 	beq.w	8002dce <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d007      	beq.n	8002c1c <HAL_RCC_OscConfig+0x4c>
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	2b0c      	cmp	r3, #12
 8002c10:	f040 808b 	bne.w	8002d2a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	f040 8087 	bne.w	8002d2a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c1c:	4b88      	ldr	r3, [pc, #544]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d005      	beq.n	8002c34 <HAL_RCC_OscConfig+0x64>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	699b      	ldr	r3, [r3, #24]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e3d9      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a1a      	ldr	r2, [r3, #32]
 8002c38:	4b81      	ldr	r3, [pc, #516]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0308 	and.w	r3, r3, #8
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d004      	beq.n	8002c4e <HAL_RCC_OscConfig+0x7e>
 8002c44:	4b7e      	ldr	r3, [pc, #504]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c4c:	e005      	b.n	8002c5a <HAL_RCC_OscConfig+0x8a>
 8002c4e:	4b7c      	ldr	r3, [pc, #496]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d223      	bcs.n	8002ca6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 fd8c 	bl	8003780 <RCC_SetFlashLatencyFromMSIRange>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e3ba      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c72:	4b73      	ldr	r3, [pc, #460]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a72      	ldr	r2, [pc, #456]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c78:	f043 0308 	orr.w	r3, r3, #8
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	4b70      	ldr	r3, [pc, #448]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	496d      	ldr	r1, [pc, #436]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c90:	4b6b      	ldr	r3, [pc, #428]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	021b      	lsls	r3, r3, #8
 8002c9e:	4968      	ldr	r1, [pc, #416]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	604b      	str	r3, [r1, #4]
 8002ca4:	e025      	b.n	8002cf2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ca6:	4b66      	ldr	r3, [pc, #408]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a65      	ldr	r2, [pc, #404]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002cac:	f043 0308 	orr.w	r3, r3, #8
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	4b63      	ldr	r3, [pc, #396]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	4960      	ldr	r1, [pc, #384]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cc4:	4b5e      	ldr	r3, [pc, #376]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	69db      	ldr	r3, [r3, #28]
 8002cd0:	021b      	lsls	r3, r3, #8
 8002cd2:	495b      	ldr	r1, [pc, #364]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d109      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 fd4c 	bl	8003780 <RCC_SetFlashLatencyFromMSIRange>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e37a      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cf2:	f000 fc81 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	4b51      	ldr	r3, [pc, #324]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	091b      	lsrs	r3, r3, #4
 8002cfe:	f003 030f 	and.w	r3, r3, #15
 8002d02:	4950      	ldr	r1, [pc, #320]	; (8002e44 <HAL_RCC_OscConfig+0x274>)
 8002d04:	5ccb      	ldrb	r3, [r1, r3]
 8002d06:	f003 031f 	and.w	r3, r3, #31
 8002d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0e:	4a4e      	ldr	r2, [pc, #312]	; (8002e48 <HAL_RCC_OscConfig+0x278>)
 8002d10:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d12:	4b4e      	ldr	r3, [pc, #312]	; (8002e4c <HAL_RCC_OscConfig+0x27c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fe fd4a 	bl	80017b0 <HAL_InitTick>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d20:	7bfb      	ldrb	r3, [r7, #15]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d052      	beq.n	8002dcc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
 8002d28:	e35e      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d032      	beq.n	8002d98 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d32:	4b43      	ldr	r3, [pc, #268]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a42      	ldr	r2, [pc, #264]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d38:	f043 0301 	orr.w	r3, r3, #1
 8002d3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d3e:	f7fe fd87 	bl	8001850 <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d44:	e008      	b.n	8002d58 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d46:	f7fe fd83 	bl	8001850 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d901      	bls.n	8002d58 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e347      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d58:	4b39      	ldr	r3, [pc, #228]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0302 	and.w	r3, r3, #2
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d0f0      	beq.n	8002d46 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d64:	4b36      	ldr	r3, [pc, #216]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a35      	ldr	r2, [pc, #212]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d6a:	f043 0308 	orr.w	r3, r3, #8
 8002d6e:	6013      	str	r3, [r2, #0]
 8002d70:	4b33      	ldr	r3, [pc, #204]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	4930      	ldr	r1, [pc, #192]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d82:	4b2f      	ldr	r3, [pc, #188]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	021b      	lsls	r3, r3, #8
 8002d90:	492b      	ldr	r1, [pc, #172]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	604b      	str	r3, [r1, #4]
 8002d96:	e01a      	b.n	8002dce <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d98:	4b29      	ldr	r3, [pc, #164]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a28      	ldr	r2, [pc, #160]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002d9e:	f023 0301 	bic.w	r3, r3, #1
 8002da2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002da4:	f7fe fd54 	bl	8001850 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dac:	f7fe fd50 	bl	8001850 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e314      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dbe:	4b20      	ldr	r3, [pc, #128]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1f0      	bne.n	8002dac <HAL_RCC_OscConfig+0x1dc>
 8002dca:	e000      	b.n	8002dce <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002dcc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d073      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d005      	beq.n	8002dec <HAL_RCC_OscConfig+0x21c>
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	2b0c      	cmp	r3, #12
 8002de4:	d10e      	bne.n	8002e04 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	2b03      	cmp	r3, #3
 8002dea:	d10b      	bne.n	8002e04 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dec:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d063      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x2f0>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d15f      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e2f1      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e0c:	d106      	bne.n	8002e1c <HAL_RCC_OscConfig+0x24c>
 8002e0e:	4b0c      	ldr	r3, [pc, #48]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a0b      	ldr	r2, [pc, #44]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	e025      	b.n	8002e68 <HAL_RCC_OscConfig+0x298>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e24:	d114      	bne.n	8002e50 <HAL_RCC_OscConfig+0x280>
 8002e26:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a05      	ldr	r2, [pc, #20]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002e2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e30:	6013      	str	r3, [r2, #0]
 8002e32:	4b03      	ldr	r3, [pc, #12]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a02      	ldr	r2, [pc, #8]	; (8002e40 <HAL_RCC_OscConfig+0x270>)
 8002e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e3c:	6013      	str	r3, [r2, #0]
 8002e3e:	e013      	b.n	8002e68 <HAL_RCC_OscConfig+0x298>
 8002e40:	40021000 	.word	0x40021000
 8002e44:	08009504 	.word	0x08009504
 8002e48:	20000008 	.word	0x20000008
 8002e4c:	2000000c 	.word	0x2000000c
 8002e50:	4ba0      	ldr	r3, [pc, #640]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a9f      	ldr	r2, [pc, #636]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e5a:	6013      	str	r3, [r2, #0]
 8002e5c:	4b9d      	ldr	r3, [pc, #628]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a9c      	ldr	r2, [pc, #624]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d013      	beq.n	8002e98 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e70:	f7fe fcee 	bl	8001850 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e78:	f7fe fcea 	bl	8001850 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b64      	cmp	r3, #100	; 0x64
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e2ae      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e8a:	4b92      	ldr	r3, [pc, #584]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0x2a8>
 8002e96:	e014      	b.n	8002ec2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e98:	f7fe fcda 	bl	8001850 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea0:	f7fe fcd6 	bl	8001850 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b64      	cmp	r3, #100	; 0x64
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e29a      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eb2:	4b88      	ldr	r3, [pc, #544]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x2d0>
 8002ebe:	e000      	b.n	8002ec2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d060      	beq.n	8002f90 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x310>
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	2b0c      	cmp	r3, #12
 8002ed8:	d119      	bne.n	8002f0e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d116      	bne.n	8002f0e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ee0:	4b7c      	ldr	r3, [pc, #496]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x328>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e277      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef8:	4b76      	ldr	r3, [pc, #472]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	061b      	lsls	r3, r3, #24
 8002f06:	4973      	ldr	r1, [pc, #460]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f0c:	e040      	b.n	8002f90 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d023      	beq.n	8002f5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f16:	4b6f      	ldr	r3, [pc, #444]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a6e      	ldr	r2, [pc, #440]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f22:	f7fe fc95 	bl	8001850 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f2a:	f7fe fc91 	bl	8001850 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e255      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f3c:	4b65      	ldr	r3, [pc, #404]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f48:	4b62      	ldr	r3, [pc, #392]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	061b      	lsls	r3, r3, #24
 8002f56:	495f      	ldr	r1, [pc, #380]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	604b      	str	r3, [r1, #4]
 8002f5c:	e018      	b.n	8002f90 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f5e:	4b5d      	ldr	r3, [pc, #372]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a5c      	ldr	r2, [pc, #368]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6a:	f7fe fc71 	bl	8001850 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f70:	e008      	b.n	8002f84 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f72:	f7fe fc6d 	bl	8001850 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e231      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f84:	4b53      	ldr	r3, [pc, #332]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1f0      	bne.n	8002f72 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d03c      	beq.n	8003016 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d01c      	beq.n	8002fde <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fa4:	4b4b      	ldr	r3, [pc, #300]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002faa:	4a4a      	ldr	r2, [pc, #296]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb4:	f7fe fc4c 	bl	8001850 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fbc:	f7fe fc48 	bl	8001850 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e20c      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fce:	4b41      	ldr	r3, [pc, #260]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002fd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0ef      	beq.n	8002fbc <HAL_RCC_OscConfig+0x3ec>
 8002fdc:	e01b      	b.n	8003016 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fde:	4b3d      	ldr	r3, [pc, #244]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fe4:	4a3b      	ldr	r2, [pc, #236]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8002fe6:	f023 0301 	bic.w	r3, r3, #1
 8002fea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fee:	f7fe fc2f 	bl	8001850 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff6:	f7fe fc2b 	bl	8001850 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e1ef      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003008:	4b32      	ldr	r3, [pc, #200]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 800300a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1ef      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 80a6 	beq.w	8003170 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003024:	2300      	movs	r3, #0
 8003026:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003028:	4b2a      	ldr	r3, [pc, #168]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 800302a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10d      	bne.n	8003050 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003034:	4b27      	ldr	r3, [pc, #156]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8003036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003038:	4a26      	ldr	r2, [pc, #152]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 800303a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800303e:	6593      	str	r3, [r2, #88]	; 0x58
 8003040:	4b24      	ldr	r3, [pc, #144]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8003042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800304c:	2301      	movs	r3, #1
 800304e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003050:	4b21      	ldr	r3, [pc, #132]	; (80030d8 <HAL_RCC_OscConfig+0x508>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003058:	2b00      	cmp	r3, #0
 800305a:	d118      	bne.n	800308e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800305c:	4b1e      	ldr	r3, [pc, #120]	; (80030d8 <HAL_RCC_OscConfig+0x508>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a1d      	ldr	r2, [pc, #116]	; (80030d8 <HAL_RCC_OscConfig+0x508>)
 8003062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003066:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003068:	f7fe fbf2 	bl	8001850 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003070:	f7fe fbee 	bl	8001850 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e1b2      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003082:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <HAL_RCC_OscConfig+0x508>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0f0      	beq.n	8003070 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d108      	bne.n	80030a8 <HAL_RCC_OscConfig+0x4d8>
 8003096:	4b0f      	ldr	r3, [pc, #60]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 8003098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309c:	4a0d      	ldr	r2, [pc, #52]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 800309e:	f043 0301 	orr.w	r3, r3, #1
 80030a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030a6:	e029      	b.n	80030fc <HAL_RCC_OscConfig+0x52c>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	2b05      	cmp	r3, #5
 80030ae:	d115      	bne.n	80030dc <HAL_RCC_OscConfig+0x50c>
 80030b0:	4b08      	ldr	r3, [pc, #32]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 80030b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b6:	4a07      	ldr	r2, [pc, #28]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 80030b8:	f043 0304 	orr.w	r3, r3, #4
 80030bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030c0:	4b04      	ldr	r3, [pc, #16]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 80030c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c6:	4a03      	ldr	r2, [pc, #12]	; (80030d4 <HAL_RCC_OscConfig+0x504>)
 80030c8:	f043 0301 	orr.w	r3, r3, #1
 80030cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030d0:	e014      	b.n	80030fc <HAL_RCC_OscConfig+0x52c>
 80030d2:	bf00      	nop
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40007000 	.word	0x40007000
 80030dc:	4b9a      	ldr	r3, [pc, #616]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80030de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e2:	4a99      	ldr	r2, [pc, #612]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80030e4:	f023 0301 	bic.w	r3, r3, #1
 80030e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030ec:	4b96      	ldr	r3, [pc, #600]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80030ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f2:	4a95      	ldr	r2, [pc, #596]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80030f4:	f023 0304 	bic.w	r3, r3, #4
 80030f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d016      	beq.n	8003132 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003104:	f7fe fba4 	bl	8001850 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800310a:	e00a      	b.n	8003122 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800310c:	f7fe fba0 	bl	8001850 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	f241 3288 	movw	r2, #5000	; 0x1388
 800311a:	4293      	cmp	r3, r2
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e162      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003122:	4b89      	ldr	r3, [pc, #548]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d0ed      	beq.n	800310c <HAL_RCC_OscConfig+0x53c>
 8003130:	e015      	b.n	800315e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003132:	f7fe fb8d 	bl	8001850 <HAL_GetTick>
 8003136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003138:	e00a      	b.n	8003150 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800313a:	f7fe fb89 	bl	8001850 <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	f241 3288 	movw	r2, #5000	; 0x1388
 8003148:	4293      	cmp	r3, r2
 800314a:	d901      	bls.n	8003150 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e14b      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003150:	4b7d      	ldr	r3, [pc, #500]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1ed      	bne.n	800313a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800315e:	7ffb      	ldrb	r3, [r7, #31]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d105      	bne.n	8003170 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003164:	4b78      	ldr	r3, [pc, #480]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003168:	4a77      	ldr	r2, [pc, #476]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 800316a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800316e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0320 	and.w	r3, r3, #32
 8003178:	2b00      	cmp	r3, #0
 800317a:	d03c      	beq.n	80031f6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	2b00      	cmp	r3, #0
 8003182:	d01c      	beq.n	80031be <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003184:	4b70      	ldr	r3, [pc, #448]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003186:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800318a:	4a6f      	ldr	r2, [pc, #444]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 800318c:	f043 0301 	orr.w	r3, r3, #1
 8003190:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003194:	f7fe fb5c 	bl	8001850 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800319c:	f7fe fb58 	bl	8001850 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e11c      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031ae:	4b66      	ldr	r3, [pc, #408]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80031b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d0ef      	beq.n	800319c <HAL_RCC_OscConfig+0x5cc>
 80031bc:	e01b      	b.n	80031f6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031be:	4b62      	ldr	r3, [pc, #392]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80031c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031c4:	4a60      	ldr	r2, [pc, #384]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80031c6:	f023 0301 	bic.w	r3, r3, #1
 80031ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ce:	f7fe fb3f 	bl	8001850 <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031d4:	e008      	b.n	80031e8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031d6:	f7fe fb3b 	bl	8001850 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e0ff      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031e8:	4b57      	ldr	r3, [pc, #348]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80031ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1ef      	bne.n	80031d6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f000 80f3 	beq.w	80033e6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003204:	2b02      	cmp	r3, #2
 8003206:	f040 80c9 	bne.w	800339c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800320a:	4b4f      	ldr	r3, [pc, #316]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	f003 0203 	and.w	r2, r3, #3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321a:	429a      	cmp	r2, r3
 800321c:	d12c      	bne.n	8003278 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003228:	3b01      	subs	r3, #1
 800322a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800322c:	429a      	cmp	r2, r3
 800322e:	d123      	bne.n	8003278 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800323a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800323c:	429a      	cmp	r2, r3
 800323e:	d11b      	bne.n	8003278 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800324a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800324c:	429a      	cmp	r2, r3
 800324e:	d113      	bne.n	8003278 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325a:	085b      	lsrs	r3, r3, #1
 800325c:	3b01      	subs	r3, #1
 800325e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003260:	429a      	cmp	r2, r3
 8003262:	d109      	bne.n	8003278 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	085b      	lsrs	r3, r3, #1
 8003270:	3b01      	subs	r3, #1
 8003272:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003274:	429a      	cmp	r2, r3
 8003276:	d06b      	beq.n	8003350 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	2b0c      	cmp	r3, #12
 800327c:	d062      	beq.n	8003344 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800327e:	4b32      	ldr	r3, [pc, #200]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e0ac      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800328e:	4b2e      	ldr	r3, [pc, #184]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a2d      	ldr	r2, [pc, #180]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003294:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003298:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800329a:	f7fe fad9 	bl	8001850 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a2:	f7fe fad5 	bl	8001850 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e099      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032b4:	4b24      	ldr	r3, [pc, #144]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f0      	bne.n	80032a2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032c0:	4b21      	ldr	r3, [pc, #132]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 80032c2:	68da      	ldr	r2, [r3, #12]
 80032c4:	4b21      	ldr	r3, [pc, #132]	; (800334c <HAL_RCC_OscConfig+0x77c>)
 80032c6:	4013      	ands	r3, r2
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80032d0:	3a01      	subs	r2, #1
 80032d2:	0112      	lsls	r2, r2, #4
 80032d4:	4311      	orrs	r1, r2
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80032da:	0212      	lsls	r2, r2, #8
 80032dc:	4311      	orrs	r1, r2
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80032e2:	0852      	lsrs	r2, r2, #1
 80032e4:	3a01      	subs	r2, #1
 80032e6:	0552      	lsls	r2, r2, #21
 80032e8:	4311      	orrs	r1, r2
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80032ee:	0852      	lsrs	r2, r2, #1
 80032f0:	3a01      	subs	r2, #1
 80032f2:	0652      	lsls	r2, r2, #25
 80032f4:	4311      	orrs	r1, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032fa:	06d2      	lsls	r2, r2, #27
 80032fc:	430a      	orrs	r2, r1
 80032fe:	4912      	ldr	r1, [pc, #72]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003300:	4313      	orrs	r3, r2
 8003302:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003304:	4b10      	ldr	r3, [pc, #64]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a0f      	ldr	r2, [pc, #60]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 800330a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800330e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003310:	4b0d      	ldr	r3, [pc, #52]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	4a0c      	ldr	r2, [pc, #48]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003316:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800331a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800331c:	f7fe fa98 	bl	8001850 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003324:	f7fe fa94 	bl	8001850 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e058      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003336:	4b04      	ldr	r3, [pc, #16]	; (8003348 <HAL_RCC_OscConfig+0x778>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d0f0      	beq.n	8003324 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003342:	e050      	b.n	80033e6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e04f      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
 8003348:	40021000 	.word	0x40021000
 800334c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003350:	4b27      	ldr	r3, [pc, #156]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d144      	bne.n	80033e6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800335c:	4b24      	ldr	r3, [pc, #144]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a23      	ldr	r2, [pc, #140]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 8003362:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003366:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003368:	4b21      	ldr	r3, [pc, #132]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	4a20      	ldr	r2, [pc, #128]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 800336e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003372:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003374:	f7fe fa6c 	bl	8001850 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800337c:	f7fe fa68 	bl	8001850 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e02c      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800338e:	4b18      	ldr	r3, [pc, #96]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d0f0      	beq.n	800337c <HAL_RCC_OscConfig+0x7ac>
 800339a:	e024      	b.n	80033e6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	2b0c      	cmp	r3, #12
 80033a0:	d01f      	beq.n	80033e2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a2:	4b13      	ldr	r3, [pc, #76]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a12      	ldr	r2, [pc, #72]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 80033a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ae:	f7fe fa4f 	bl	8001850 <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033b4:	e008      	b.n	80033c8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b6:	f7fe fa4b 	bl	8001850 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e00f      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033c8:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1f0      	bne.n	80033b6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80033d4:	4b06      	ldr	r3, [pc, #24]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 80033d6:	68da      	ldr	r2, [r3, #12]
 80033d8:	4905      	ldr	r1, [pc, #20]	; (80033f0 <HAL_RCC_OscConfig+0x820>)
 80033da:	4b06      	ldr	r3, [pc, #24]	; (80033f4 <HAL_RCC_OscConfig+0x824>)
 80033dc:	4013      	ands	r3, r2
 80033de:	60cb      	str	r3, [r1, #12]
 80033e0:	e001      	b.n	80033e6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e000      	b.n	80033e8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3720      	adds	r7, #32
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40021000 	.word	0x40021000
 80033f4:	feeefffc 	.word	0xfeeefffc

080033f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e0e7      	b.n	80035dc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800340c:	4b75      	ldr	r3, [pc, #468]	; (80035e4 <HAL_RCC_ClockConfig+0x1ec>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	429a      	cmp	r2, r3
 8003418:	d910      	bls.n	800343c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341a:	4b72      	ldr	r3, [pc, #456]	; (80035e4 <HAL_RCC_ClockConfig+0x1ec>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f023 0207 	bic.w	r2, r3, #7
 8003422:	4970      	ldr	r1, [pc, #448]	; (80035e4 <HAL_RCC_ClockConfig+0x1ec>)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	4313      	orrs	r3, r2
 8003428:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800342a:	4b6e      	ldr	r3, [pc, #440]	; (80035e4 <HAL_RCC_ClockConfig+0x1ec>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	429a      	cmp	r2, r3
 8003436:	d001      	beq.n	800343c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e0cf      	b.n	80035dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d010      	beq.n	800346a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	4b66      	ldr	r3, [pc, #408]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003454:	429a      	cmp	r2, r3
 8003456:	d908      	bls.n	800346a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003458:	4b63      	ldr	r3, [pc, #396]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	4960      	ldr	r1, [pc, #384]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003466:	4313      	orrs	r3, r2
 8003468:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d04c      	beq.n	8003510 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b03      	cmp	r3, #3
 800347c:	d107      	bne.n	800348e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800347e:	4b5a      	ldr	r3, [pc, #360]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d121      	bne.n	80034ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e0a6      	b.n	80035dc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d107      	bne.n	80034a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003496:	4b54      	ldr	r3, [pc, #336]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d115      	bne.n	80034ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e09a      	b.n	80035dc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d107      	bne.n	80034be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034ae:	4b4e      	ldr	r3, [pc, #312]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d109      	bne.n	80034ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e08e      	b.n	80035dc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034be:	4b4a      	ldr	r3, [pc, #296]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e086      	b.n	80035dc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034ce:	4b46      	ldr	r3, [pc, #280]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f023 0203 	bic.w	r2, r3, #3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	4943      	ldr	r1, [pc, #268]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034e0:	f7fe f9b6 	bl	8001850 <HAL_GetTick>
 80034e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e6:	e00a      	b.n	80034fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e8:	f7fe f9b2 	bl	8001850 <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e06e      	b.n	80035dc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fe:	4b3a      	ldr	r3, [pc, #232]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 020c 	and.w	r2, r3, #12
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	429a      	cmp	r2, r3
 800350e:	d1eb      	bne.n	80034e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d010      	beq.n	800353e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	4b31      	ldr	r3, [pc, #196]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003528:	429a      	cmp	r2, r3
 800352a:	d208      	bcs.n	800353e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800352c:	4b2e      	ldr	r3, [pc, #184]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	492b      	ldr	r1, [pc, #172]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 800353a:	4313      	orrs	r3, r2
 800353c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800353e:	4b29      	ldr	r3, [pc, #164]	; (80035e4 <HAL_RCC_ClockConfig+0x1ec>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0307 	and.w	r3, r3, #7
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	429a      	cmp	r2, r3
 800354a:	d210      	bcs.n	800356e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800354c:	4b25      	ldr	r3, [pc, #148]	; (80035e4 <HAL_RCC_ClockConfig+0x1ec>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f023 0207 	bic.w	r2, r3, #7
 8003554:	4923      	ldr	r1, [pc, #140]	; (80035e4 <HAL_RCC_ClockConfig+0x1ec>)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	4313      	orrs	r3, r2
 800355a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800355c:	4b21      	ldr	r3, [pc, #132]	; (80035e4 <HAL_RCC_ClockConfig+0x1ec>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	429a      	cmp	r2, r3
 8003568:	d001      	beq.n	800356e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e036      	b.n	80035dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0304 	and.w	r3, r3, #4
 8003576:	2b00      	cmp	r3, #0
 8003578:	d008      	beq.n	800358c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800357a:	4b1b      	ldr	r3, [pc, #108]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	4918      	ldr	r1, [pc, #96]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003588:	4313      	orrs	r3, r2
 800358a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0308 	and.w	r3, r3, #8
 8003594:	2b00      	cmp	r3, #0
 8003596:	d009      	beq.n	80035ac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003598:	4b13      	ldr	r3, [pc, #76]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4910      	ldr	r1, [pc, #64]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035ac:	f000 f824 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 80035b0:	4602      	mov	r2, r0
 80035b2:	4b0d      	ldr	r3, [pc, #52]	; (80035e8 <HAL_RCC_ClockConfig+0x1f0>)
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	091b      	lsrs	r3, r3, #4
 80035b8:	f003 030f 	and.w	r3, r3, #15
 80035bc:	490b      	ldr	r1, [pc, #44]	; (80035ec <HAL_RCC_ClockConfig+0x1f4>)
 80035be:	5ccb      	ldrb	r3, [r1, r3]
 80035c0:	f003 031f 	and.w	r3, r3, #31
 80035c4:	fa22 f303 	lsr.w	r3, r2, r3
 80035c8:	4a09      	ldr	r2, [pc, #36]	; (80035f0 <HAL_RCC_ClockConfig+0x1f8>)
 80035ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80035cc:	4b09      	ldr	r3, [pc, #36]	; (80035f4 <HAL_RCC_ClockConfig+0x1fc>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7fe f8ed 	bl	80017b0 <HAL_InitTick>
 80035d6:	4603      	mov	r3, r0
 80035d8:	72fb      	strb	r3, [r7, #11]

  return status;
 80035da:	7afb      	ldrb	r3, [r7, #11]
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	40022000 	.word	0x40022000
 80035e8:	40021000 	.word	0x40021000
 80035ec:	08009504 	.word	0x08009504
 80035f0:	20000008 	.word	0x20000008
 80035f4:	2000000c 	.word	0x2000000c

080035f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b089      	sub	sp, #36	; 0x24
 80035fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80035fe:	2300      	movs	r3, #0
 8003600:	61fb      	str	r3, [r7, #28]
 8003602:	2300      	movs	r3, #0
 8003604:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003606:	4b3e      	ldr	r3, [pc, #248]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003610:	4b3b      	ldr	r3, [pc, #236]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_RCC_GetSysClockFreq+0x34>
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	2b0c      	cmp	r3, #12
 8003624:	d121      	bne.n	800366a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d11e      	bne.n	800366a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800362c:	4b34      	ldr	r3, [pc, #208]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	d107      	bne.n	8003648 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003638:	4b31      	ldr	r3, [pc, #196]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 800363a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800363e:	0a1b      	lsrs	r3, r3, #8
 8003640:	f003 030f 	and.w	r3, r3, #15
 8003644:	61fb      	str	r3, [r7, #28]
 8003646:	e005      	b.n	8003654 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003648:	4b2d      	ldr	r3, [pc, #180]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	091b      	lsrs	r3, r3, #4
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003654:	4a2b      	ldr	r2, [pc, #172]	; (8003704 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800365c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10d      	bne.n	8003680 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003668:	e00a      	b.n	8003680 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	2b04      	cmp	r3, #4
 800366e:	d102      	bne.n	8003676 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003670:	4b25      	ldr	r3, [pc, #148]	; (8003708 <HAL_RCC_GetSysClockFreq+0x110>)
 8003672:	61bb      	str	r3, [r7, #24]
 8003674:	e004      	b.n	8003680 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	2b08      	cmp	r3, #8
 800367a:	d101      	bne.n	8003680 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800367c:	4b23      	ldr	r3, [pc, #140]	; (800370c <HAL_RCC_GetSysClockFreq+0x114>)
 800367e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	2b0c      	cmp	r3, #12
 8003684:	d134      	bne.n	80036f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003686:	4b1e      	ldr	r3, [pc, #120]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b02      	cmp	r3, #2
 8003694:	d003      	beq.n	800369e <HAL_RCC_GetSysClockFreq+0xa6>
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b03      	cmp	r3, #3
 800369a:	d003      	beq.n	80036a4 <HAL_RCC_GetSysClockFreq+0xac>
 800369c:	e005      	b.n	80036aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800369e:	4b1a      	ldr	r3, [pc, #104]	; (8003708 <HAL_RCC_GetSysClockFreq+0x110>)
 80036a0:	617b      	str	r3, [r7, #20]
      break;
 80036a2:	e005      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80036a4:	4b19      	ldr	r3, [pc, #100]	; (800370c <HAL_RCC_GetSysClockFreq+0x114>)
 80036a6:	617b      	str	r3, [r7, #20]
      break;
 80036a8:	e002      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	617b      	str	r3, [r7, #20]
      break;
 80036ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036b0:	4b13      	ldr	r3, [pc, #76]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	091b      	lsrs	r3, r3, #4
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	3301      	adds	r3, #1
 80036bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036be:	4b10      	ldr	r3, [pc, #64]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	0a1b      	lsrs	r3, r3, #8
 80036c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	fb03 f202 	mul.w	r2, r3, r2
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036d6:	4b0a      	ldr	r3, [pc, #40]	; (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	0e5b      	lsrs	r3, r3, #25
 80036dc:	f003 0303 	and.w	r3, r3, #3
 80036e0:	3301      	adds	r3, #1
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80036e6:	697a      	ldr	r2, [r7, #20]
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80036f0:	69bb      	ldr	r3, [r7, #24]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3724      	adds	r7, #36	; 0x24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	40021000 	.word	0x40021000
 8003704:	0800951c 	.word	0x0800951c
 8003708:	00f42400 	.word	0x00f42400
 800370c:	007a1200 	.word	0x007a1200

08003710 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003714:	4b03      	ldr	r3, [pc, #12]	; (8003724 <HAL_RCC_GetHCLKFreq+0x14>)
 8003716:	681b      	ldr	r3, [r3, #0]
}
 8003718:	4618      	mov	r0, r3
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	20000008 	.word	0x20000008

08003728 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800372c:	f7ff fff0 	bl	8003710 <HAL_RCC_GetHCLKFreq>
 8003730:	4602      	mov	r2, r0
 8003732:	4b06      	ldr	r3, [pc, #24]	; (800374c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	0a1b      	lsrs	r3, r3, #8
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	4904      	ldr	r1, [pc, #16]	; (8003750 <HAL_RCC_GetPCLK1Freq+0x28>)
 800373e:	5ccb      	ldrb	r3, [r1, r3]
 8003740:	f003 031f 	and.w	r3, r3, #31
 8003744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003748:	4618      	mov	r0, r3
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40021000 	.word	0x40021000
 8003750:	08009514 	.word	0x08009514

08003754 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003758:	f7ff ffda 	bl	8003710 <HAL_RCC_GetHCLKFreq>
 800375c:	4602      	mov	r2, r0
 800375e:	4b06      	ldr	r3, [pc, #24]	; (8003778 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	0adb      	lsrs	r3, r3, #11
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	4904      	ldr	r1, [pc, #16]	; (800377c <HAL_RCC_GetPCLK2Freq+0x28>)
 800376a:	5ccb      	ldrb	r3, [r1, r3]
 800376c:	f003 031f 	and.w	r3, r3, #31
 8003770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003774:	4618      	mov	r0, r3
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40021000 	.word	0x40021000
 800377c:	08009514 	.word	0x08009514

08003780 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003788:	2300      	movs	r3, #0
 800378a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800378c:	4b2a      	ldr	r3, [pc, #168]	; (8003838 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800378e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003798:	f7ff f9b6 	bl	8002b08 <HAL_PWREx_GetVoltageRange>
 800379c:	6178      	str	r0, [r7, #20]
 800379e:	e014      	b.n	80037ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80037a0:	4b25      	ldr	r3, [pc, #148]	; (8003838 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037a4:	4a24      	ldr	r2, [pc, #144]	; (8003838 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037aa:	6593      	str	r3, [r2, #88]	; 0x58
 80037ac:	4b22      	ldr	r3, [pc, #136]	; (8003838 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80037b8:	f7ff f9a6 	bl	8002b08 <HAL_PWREx_GetVoltageRange>
 80037bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80037be:	4b1e      	ldr	r3, [pc, #120]	; (8003838 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c2:	4a1d      	ldr	r2, [pc, #116]	; (8003838 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037c8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037d0:	d10b      	bne.n	80037ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b80      	cmp	r3, #128	; 0x80
 80037d6:	d919      	bls.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2ba0      	cmp	r3, #160	; 0xa0
 80037dc:	d902      	bls.n	80037e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037de:	2302      	movs	r3, #2
 80037e0:	613b      	str	r3, [r7, #16]
 80037e2:	e013      	b.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037e4:	2301      	movs	r3, #1
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	e010      	b.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b80      	cmp	r3, #128	; 0x80
 80037ee:	d902      	bls.n	80037f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80037f0:	2303      	movs	r3, #3
 80037f2:	613b      	str	r3, [r7, #16]
 80037f4:	e00a      	b.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b80      	cmp	r3, #128	; 0x80
 80037fa:	d102      	bne.n	8003802 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037fc:	2302      	movs	r3, #2
 80037fe:	613b      	str	r3, [r7, #16]
 8003800:	e004      	b.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b70      	cmp	r3, #112	; 0x70
 8003806:	d101      	bne.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003808:	2301      	movs	r3, #1
 800380a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800380c:	4b0b      	ldr	r3, [pc, #44]	; (800383c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f023 0207 	bic.w	r2, r3, #7
 8003814:	4909      	ldr	r1, [pc, #36]	; (800383c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800381c:	4b07      	ldr	r3, [pc, #28]	; (800383c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	429a      	cmp	r2, r3
 8003828:	d001      	beq.n	800382e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3718      	adds	r7, #24
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40021000 	.word	0x40021000
 800383c:	40022000 	.word	0x40022000

08003840 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003848:	2300      	movs	r3, #0
 800384a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800384c:	2300      	movs	r3, #0
 800384e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003858:	2b00      	cmp	r3, #0
 800385a:	d031      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003860:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003864:	d01a      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003866:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800386a:	d814      	bhi.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800386c:	2b00      	cmp	r3, #0
 800386e:	d009      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003870:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003874:	d10f      	bne.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003876:	4b5d      	ldr	r3, [pc, #372]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	4a5c      	ldr	r2, [pc, #368]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800387c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003880:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003882:	e00c      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3304      	adds	r3, #4
 8003888:	2100      	movs	r1, #0
 800388a:	4618      	mov	r0, r3
 800388c:	f000 f9ce 	bl	8003c2c <RCCEx_PLLSAI1_Config>
 8003890:	4603      	mov	r3, r0
 8003892:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003894:	e003      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	74fb      	strb	r3, [r7, #19]
      break;
 800389a:	e000      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800389c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800389e:	7cfb      	ldrb	r3, [r7, #19]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10b      	bne.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038a4:	4b51      	ldr	r3, [pc, #324]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b2:	494e      	ldr	r1, [pc, #312]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80038ba:	e001      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038bc:	7cfb      	ldrb	r3, [r7, #19]
 80038be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 809e 	beq.w	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ce:	2300      	movs	r3, #0
 80038d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038d2:	4b46      	ldr	r3, [pc, #280]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80038de:	2301      	movs	r3, #1
 80038e0:	e000      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80038e2:	2300      	movs	r3, #0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00d      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038e8:	4b40      	ldr	r3, [pc, #256]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ec:	4a3f      	ldr	r2, [pc, #252]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038f2:	6593      	str	r3, [r2, #88]	; 0x58
 80038f4:	4b3d      	ldr	r3, [pc, #244]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003900:	2301      	movs	r3, #1
 8003902:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003904:	4b3a      	ldr	r3, [pc, #232]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a39      	ldr	r2, [pc, #228]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800390a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003910:	f7fd ff9e 	bl	8001850 <HAL_GetTick>
 8003914:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003916:	e009      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003918:	f7fd ff9a 	bl	8001850 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d902      	bls.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	74fb      	strb	r3, [r7, #19]
        break;
 800392a:	e005      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800392c:	4b30      	ldr	r3, [pc, #192]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ef      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003938:	7cfb      	ldrb	r3, [r7, #19]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d15a      	bne.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800393e:	4b2b      	ldr	r3, [pc, #172]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003944:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003948:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d01e      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	429a      	cmp	r2, r3
 8003958:	d019      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800395a:	4b24      	ldr	r3, [pc, #144]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800395c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003964:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003966:	4b21      	ldr	r3, [pc, #132]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800396c:	4a1f      	ldr	r2, [pc, #124]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800396e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003972:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003976:	4b1d      	ldr	r3, [pc, #116]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397c:	4a1b      	ldr	r2, [pc, #108]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800397e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003982:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003986:	4a19      	ldr	r2, [pc, #100]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f003 0301 	and.w	r3, r3, #1
 8003994:	2b00      	cmp	r3, #0
 8003996:	d016      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003998:	f7fd ff5a 	bl	8001850 <HAL_GetTick>
 800399c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800399e:	e00b      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a0:	f7fd ff56 	bl	8001850 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d902      	bls.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	74fb      	strb	r3, [r7, #19]
            break;
 80039b6:	e006      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039b8:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0ec      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80039c6:	7cfb      	ldrb	r3, [r7, #19]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10b      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039cc:	4b07      	ldr	r3, [pc, #28]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039da:	4904      	ldr	r1, [pc, #16]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039e2:	e009      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039e4:	7cfb      	ldrb	r3, [r7, #19]
 80039e6:	74bb      	strb	r3, [r7, #18]
 80039e8:	e006      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80039ea:	bf00      	nop
 80039ec:	40021000 	.word	0x40021000
 80039f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f4:	7cfb      	ldrb	r3, [r7, #19]
 80039f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039f8:	7c7b      	ldrb	r3, [r7, #17]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d105      	bne.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039fe:	4b8a      	ldr	r3, [pc, #552]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a02:	4a89      	ldr	r2, [pc, #548]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a08:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a16:	4b84      	ldr	r3, [pc, #528]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a1c:	f023 0203 	bic.w	r2, r3, #3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	4980      	ldr	r1, [pc, #512]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00a      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a38:	4b7b      	ldr	r3, [pc, #492]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3e:	f023 020c 	bic.w	r2, r3, #12
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	4978      	ldr	r1, [pc, #480]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0320 	and.w	r3, r3, #32
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a5a:	4b73      	ldr	r3, [pc, #460]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a60:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a68:	496f      	ldr	r1, [pc, #444]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a7c:	4b6a      	ldr	r3, [pc, #424]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a82:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a8a:	4967      	ldr	r1, [pc, #412]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a9e:	4b62      	ldr	r3, [pc, #392]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aac:	495e      	ldr	r1, [pc, #376]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00a      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ac0:	4b59      	ldr	r3, [pc, #356]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ace:	4956      	ldr	r1, [pc, #344]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00a      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ae2:	4b51      	ldr	r3, [pc, #324]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af0:	494d      	ldr	r1, [pc, #308]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d028      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b04:	4b48      	ldr	r3, [pc, #288]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b0a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	4945      	ldr	r1, [pc, #276]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b22:	d106      	bne.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b24:	4b40      	ldr	r3, [pc, #256]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	4a3f      	ldr	r2, [pc, #252]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b2e:	60d3      	str	r3, [r2, #12]
 8003b30:	e011      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b3a:	d10c      	bne.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	2101      	movs	r1, #1
 8003b42:	4618      	mov	r0, r3
 8003b44:	f000 f872 	bl	8003c2c <RCCEx_PLLSAI1_Config>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b4c:	7cfb      	ldrb	r3, [r7, #19]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003b52:	7cfb      	ldrb	r3, [r7, #19]
 8003b54:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d028      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b62:	4b31      	ldr	r3, [pc, #196]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b68:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b70:	492d      	ldr	r1, [pc, #180]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b80:	d106      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b82:	4b29      	ldr	r3, [pc, #164]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	4a28      	ldr	r2, [pc, #160]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b8c:	60d3      	str	r3, [r2, #12]
 8003b8e:	e011      	b.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b98:	d10c      	bne.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	3304      	adds	r3, #4
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f000 f843 	bl	8003c2c <RCCEx_PLLSAI1_Config>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003baa:	7cfb      	ldrb	r3, [r7, #19]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003bb0:	7cfb      	ldrb	r3, [r7, #19]
 8003bb2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d01c      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bc0:	4b19      	ldr	r3, [pc, #100]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bce:	4916      	ldr	r1, [pc, #88]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bde:	d10c      	bne.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	3304      	adds	r3, #4
 8003be4:	2102      	movs	r1, #2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f000 f820 	bl	8003c2c <RCCEx_PLLSAI1_Config>
 8003bec:	4603      	mov	r3, r0
 8003bee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bf0:	7cfb      	ldrb	r3, [r7, #19]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003bf6:	7cfb      	ldrb	r3, [r7, #19]
 8003bf8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00a      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c06:	4b08      	ldr	r3, [pc, #32]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c0c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c14:	4904      	ldr	r1, [pc, #16]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c1c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3718      	adds	r7, #24
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40021000 	.word	0x40021000

08003c2c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c36:	2300      	movs	r3, #0
 8003c38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c3a:	4b74      	ldr	r3, [pc, #464]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d018      	beq.n	8003c78 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c46:	4b71      	ldr	r3, [pc, #452]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f003 0203 	and.w	r2, r3, #3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d10d      	bne.n	8003c72 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
       ||
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d009      	beq.n	8003c72 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c5e:	4b6b      	ldr	r3, [pc, #428]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	091b      	lsrs	r3, r3, #4
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	1c5a      	adds	r2, r3, #1
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
       ||
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d047      	beq.n	8003d02 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	73fb      	strb	r3, [r7, #15]
 8003c76:	e044      	b.n	8003d02 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d018      	beq.n	8003cb2 <RCCEx_PLLSAI1_Config+0x86>
 8003c80:	2b03      	cmp	r3, #3
 8003c82:	d825      	bhi.n	8003cd0 <RCCEx_PLLSAI1_Config+0xa4>
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d002      	beq.n	8003c8e <RCCEx_PLLSAI1_Config+0x62>
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d009      	beq.n	8003ca0 <RCCEx_PLLSAI1_Config+0x74>
 8003c8c:	e020      	b.n	8003cd0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c8e:	4b5f      	ldr	r3, [pc, #380]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0302 	and.w	r3, r3, #2
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d11d      	bne.n	8003cd6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c9e:	e01a      	b.n	8003cd6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ca0:	4b5a      	ldr	r3, [pc, #360]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d116      	bne.n	8003cda <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cb0:	e013      	b.n	8003cda <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cb2:	4b56      	ldr	r3, [pc, #344]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10f      	bne.n	8003cde <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cbe:	4b53      	ldr	r3, [pc, #332]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d109      	bne.n	8003cde <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cce:	e006      	b.n	8003cde <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003cd4:	e004      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cd6:	bf00      	nop
 8003cd8:	e002      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cda:	bf00      	nop
 8003cdc:	e000      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cde:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ce0:	7bfb      	ldrb	r3, [r7, #15]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10d      	bne.n	8003d02 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ce6:	4b49      	ldr	r3, [pc, #292]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6819      	ldr	r1, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	011b      	lsls	r3, r3, #4
 8003cfa:	430b      	orrs	r3, r1
 8003cfc:	4943      	ldr	r1, [pc, #268]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d02:	7bfb      	ldrb	r3, [r7, #15]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d17c      	bne.n	8003e02 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d08:	4b40      	ldr	r3, [pc, #256]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a3f      	ldr	r2, [pc, #252]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d0e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d14:	f7fd fd9c 	bl	8001850 <HAL_GetTick>
 8003d18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d1a:	e009      	b.n	8003d30 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d1c:	f7fd fd98 	bl	8001850 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d902      	bls.n	8003d30 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d2e:	e005      	b.n	8003d3c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d30:	4b36      	ldr	r3, [pc, #216]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1ef      	bne.n	8003d1c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d15f      	bne.n	8003e02 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d110      	bne.n	8003d6a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d48:	4b30      	ldr	r3, [pc, #192]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003d50:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	6892      	ldr	r2, [r2, #8]
 8003d58:	0211      	lsls	r1, r2, #8
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	68d2      	ldr	r2, [r2, #12]
 8003d5e:	06d2      	lsls	r2, r2, #27
 8003d60:	430a      	orrs	r2, r1
 8003d62:	492a      	ldr	r1, [pc, #168]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	610b      	str	r3, [r1, #16]
 8003d68:	e027      	b.n	8003dba <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d112      	bne.n	8003d96 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d70:	4b26      	ldr	r3, [pc, #152]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003d78:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6892      	ldr	r2, [r2, #8]
 8003d80:	0211      	lsls	r1, r2, #8
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	6912      	ldr	r2, [r2, #16]
 8003d86:	0852      	lsrs	r2, r2, #1
 8003d88:	3a01      	subs	r2, #1
 8003d8a:	0552      	lsls	r2, r2, #21
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	491f      	ldr	r1, [pc, #124]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	610b      	str	r3, [r1, #16]
 8003d94:	e011      	b.n	8003dba <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d96:	4b1d      	ldr	r3, [pc, #116]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6892      	ldr	r2, [r2, #8]
 8003da6:	0211      	lsls	r1, r2, #8
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6952      	ldr	r2, [r2, #20]
 8003dac:	0852      	lsrs	r2, r2, #1
 8003dae:	3a01      	subs	r2, #1
 8003db0:	0652      	lsls	r2, r2, #25
 8003db2:	430a      	orrs	r2, r1
 8003db4:	4915      	ldr	r1, [pc, #84]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003dba:	4b14      	ldr	r3, [pc, #80]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a13      	ldr	r2, [pc, #76]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dc0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dc4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc6:	f7fd fd43 	bl	8001850 <HAL_GetTick>
 8003dca:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003dcc:	e009      	b.n	8003de2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003dce:	f7fd fd3f 	bl	8001850 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d902      	bls.n	8003de2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	73fb      	strb	r3, [r7, #15]
          break;
 8003de0:	e005      	b.n	8003dee <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003de2:	4b0a      	ldr	r3, [pc, #40]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0ef      	beq.n	8003dce <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003dee:	7bfb      	ldrb	r3, [r7, #15]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d106      	bne.n	8003e02 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003df4:	4b05      	ldr	r3, [pc, #20]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003df6:	691a      	ldr	r2, [r3, #16]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	4903      	ldr	r1, [pc, #12]	; (8003e0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40021000 	.word	0x40021000

08003e10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e040      	b.n	8003ea4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d106      	bne.n	8003e38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f7fd fb20 	bl	8001478 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2224      	movs	r2, #36	; 0x24
 8003e3c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0201 	bic.w	r2, r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fade 	bl	8004418 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 f8af 	bl	8003fc0 <UART_SetConfig>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e01b      	b.n	8003ea4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689a      	ldr	r2, [r3, #8]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0201 	orr.w	r2, r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f000 fb5d 	bl	800455c <UART_CheckIdleState>
 8003ea2:	4603      	mov	r3, r0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b08a      	sub	sp, #40	; 0x28
 8003eb0:	af02      	add	r7, sp, #8
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	603b      	str	r3, [r7, #0]
 8003eb8:	4613      	mov	r3, r2
 8003eba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ec0:	2b20      	cmp	r3, #32
 8003ec2:	d178      	bne.n	8003fb6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d002      	beq.n	8003ed0 <HAL_UART_Transmit+0x24>
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e071      	b.n	8003fb8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2221      	movs	r2, #33	; 0x21
 8003ee0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ee2:	f7fd fcb5 	bl	8001850 <HAL_GetTick>
 8003ee6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	88fa      	ldrh	r2, [r7, #6]
 8003eec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	88fa      	ldrh	r2, [r7, #6]
 8003ef4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f00:	d108      	bne.n	8003f14 <HAL_UART_Transmit+0x68>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d104      	bne.n	8003f14 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	61bb      	str	r3, [r7, #24]
 8003f12:	e003      	b.n	8003f1c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f1c:	e030      	b.n	8003f80 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	9300      	str	r3, [sp, #0]
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2200      	movs	r2, #0
 8003f26:	2180      	movs	r1, #128	; 0x80
 8003f28:	68f8      	ldr	r0, [r7, #12]
 8003f2a:	f000 fbbf 	bl	80046ac <UART_WaitOnFlagUntilTimeout>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d004      	beq.n	8003f3e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e03c      	b.n	8003fb8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d10b      	bne.n	8003f5c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	881a      	ldrh	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f50:	b292      	uxth	r2, r2
 8003f52:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	3302      	adds	r3, #2
 8003f58:	61bb      	str	r3, [r7, #24]
 8003f5a:	e008      	b.n	8003f6e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	781a      	ldrb	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	b292      	uxth	r2, r2
 8003f66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	3b01      	subs	r3, #1
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1c8      	bne.n	8003f1e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	9300      	str	r3, [sp, #0]
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	2200      	movs	r2, #0
 8003f94:	2140      	movs	r1, #64	; 0x40
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 fb88 	bl	80046ac <UART_WaitOnFlagUntilTimeout>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d004      	beq.n	8003fac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e005      	b.n	8003fb8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2220      	movs	r2, #32
 8003fb0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	e000      	b.n	8003fb8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003fb6:	2302      	movs	r3, #2
  }
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3720      	adds	r7, #32
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fc4:	b08a      	sub	sp, #40	; 0x28
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	69db      	ldr	r3, [r3, #28]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	4bb4      	ldr	r3, [pc, #720]	; (80042c0 <UART_SetConfig+0x300>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	6812      	ldr	r2, [r2, #0]
 8003ff6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	430a      	orrs	r2, r1
 8004010:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4aa9      	ldr	r2, [pc, #676]	; (80042c4 <UART_SetConfig+0x304>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d004      	beq.n	800402c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004028:	4313      	orrs	r3, r2
 800402a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800403c:	430a      	orrs	r2, r1
 800403e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4aa0      	ldr	r2, [pc, #640]	; (80042c8 <UART_SetConfig+0x308>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d126      	bne.n	8004098 <UART_SetConfig+0xd8>
 800404a:	4ba0      	ldr	r3, [pc, #640]	; (80042cc <UART_SetConfig+0x30c>)
 800404c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004050:	f003 0303 	and.w	r3, r3, #3
 8004054:	2b03      	cmp	r3, #3
 8004056:	d81b      	bhi.n	8004090 <UART_SetConfig+0xd0>
 8004058:	a201      	add	r2, pc, #4	; (adr r2, 8004060 <UART_SetConfig+0xa0>)
 800405a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405e:	bf00      	nop
 8004060:	08004071 	.word	0x08004071
 8004064:	08004081 	.word	0x08004081
 8004068:	08004079 	.word	0x08004079
 800406c:	08004089 	.word	0x08004089
 8004070:	2301      	movs	r3, #1
 8004072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004076:	e080      	b.n	800417a <UART_SetConfig+0x1ba>
 8004078:	2302      	movs	r3, #2
 800407a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800407e:	e07c      	b.n	800417a <UART_SetConfig+0x1ba>
 8004080:	2304      	movs	r3, #4
 8004082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004086:	e078      	b.n	800417a <UART_SetConfig+0x1ba>
 8004088:	2308      	movs	r3, #8
 800408a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800408e:	e074      	b.n	800417a <UART_SetConfig+0x1ba>
 8004090:	2310      	movs	r3, #16
 8004092:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004096:	e070      	b.n	800417a <UART_SetConfig+0x1ba>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a8c      	ldr	r2, [pc, #560]	; (80042d0 <UART_SetConfig+0x310>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d138      	bne.n	8004114 <UART_SetConfig+0x154>
 80040a2:	4b8a      	ldr	r3, [pc, #552]	; (80042cc <UART_SetConfig+0x30c>)
 80040a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a8:	f003 030c 	and.w	r3, r3, #12
 80040ac:	2b0c      	cmp	r3, #12
 80040ae:	d82d      	bhi.n	800410c <UART_SetConfig+0x14c>
 80040b0:	a201      	add	r2, pc, #4	; (adr r2, 80040b8 <UART_SetConfig+0xf8>)
 80040b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b6:	bf00      	nop
 80040b8:	080040ed 	.word	0x080040ed
 80040bc:	0800410d 	.word	0x0800410d
 80040c0:	0800410d 	.word	0x0800410d
 80040c4:	0800410d 	.word	0x0800410d
 80040c8:	080040fd 	.word	0x080040fd
 80040cc:	0800410d 	.word	0x0800410d
 80040d0:	0800410d 	.word	0x0800410d
 80040d4:	0800410d 	.word	0x0800410d
 80040d8:	080040f5 	.word	0x080040f5
 80040dc:	0800410d 	.word	0x0800410d
 80040e0:	0800410d 	.word	0x0800410d
 80040e4:	0800410d 	.word	0x0800410d
 80040e8:	08004105 	.word	0x08004105
 80040ec:	2300      	movs	r3, #0
 80040ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040f2:	e042      	b.n	800417a <UART_SetConfig+0x1ba>
 80040f4:	2302      	movs	r3, #2
 80040f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040fa:	e03e      	b.n	800417a <UART_SetConfig+0x1ba>
 80040fc:	2304      	movs	r3, #4
 80040fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004102:	e03a      	b.n	800417a <UART_SetConfig+0x1ba>
 8004104:	2308      	movs	r3, #8
 8004106:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800410a:	e036      	b.n	800417a <UART_SetConfig+0x1ba>
 800410c:	2310      	movs	r3, #16
 800410e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004112:	e032      	b.n	800417a <UART_SetConfig+0x1ba>
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a6a      	ldr	r2, [pc, #424]	; (80042c4 <UART_SetConfig+0x304>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d12a      	bne.n	8004174 <UART_SetConfig+0x1b4>
 800411e:	4b6b      	ldr	r3, [pc, #428]	; (80042cc <UART_SetConfig+0x30c>)
 8004120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004124:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004128:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800412c:	d01a      	beq.n	8004164 <UART_SetConfig+0x1a4>
 800412e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004132:	d81b      	bhi.n	800416c <UART_SetConfig+0x1ac>
 8004134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004138:	d00c      	beq.n	8004154 <UART_SetConfig+0x194>
 800413a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800413e:	d815      	bhi.n	800416c <UART_SetConfig+0x1ac>
 8004140:	2b00      	cmp	r3, #0
 8004142:	d003      	beq.n	800414c <UART_SetConfig+0x18c>
 8004144:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004148:	d008      	beq.n	800415c <UART_SetConfig+0x19c>
 800414a:	e00f      	b.n	800416c <UART_SetConfig+0x1ac>
 800414c:	2300      	movs	r3, #0
 800414e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004152:	e012      	b.n	800417a <UART_SetConfig+0x1ba>
 8004154:	2302      	movs	r3, #2
 8004156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800415a:	e00e      	b.n	800417a <UART_SetConfig+0x1ba>
 800415c:	2304      	movs	r3, #4
 800415e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004162:	e00a      	b.n	800417a <UART_SetConfig+0x1ba>
 8004164:	2308      	movs	r3, #8
 8004166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800416a:	e006      	b.n	800417a <UART_SetConfig+0x1ba>
 800416c:	2310      	movs	r3, #16
 800416e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004172:	e002      	b.n	800417a <UART_SetConfig+0x1ba>
 8004174:	2310      	movs	r3, #16
 8004176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a51      	ldr	r2, [pc, #324]	; (80042c4 <UART_SetConfig+0x304>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d17a      	bne.n	800427a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004184:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004188:	2b08      	cmp	r3, #8
 800418a:	d824      	bhi.n	80041d6 <UART_SetConfig+0x216>
 800418c:	a201      	add	r2, pc, #4	; (adr r2, 8004194 <UART_SetConfig+0x1d4>)
 800418e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004192:	bf00      	nop
 8004194:	080041b9 	.word	0x080041b9
 8004198:	080041d7 	.word	0x080041d7
 800419c:	080041c1 	.word	0x080041c1
 80041a0:	080041d7 	.word	0x080041d7
 80041a4:	080041c7 	.word	0x080041c7
 80041a8:	080041d7 	.word	0x080041d7
 80041ac:	080041d7 	.word	0x080041d7
 80041b0:	080041d7 	.word	0x080041d7
 80041b4:	080041cf 	.word	0x080041cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041b8:	f7ff fab6 	bl	8003728 <HAL_RCC_GetPCLK1Freq>
 80041bc:	61f8      	str	r0, [r7, #28]
        break;
 80041be:	e010      	b.n	80041e2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041c0:	4b44      	ldr	r3, [pc, #272]	; (80042d4 <UART_SetConfig+0x314>)
 80041c2:	61fb      	str	r3, [r7, #28]
        break;
 80041c4:	e00d      	b.n	80041e2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041c6:	f7ff fa17 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 80041ca:	61f8      	str	r0, [r7, #28]
        break;
 80041cc:	e009      	b.n	80041e2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041d2:	61fb      	str	r3, [r7, #28]
        break;
 80041d4:	e005      	b.n	80041e2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80041d6:	2300      	movs	r3, #0
 80041d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80041e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f000 8107 	beq.w	80043f8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	685a      	ldr	r2, [r3, #4]
 80041ee:	4613      	mov	r3, r2
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	4413      	add	r3, r2
 80041f4:	69fa      	ldr	r2, [r7, #28]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d305      	bcc.n	8004206 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004200:	69fa      	ldr	r2, [r7, #28]
 8004202:	429a      	cmp	r2, r3
 8004204:	d903      	bls.n	800420e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800420c:	e0f4      	b.n	80043f8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	2200      	movs	r2, #0
 8004212:	461c      	mov	r4, r3
 8004214:	4615      	mov	r5, r2
 8004216:	f04f 0200 	mov.w	r2, #0
 800421a:	f04f 0300 	mov.w	r3, #0
 800421e:	022b      	lsls	r3, r5, #8
 8004220:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004224:	0222      	lsls	r2, r4, #8
 8004226:	68f9      	ldr	r1, [r7, #12]
 8004228:	6849      	ldr	r1, [r1, #4]
 800422a:	0849      	lsrs	r1, r1, #1
 800422c:	2000      	movs	r0, #0
 800422e:	4688      	mov	r8, r1
 8004230:	4681      	mov	r9, r0
 8004232:	eb12 0a08 	adds.w	sl, r2, r8
 8004236:	eb43 0b09 	adc.w	fp, r3, r9
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	603b      	str	r3, [r7, #0]
 8004242:	607a      	str	r2, [r7, #4]
 8004244:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004248:	4650      	mov	r0, sl
 800424a:	4659      	mov	r1, fp
 800424c:	f7fc fd1c 	bl	8000c88 <__aeabi_uldivmod>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	4613      	mov	r3, r2
 8004256:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800425e:	d308      	bcc.n	8004272 <UART_SetConfig+0x2b2>
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004266:	d204      	bcs.n	8004272 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	60da      	str	r2, [r3, #12]
 8004270:	e0c2      	b.n	80043f8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004278:	e0be      	b.n	80043f8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004282:	d16a      	bne.n	800435a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004284:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004288:	2b08      	cmp	r3, #8
 800428a:	d834      	bhi.n	80042f6 <UART_SetConfig+0x336>
 800428c:	a201      	add	r2, pc, #4	; (adr r2, 8004294 <UART_SetConfig+0x2d4>)
 800428e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004292:	bf00      	nop
 8004294:	080042b9 	.word	0x080042b9
 8004298:	080042d9 	.word	0x080042d9
 800429c:	080042e1 	.word	0x080042e1
 80042a0:	080042f7 	.word	0x080042f7
 80042a4:	080042e7 	.word	0x080042e7
 80042a8:	080042f7 	.word	0x080042f7
 80042ac:	080042f7 	.word	0x080042f7
 80042b0:	080042f7 	.word	0x080042f7
 80042b4:	080042ef 	.word	0x080042ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042b8:	f7ff fa36 	bl	8003728 <HAL_RCC_GetPCLK1Freq>
 80042bc:	61f8      	str	r0, [r7, #28]
        break;
 80042be:	e020      	b.n	8004302 <UART_SetConfig+0x342>
 80042c0:	efff69f3 	.word	0xefff69f3
 80042c4:	40008000 	.word	0x40008000
 80042c8:	40013800 	.word	0x40013800
 80042cc:	40021000 	.word	0x40021000
 80042d0:	40004400 	.word	0x40004400
 80042d4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042d8:	f7ff fa3c 	bl	8003754 <HAL_RCC_GetPCLK2Freq>
 80042dc:	61f8      	str	r0, [r7, #28]
        break;
 80042de:	e010      	b.n	8004302 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042e0:	4b4c      	ldr	r3, [pc, #304]	; (8004414 <UART_SetConfig+0x454>)
 80042e2:	61fb      	str	r3, [r7, #28]
        break;
 80042e4:	e00d      	b.n	8004302 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042e6:	f7ff f987 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 80042ea:	61f8      	str	r0, [r7, #28]
        break;
 80042ec:	e009      	b.n	8004302 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042f2:	61fb      	str	r3, [r7, #28]
        break;
 80042f4:	e005      	b.n	8004302 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80042f6:	2300      	movs	r3, #0
 80042f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004300:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d077      	beq.n	80043f8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	005a      	lsls	r2, r3, #1
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	085b      	lsrs	r3, r3, #1
 8004312:	441a      	add	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	fbb2 f3f3 	udiv	r3, r2, r3
 800431c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	2b0f      	cmp	r3, #15
 8004322:	d916      	bls.n	8004352 <UART_SetConfig+0x392>
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800432a:	d212      	bcs.n	8004352 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	b29b      	uxth	r3, r3
 8004330:	f023 030f 	bic.w	r3, r3, #15
 8004334:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	085b      	lsrs	r3, r3, #1
 800433a:	b29b      	uxth	r3, r3
 800433c:	f003 0307 	and.w	r3, r3, #7
 8004340:	b29a      	uxth	r2, r3
 8004342:	8afb      	ldrh	r3, [r7, #22]
 8004344:	4313      	orrs	r3, r2
 8004346:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	8afa      	ldrh	r2, [r7, #22]
 800434e:	60da      	str	r2, [r3, #12]
 8004350:	e052      	b.n	80043f8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004358:	e04e      	b.n	80043f8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800435a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800435e:	2b08      	cmp	r3, #8
 8004360:	d827      	bhi.n	80043b2 <UART_SetConfig+0x3f2>
 8004362:	a201      	add	r2, pc, #4	; (adr r2, 8004368 <UART_SetConfig+0x3a8>)
 8004364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004368:	0800438d 	.word	0x0800438d
 800436c:	08004395 	.word	0x08004395
 8004370:	0800439d 	.word	0x0800439d
 8004374:	080043b3 	.word	0x080043b3
 8004378:	080043a3 	.word	0x080043a3
 800437c:	080043b3 	.word	0x080043b3
 8004380:	080043b3 	.word	0x080043b3
 8004384:	080043b3 	.word	0x080043b3
 8004388:	080043ab 	.word	0x080043ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800438c:	f7ff f9cc 	bl	8003728 <HAL_RCC_GetPCLK1Freq>
 8004390:	61f8      	str	r0, [r7, #28]
        break;
 8004392:	e014      	b.n	80043be <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004394:	f7ff f9de 	bl	8003754 <HAL_RCC_GetPCLK2Freq>
 8004398:	61f8      	str	r0, [r7, #28]
        break;
 800439a:	e010      	b.n	80043be <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800439c:	4b1d      	ldr	r3, [pc, #116]	; (8004414 <UART_SetConfig+0x454>)
 800439e:	61fb      	str	r3, [r7, #28]
        break;
 80043a0:	e00d      	b.n	80043be <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043a2:	f7ff f929 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 80043a6:	61f8      	str	r0, [r7, #28]
        break;
 80043a8:	e009      	b.n	80043be <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043ae:	61fb      	str	r3, [r7, #28]
        break;
 80043b0:	e005      	b.n	80043be <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80043bc:	bf00      	nop
    }

    if (pclk != 0U)
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d019      	beq.n	80043f8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	085a      	lsrs	r2, r3, #1
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	441a      	add	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	2b0f      	cmp	r3, #15
 80043dc:	d909      	bls.n	80043f2 <UART_SetConfig+0x432>
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043e4:	d205      	bcs.n	80043f2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	60da      	str	r2, [r3, #12]
 80043f0:	e002      	b.n	80043f8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004404:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004408:	4618      	mov	r0, r3
 800440a:	3728      	adds	r7, #40	; 0x28
 800440c:	46bd      	mov	sp, r7
 800440e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004412:	bf00      	nop
 8004414:	00f42400 	.word	0x00f42400

08004418 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00a      	beq.n	8004442 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00a      	beq.n	8004464 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	430a      	orrs	r2, r1
 8004462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00a      	beq.n	8004486 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	430a      	orrs	r2, r1
 80044a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ac:	f003 0310 	and.w	r3, r3, #16
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	430a      	orrs	r2, r1
 80044c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ce:	f003 0320 	and.w	r3, r3, #32
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d01a      	beq.n	800452e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004512:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004516:	d10a      	bne.n	800452e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	430a      	orrs	r2, r1
 800452c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00a      	beq.n	8004550 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	430a      	orrs	r2, r1
 800454e:	605a      	str	r2, [r3, #4]
  }
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b098      	sub	sp, #96	; 0x60
 8004560:	af02      	add	r7, sp, #8
 8004562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800456c:	f7fd f970 	bl	8001850 <HAL_GetTick>
 8004570:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0308 	and.w	r3, r3, #8
 800457c:	2b08      	cmp	r3, #8
 800457e:	d12e      	bne.n	80045de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004580:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004588:	2200      	movs	r2, #0
 800458a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f88c 	bl	80046ac <UART_WaitOnFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d021      	beq.n	80045de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045a2:	e853 3f00 	ldrex	r3, [r3]
 80045a6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80045a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045ae:	653b      	str	r3, [r7, #80]	; 0x50
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	461a      	mov	r2, r3
 80045b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045b8:	647b      	str	r3, [r7, #68]	; 0x44
 80045ba:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045c0:	e841 2300 	strex	r3, r2, [r1]
 80045c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80045c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1e6      	bne.n	800459a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2220      	movs	r2, #32
 80045d0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e062      	b.n	80046a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	d149      	bne.n	8004680 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045f4:	2200      	movs	r2, #0
 80045f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 f856 	bl	80046ac <UART_WaitOnFlagUntilTimeout>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d03c      	beq.n	8004680 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460e:	e853 3f00 	ldrex	r3, [r3]
 8004612:	623b      	str	r3, [r7, #32]
   return(result);
 8004614:	6a3b      	ldr	r3, [r7, #32]
 8004616:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800461a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	461a      	mov	r2, r3
 8004622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004624:	633b      	str	r3, [r7, #48]	; 0x30
 8004626:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004628:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800462a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800462c:	e841 2300 	strex	r3, r2, [r1]
 8004630:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1e6      	bne.n	8004606 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	3308      	adds	r3, #8
 800463e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	e853 3f00 	ldrex	r3, [r3]
 8004646:	60fb      	str	r3, [r7, #12]
   return(result);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0301 	bic.w	r3, r3, #1
 800464e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	3308      	adds	r3, #8
 8004656:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004658:	61fa      	str	r2, [r7, #28]
 800465a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465c:	69b9      	ldr	r1, [r7, #24]
 800465e:	69fa      	ldr	r2, [r7, #28]
 8004660:	e841 2300 	strex	r3, r2, [r1]
 8004664:	617b      	str	r3, [r7, #20]
   return(result);
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1e5      	bne.n	8004638 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e011      	b.n	80046a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2220      	movs	r2, #32
 8004684:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3758      	adds	r7, #88	; 0x58
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	603b      	str	r3, [r7, #0]
 80046b8:	4613      	mov	r3, r2
 80046ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046bc:	e049      	b.n	8004752 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c4:	d045      	beq.n	8004752 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046c6:	f7fd f8c3 	bl	8001850 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d302      	bcc.n	80046dc <UART_WaitOnFlagUntilTimeout+0x30>
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d101      	bne.n	80046e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e048      	b.n	8004772 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0304 	and.w	r3, r3, #4
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d031      	beq.n	8004752 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69db      	ldr	r3, [r3, #28]
 80046f4:	f003 0308 	and.w	r3, r3, #8
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	d110      	bne.n	800471e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2208      	movs	r2, #8
 8004702:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 f838 	bl	800477a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2208      	movs	r2, #8
 800470e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e029      	b.n	8004772 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004728:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800472c:	d111      	bne.n	8004752 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004736:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f000 f81e 	bl	800477a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2220      	movs	r2, #32
 8004742:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e00f      	b.n	8004772 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	69da      	ldr	r2, [r3, #28]
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4013      	ands	r3, r2
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	429a      	cmp	r2, r3
 8004760:	bf0c      	ite	eq
 8004762:	2301      	moveq	r3, #1
 8004764:	2300      	movne	r3, #0
 8004766:	b2db      	uxtb	r3, r3
 8004768:	461a      	mov	r2, r3
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	429a      	cmp	r2, r3
 800476e:	d0a6      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800477a:	b480      	push	{r7}
 800477c:	b095      	sub	sp, #84	; 0x54
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800478a:	e853 3f00 	ldrex	r3, [r3]
 800478e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004792:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004796:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	461a      	mov	r2, r3
 800479e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047a0:	643b      	str	r3, [r7, #64]	; 0x40
 80047a2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80047a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047a8:	e841 2300 	strex	r3, r2, [r1]
 80047ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80047ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e6      	bne.n	8004782 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	3308      	adds	r3, #8
 80047ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047bc:	6a3b      	ldr	r3, [r7, #32]
 80047be:	e853 3f00 	ldrex	r3, [r3]
 80047c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	f023 0301 	bic.w	r3, r3, #1
 80047ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	3308      	adds	r3, #8
 80047d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047d4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047dc:	e841 2300 	strex	r3, r2, [r1]
 80047e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1e5      	bne.n	80047b4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d118      	bne.n	8004822 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	f023 0310 	bic.w	r3, r3, #16
 8004804:	647b      	str	r3, [r7, #68]	; 0x44
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	461a      	mov	r2, r3
 800480c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800480e:	61bb      	str	r3, [r7, #24]
 8004810:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	6979      	ldr	r1, [r7, #20]
 8004814:	69ba      	ldr	r2, [r7, #24]
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	613b      	str	r3, [r7, #16]
   return(result);
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1e6      	bne.n	80047f0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2220      	movs	r2, #32
 8004826:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004836:	bf00      	nop
 8004838:	3754      	adds	r7, #84	; 0x54
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr

08004842 <_ZN7HTU21DFC1EP19__I2C_HandleTypeDefh>:
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <string.h>

HTU21DF::HTU21DF(I2C_HandleTypeDef* _hi2c, uint8_t _devAddress) {
 8004842:	b480      	push	{r7}
 8004844:	b085      	sub	sp, #20
 8004846:	af00      	add	r7, sp, #0
 8004848:	60f8      	str	r0, [r7, #12]
 800484a:	60b9      	str	r1, [r7, #8]
 800484c:	4613      	mov	r3, r2
 800484e:	71fb      	strb	r3, [r7, #7]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2240      	movs	r2, #64	; 0x40
 8004854:	775a      	strb	r2, [r3, #29]

    this->_hi2c = _hi2c;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	621a      	str	r2, [r3, #32]
    this->state = htu21df_init_state;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	701a      	strb	r2, [r3, #0]
    this->_devAddress = _devAddress<<1;
 8004862:	79fb      	ldrb	r3, [r7, #7]
 8004864:	005b      	lsls	r3, r3, #1
 8004866:	b2da      	uxtb	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	775a      	strb	r2, [r3, #29]
  /* Assign default values to internal tracking variables. */
    _newData=false;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2200      	movs	r2, #0
 8004870:	771a      	strb	r2, [r3, #28]
  _last_humidity = 0.0f;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f04f 0200 	mov.w	r2, #0
 8004878:	60da      	str	r2, [r3, #12]
  _last_temp = 0.0f;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f04f 0200 	mov.w	r2, #0
 8004880:	611a      	str	r2, [r3, #16]

}
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	4618      	mov	r0, r3
 8004886:	3714      	adds	r7, #20
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <_ZN7HTU21DF5resetEv>:

void HTU21DF::reset(void) {
 8004890:	b580      	push	{r7, lr}
 8004892:	b086      	sub	sp, #24
 8004894:	af02      	add	r7, sp, #8
 8004896:	6078      	str	r0, [r7, #4]
  uint8_t cmd = HTU21DF_RESET;
 8004898:	23fe      	movs	r3, #254	; 0xfe
 800489a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(this->_hi2c,this->_devAddress,&cmd,1,HAL_MAX_DELAY);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a18      	ldr	r0, [r3, #32]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	7f5b      	ldrb	r3, [r3, #29]
 80048a4:	b299      	uxth	r1, r3
 80048a6:	f107 020f 	add.w	r2, r7, #15
 80048aa:	f04f 33ff 	mov.w	r3, #4294967295
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	2301      	movs	r3, #1
 80048b2:	f7fd fae9 	bl	8001e88 <HAL_I2C_Master_Transmit>
}
 80048b6:	bf00      	nop
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <_ZN7HTU21DF21_startTempMeasurementEv>:


void HTU21DF::_startTempMeasurement(){
 80048be:	b580      	push	{r7, lr}
 80048c0:	b086      	sub	sp, #24
 80048c2:	af02      	add	r7, sp, #8
 80048c4:	6078      	str	r0, [r7, #4]
	uint8_t cmd;
	cmd = HTU21DF_READTEMP;
 80048c6:	23e3      	movs	r3, #227	; 0xe3
 80048c8:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(this->_hi2c,this->_devAddress,&cmd,1,HAL_MAX_DELAY);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a18      	ldr	r0, [r3, #32]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	7f5b      	ldrb	r3, [r3, #29]
 80048d2:	b299      	uxth	r1, r3
 80048d4:	f107 020f 	add.w	r2, r7, #15
 80048d8:	f04f 33ff 	mov.w	r3, #4294967295
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	2301      	movs	r3, #1
 80048e0:	f7fd fad2 	bl	8001e88 <HAL_I2C_Master_Transmit>
}
 80048e4:	bf00      	nop
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <_ZN7HTU21DF25_startHumidityMeasurementEv>:

void HTU21DF::_startHumidityMeasurement(){
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	6078      	str	r0, [r7, #4]
	uint8_t cmd;
	cmd = HTU21DF_READHUM;
 80048f4:	23e5      	movs	r3, #229	; 0xe5
 80048f6:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(this->_hi2c,this->_devAddress,&cmd,1,HAL_MAX_DELAY);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a18      	ldr	r0, [r3, #32]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	7f5b      	ldrb	r3, [r3, #29]
 8004900:	b299      	uxth	r1, r3
 8004902:	f107 020f 	add.w	r2, r7, #15
 8004906:	f04f 33ff 	mov.w	r3, #4294967295
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	2301      	movs	r3, #1
 800490e:	f7fd fabb 	bl	8001e88 <HAL_I2C_Master_Transmit>
}
 8004912:	bf00      	nop
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
	...

0800491c <_ZN7HTU21DF16_readTemperatureEPf>:
 *
 * @return a single-precision (32-bit) float value indicating the measured
 *         temperature in degrees Celsius or NAN on failure.
 *
 */
bool HTU21DF::_readTemperature(float *temperature) {
 800491c:	b580      	push	{r7, lr}
 800491e:	b088      	sub	sp, #32
 8004920:	af02      	add	r7, sp, #8
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]

//  HAL_Delay(50);// add delay between request and actual read!

  uint8_t buf[3];

  if(!HAL_I2C_Master_Receive(this->_hi2c,this->_devAddress,buf,3,HAL_MAX_DELAY)==HAL_OK) return false;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a18      	ldr	r0, [r3, #32]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	7f5b      	ldrb	r3, [r3, #29]
 800492e:	b299      	uxth	r1, r3
 8004930:	f107 020c 	add.w	r2, r7, #12
 8004934:	f04f 33ff 	mov.w	r3, #4294967295
 8004938:	9300      	str	r3, [sp, #0]
 800493a:	2303      	movs	r3, #3
 800493c:	f7fd fbbc 	bl	80020b8 <HAL_I2C_Master_Receive>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	bf14      	ite	ne
 8004946:	2301      	movne	r3, #1
 8004948:	2300      	moveq	r3, #0
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <_ZN7HTU21DF16_readTemperatureEPf+0x38>
 8004950:	2300      	movs	r3, #0
 8004952:	e034      	b.n	80049be <_ZN7HTU21DF16_readTemperatureEPf+0xa2>

  /* Read 16 bits of data, dropping the last two status bits. */
  uint16_t t = buf[0];
 8004954:	7b3b      	ldrb	r3, [r7, #12]
 8004956:	82fb      	strh	r3, [r7, #22]
  t <<= 8;
 8004958:	8afb      	ldrh	r3, [r7, #22]
 800495a:	021b      	lsls	r3, r3, #8
 800495c:	82fb      	strh	r3, [r7, #22]
  t |= buf[1] & 0b11111100;
 800495e:	7b7b      	ldrb	r3, [r7, #13]
 8004960:	b21b      	sxth	r3, r3
 8004962:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8004966:	b21a      	sxth	r2, r3
 8004968:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800496c:	4313      	orrs	r3, r2
 800496e:	b21b      	sxth	r3, r3
 8004970:	82fb      	strh	r3, [r7, #22]

  // 3rd byte is the CRC

  float temp = t;
 8004972:	8afb      	ldrh	r3, [r7, #22]
 8004974:	ee07 3a90 	vmov	s15, r3
 8004978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800497c:	edc7 7a04 	vstr	s15, [r7, #16]
  temp *= 175.72f;
 8004980:	edd7 7a04 	vldr	s15, [r7, #16]
 8004984:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80049c8 <_ZN7HTU21DF16_readTemperatureEPf+0xac>
 8004988:	ee67 7a87 	vmul.f32	s15, s15, s14
 800498c:	edc7 7a04 	vstr	s15, [r7, #16]
  temp /= 65536.0f;
 8004990:	ed97 7a04 	vldr	s14, [r7, #16]
 8004994:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80049cc <_ZN7HTU21DF16_readTemperatureEPf+0xb0>
 8004998:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800499c:	edc7 7a04 	vstr	s15, [r7, #16]
  temp -= 46.85f;
 80049a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80049a4:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80049d0 <_ZN7HTU21DF16_readTemperatureEPf+0xb4>
 80049a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80049ac:	edc7 7a04 	vstr	s15, [r7, #16]

  /* Track the value internally in case we need to access it later. */
  _last_temp = temp;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	611a      	str	r2, [r3, #16]

  *temperature = temp;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	601a      	str	r2, [r3, #0]
  return true;
 80049bc:	2301      	movs	r3, #1
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	432fb852 	.word	0x432fb852
 80049cc:	47800000 	.word	0x47800000
 80049d0:	423b6666 	.word	0x423b6666

080049d4 <_ZN7HTU21DF13_readHumidityEPf>:
 * Performs a single relative humidity conversion.
 *
 * @return A single-precision (32-bit) float value indicating the relative
 *         humidity in percent (0..100.0%).
 */
bool HTU21DF::_readHumidity(float *humidity) {
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af02      	add	r7, sp, #8
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  //sleep_us(50000);
  //HAL_Delay(50);

  uint8_t buf[3];

  if(!HAL_I2C_Master_Receive(this->_hi2c,this->_devAddress,buf,3,HAL_MAX_DELAY)==HAL_OK) return false;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a18      	ldr	r0, [r3, #32]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	7f5b      	ldrb	r3, [r3, #29]
 80049e6:	b299      	uxth	r1, r3
 80049e8:	f107 020c 	add.w	r2, r7, #12
 80049ec:	f04f 33ff 	mov.w	r3, #4294967295
 80049f0:	9300      	str	r3, [sp, #0]
 80049f2:	2303      	movs	r3, #3
 80049f4:	f7fd fb60 	bl	80020b8 <HAL_I2C_Master_Receive>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	bf14      	ite	ne
 80049fe:	2301      	movne	r3, #1
 8004a00:	2300      	moveq	r3, #0
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <_ZN7HTU21DF13_readHumidityEPf+0x38>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	e034      	b.n	8004a76 <_ZN7HTU21DF13_readHumidityEPf+0xa2>

  /* Read 16 bits of data, dropping the last two status bits. */
  uint16_t h = buf[0];
 8004a0c:	7b3b      	ldrb	r3, [r7, #12]
 8004a0e:	82fb      	strh	r3, [r7, #22]
  h <<= 8;
 8004a10:	8afb      	ldrh	r3, [r7, #22]
 8004a12:	021b      	lsls	r3, r3, #8
 8004a14:	82fb      	strh	r3, [r7, #22]
  h |= buf[1] & 0b11111100;
 8004a16:	7b7b      	ldrb	r3, [r7, #13]
 8004a18:	b21b      	sxth	r3, r3
 8004a1a:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8004a1e:	b21a      	sxth	r2, r3
 8004a20:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	b21b      	sxth	r3, r3
 8004a28:	82fb      	strh	r3, [r7, #22]

  // 3rd byte is the CRC

  float hum = h;
 8004a2a:	8afb      	ldrh	r3, [r7, #22]
 8004a2c:	ee07 3a90 	vmov	s15, r3
 8004a30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a34:	edc7 7a04 	vstr	s15, [r7, #16]
  hum *= 125.0f;
 8004a38:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a3c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004a80 <_ZN7HTU21DF13_readHumidityEPf+0xac>
 8004a40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a44:	edc7 7a04 	vstr	s15, [r7, #16]
  hum /= 65536.0f;
 8004a48:	ed97 7a04 	vldr	s14, [r7, #16]
 8004a4c:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8004a84 <_ZN7HTU21DF13_readHumidityEPf+0xb0>
 8004a50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a54:	edc7 7a04 	vstr	s15, [r7, #16]
  hum -= 6.0f;
 8004a58:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a5c:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8004a60:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a64:	edc7 7a04 	vstr	s15, [r7, #16]

  /* Track the value internally in case we need to access it later. */
  _last_humidity = hum;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	60da      	str	r2, [r3, #12]

  *humidity=hum;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	601a      	str	r2, [r3, #0]
  return true;
 8004a74:	2301      	movs	r3, #1
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3718      	adds	r7, #24
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	42fa0000 	.word	0x42fa0000
 8004a84:	47800000 	.word	0x47800000

08004a88 <_ZN7HTU21DF4mainEv>:

void HTU21DF::main(){
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	switch(state){
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	2b07      	cmp	r3, #7
 8004a96:	f200 80c6 	bhi.w	8004c26 <_ZN7HTU21DF4mainEv+0x19e>
 8004a9a:	a201      	add	r2, pc, #4	; (adr r2, 8004aa0 <_ZN7HTU21DF4mainEv+0x18>)
 8004a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa0:	08004ac1 	.word	0x08004ac1
 8004aa4:	08004aed 	.word	0x08004aed
 8004aa8:	08004b1b 	.word	0x08004b1b
 8004aac:	08004b49 	.word	0x08004b49
 8004ab0:	08004b61 	.word	0x08004b61
 8004ab4:	08004b79 	.word	0x08004b79
 8004ab8:	08004bb7 	.word	0x08004bb7
 8004abc:	08004bfb 	.word	0x08004bfb
	case htu21df_init_state:
		if(checkDevice()){ // check if device exists
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 f8c1 	bl	8004c48 <_ZN7HTU21DF11checkDeviceEv>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00b      	beq.n	8004ae4 <_ZN7HTU21DF4mainEv+0x5c>
			reset(); // if device exists send reset.
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f7ff fedf 	bl	8004890 <_ZN7HTU21DF5resetEv>
			last_update=HAL_GetTick();
 8004ad2:	f7fc febd 	bl	8001850 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	619a      	str	r2, [r3, #24]
			state=htu21df_reset_state;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	701a      	strb	r2, [r3, #0]
		} else{
			state=htu21df_error_state;
		}
		break;
 8004ae2:	e0ad      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
			state=htu21df_error_state;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2207      	movs	r2, #7
 8004ae8:	701a      	strb	r2, [r3, #0]
		break;
 8004aea:	e0a9      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
	case htu21df_reset_state:
		if(HAL_GetTick()>(last_update+15)){ // wait 15ms for soft reset.
 8004aec:	f7fc feb0 	bl	8001850 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	330f      	adds	r3, #15
 8004af8:	429a      	cmp	r2, r3
 8004afa:	bf8c      	ite	hi
 8004afc:	2301      	movhi	r3, #1
 8004afe:	2300      	movls	r3, #0
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 8093 	beq.w	8004c2e <_ZN7HTU21DF4mainEv+0x1a6>
			last_update=HAL_GetTick();
 8004b08:	f7fc fea2 	bl	8001850 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	619a      	str	r2, [r3, #24]
			state=htu21df_sleep_state;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2202      	movs	r2, #2
 8004b16:	701a      	strb	r2, [r3, #0]
		}
		break;
 8004b18:	e089      	b.n	8004c2e <_ZN7HTU21DF4mainEv+0x1a6>
	case htu21df_sleep_state:
		if(HAL_GetTick()>(last_update+1000)){
 8004b1a:	f7fc fe99 	bl	8001850 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	bf8c      	ite	hi
 8004b2c:	2301      	movhi	r3, #1
 8004b2e:	2300      	movls	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d07d      	beq.n	8004c32 <_ZN7HTU21DF4mainEv+0x1aa>
			state=htu21df_measure_temp_state;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2203      	movs	r2, #3
 8004b3a:	701a      	strb	r2, [r3, #0]
			last_update=HAL_GetTick();
 8004b3c:	f7fc fe88 	bl	8001850 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	619a      	str	r2, [r3, #24]
		}
		break;
 8004b46:	e074      	b.n	8004c32 <_ZN7HTU21DF4mainEv+0x1aa>
	case htu21df_measure_temp_state:
		_startTempMeasurement();
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f7ff feb8 	bl	80048be <_ZN7HTU21DF21_startTempMeasurementEv>
		last_update=HAL_GetTick();
 8004b4e:	f7fc fe7f 	bl	8001850 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	619a      	str	r2, [r3, #24]
		state=htu21df_read_temp_state;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2205      	movs	r2, #5
 8004b5c:	701a      	strb	r2, [r3, #0]
		break;
 8004b5e:	e06f      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
	case htu21df_measure_humidity_state:
		_startHumidityMeasurement();
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7ff fec3 	bl	80048ec <_ZN7HTU21DF25_startHumidityMeasurementEv>
		last_update=HAL_GetTick();
 8004b66:	f7fc fe73 	bl	8001850 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	619a      	str	r2, [r3, #24]
		state=htu21df_read_humidity_state;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2206      	movs	r2, #6
 8004b74:	701a      	strb	r2, [r3, #0]
		break;
 8004b76:	e063      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
	case htu21df_read_temp_state:
		if(HAL_GetTick()>(last_update+50)){
 8004b78:	f7fc fe6a 	bl	8001850 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	3332      	adds	r3, #50	; 0x32
 8004b84:	429a      	cmp	r2, r3
 8004b86:	bf8c      	ite	hi
 8004b88:	2301      	movhi	r3, #1
 8004b8a:	2300      	movls	r3, #0
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d051      	beq.n	8004c36 <_ZN7HTU21DF4mainEv+0x1ae>
			if(_readTemperature(&_temp)){
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	3308      	adds	r3, #8
 8004b96:	4619      	mov	r1, r3
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f7ff febf 	bl	800491c <_ZN7HTU21DF16_readTemperatureEPf>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d048      	beq.n	8004c36 <_ZN7HTU21DF4mainEv+0x1ae>
				last_update=HAL_GetTick();
 8004ba4:	f7fc fe54 	bl	8001850 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	619a      	str	r2, [r3, #24]
				state=htu21df_measure_humidity_state;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2204      	movs	r2, #4
 8004bb2:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 8004bb4:	e03f      	b.n	8004c36 <_ZN7HTU21DF4mainEv+0x1ae>
	case htu21df_read_humidity_state:
		if(HAL_GetTick()>(last_update+50)){
 8004bb6:	f7fc fe4b 	bl	8001850 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	3332      	adds	r3, #50	; 0x32
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	bf8c      	ite	hi
 8004bc6:	2301      	movhi	r3, #1
 8004bc8:	2300      	movls	r3, #0
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d034      	beq.n	8004c3a <_ZN7HTU21DF4mainEv+0x1b2>
			if(_readHumidity(&_humidity)){
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7ff fefc 	bl	80049d4 <_ZN7HTU21DF13_readHumidityEPf>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d02b      	beq.n	8004c3a <_ZN7HTU21DF4mainEv+0x1b2>
				_newData=true;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	771a      	strb	r2, [r3, #28]
				last_update=HAL_GetTick();
 8004be8:	f7fc fe32 	bl	8001850 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	619a      	str	r2, [r3, #24]
				state=htu21df_sleep_state;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2202      	movs	r2, #2
 8004bf6:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 8004bf8:	e01f      	b.n	8004c3a <_ZN7HTU21DF4mainEv+0x1b2>
	case htu21df_error_state:
		if(HAL_GetTick()>(last_update+100)){
 8004bfa:	f7fc fe29 	bl	8001850 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	3364      	adds	r3, #100	; 0x64
 8004c06:	429a      	cmp	r2, r3
 8004c08:	bf8c      	ite	hi
 8004c0a:	2301      	movhi	r3, #1
 8004c0c:	2300      	movls	r3, #0
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d014      	beq.n	8004c3e <_ZN7HTU21DF4mainEv+0x1b6>
			last_update=HAL_GetTick();
 8004c14:	f7fc fe1c 	bl	8001850 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	619a      	str	r2, [r3, #24]
			state=htu21df_init_state;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	701a      	strb	r2, [r3, #0]
		}
		break;
 8004c24:	e00b      	b.n	8004c3e <_ZN7HTU21DF4mainEv+0x1b6>
	default:
		state=htu21df_init_state;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	701a      	strb	r2, [r3, #0]
		break;
 8004c2c:	e008      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
		break;
 8004c2e:	bf00      	nop
 8004c30:	e006      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
		break;
 8004c32:	bf00      	nop
 8004c34:	e004      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
		break;
 8004c36:	bf00      	nop
 8004c38:	e002      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
		break;
 8004c3a:	bf00      	nop
 8004c3c:	e000      	b.n	8004c40 <_ZN7HTU21DF4mainEv+0x1b8>
		break;
 8004c3e:	bf00      	nop
	}
}
 8004c40:	bf00      	nop
 8004c42:	3708      	adds	r7, #8
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <_ZN7HTU21DF11checkDeviceEv>:

bool HTU21DF::checkDevice(){
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef I2CStatus = HAL_I2C_IsDeviceReady(_hi2c,_devAddress,1,HAL_MAX_DELAY);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a18      	ldr	r0, [r3, #32]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	7f5b      	ldrb	r3, [r3, #29]
 8004c58:	b299      	uxth	r1, r3
 8004c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f7fd fb20 	bl	80022a4 <HAL_I2C_IsDeviceReady>
 8004c64:	4603      	mov	r3, r0
 8004c66:	73fb      	strb	r3, [r7, #15]
	return (HAL_OK==I2CStatus);
 8004c68:	7bfb      	ldrb	r3, [r7, #15]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	bf0c      	ite	eq
 8004c6e:	2301      	moveq	r3, #1
 8004c70:	2300      	movne	r3, #0
 8004c72:	b2db      	uxtb	r3, r3
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3710      	adds	r7, #16
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <_ZN7HTU21DF7newDataEv>:

bool HTU21DF::newData(){
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
	return _newData;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	7f1b      	ldrb	r3, [r3, #28]
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <_ZN7HTU21DF15readTemperatureEPf>:

bool HTU21DF::readTemperature(float *temperature){
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
	*temperature=_temp;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689a      	ldr	r2, [r3, #8]
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	601a      	str	r2, [r3, #0]
	_newData=false;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	771a      	strb	r2, [r3, #28]
	return _newData;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	7f1b      	ldrb	r3, [r3, #28]
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <_ZN7HTU21DF12readHumidityEPf>:

bool HTU21DF::readHumidity(float *humidity){
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
	*humidity = _humidity;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	601a      	str	r2, [r3, #0]
	_newData=false;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	771a      	strb	r2, [r3, #28]
	return _newData;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	7f1b      	ldrb	r3, [r3, #28]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <malloc>:
 8004ce4:	4b02      	ldr	r3, [pc, #8]	; (8004cf0 <malloc+0xc>)
 8004ce6:	4601      	mov	r1, r0
 8004ce8:	6818      	ldr	r0, [r3, #0]
 8004cea:	f000 b823 	b.w	8004d34 <_malloc_r>
 8004cee:	bf00      	nop
 8004cf0:	2000006c 	.word	0x2000006c

08004cf4 <sbrk_aligned>:
 8004cf4:	b570      	push	{r4, r5, r6, lr}
 8004cf6:	4e0e      	ldr	r6, [pc, #56]	; (8004d30 <sbrk_aligned+0x3c>)
 8004cf8:	460c      	mov	r4, r1
 8004cfa:	6831      	ldr	r1, [r6, #0]
 8004cfc:	4605      	mov	r5, r0
 8004cfe:	b911      	cbnz	r1, 8004d06 <sbrk_aligned+0x12>
 8004d00:	f001 f892 	bl	8005e28 <_sbrk_r>
 8004d04:	6030      	str	r0, [r6, #0]
 8004d06:	4621      	mov	r1, r4
 8004d08:	4628      	mov	r0, r5
 8004d0a:	f001 f88d 	bl	8005e28 <_sbrk_r>
 8004d0e:	1c43      	adds	r3, r0, #1
 8004d10:	d00a      	beq.n	8004d28 <sbrk_aligned+0x34>
 8004d12:	1cc4      	adds	r4, r0, #3
 8004d14:	f024 0403 	bic.w	r4, r4, #3
 8004d18:	42a0      	cmp	r0, r4
 8004d1a:	d007      	beq.n	8004d2c <sbrk_aligned+0x38>
 8004d1c:	1a21      	subs	r1, r4, r0
 8004d1e:	4628      	mov	r0, r5
 8004d20:	f001 f882 	bl	8005e28 <_sbrk_r>
 8004d24:	3001      	adds	r0, #1
 8004d26:	d101      	bne.n	8004d2c <sbrk_aligned+0x38>
 8004d28:	f04f 34ff 	mov.w	r4, #4294967295
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	bd70      	pop	{r4, r5, r6, pc}
 8004d30:	20000404 	.word	0x20000404

08004d34 <_malloc_r>:
 8004d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d38:	1ccd      	adds	r5, r1, #3
 8004d3a:	f025 0503 	bic.w	r5, r5, #3
 8004d3e:	3508      	adds	r5, #8
 8004d40:	2d0c      	cmp	r5, #12
 8004d42:	bf38      	it	cc
 8004d44:	250c      	movcc	r5, #12
 8004d46:	2d00      	cmp	r5, #0
 8004d48:	4607      	mov	r7, r0
 8004d4a:	db01      	blt.n	8004d50 <_malloc_r+0x1c>
 8004d4c:	42a9      	cmp	r1, r5
 8004d4e:	d905      	bls.n	8004d5c <_malloc_r+0x28>
 8004d50:	230c      	movs	r3, #12
 8004d52:	603b      	str	r3, [r7, #0]
 8004d54:	2600      	movs	r6, #0
 8004d56:	4630      	mov	r0, r6
 8004d58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d5c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004e30 <_malloc_r+0xfc>
 8004d60:	f000 f868 	bl	8004e34 <__malloc_lock>
 8004d64:	f8d8 3000 	ldr.w	r3, [r8]
 8004d68:	461c      	mov	r4, r3
 8004d6a:	bb5c      	cbnz	r4, 8004dc4 <_malloc_r+0x90>
 8004d6c:	4629      	mov	r1, r5
 8004d6e:	4638      	mov	r0, r7
 8004d70:	f7ff ffc0 	bl	8004cf4 <sbrk_aligned>
 8004d74:	1c43      	adds	r3, r0, #1
 8004d76:	4604      	mov	r4, r0
 8004d78:	d155      	bne.n	8004e26 <_malloc_r+0xf2>
 8004d7a:	f8d8 4000 	ldr.w	r4, [r8]
 8004d7e:	4626      	mov	r6, r4
 8004d80:	2e00      	cmp	r6, #0
 8004d82:	d145      	bne.n	8004e10 <_malloc_r+0xdc>
 8004d84:	2c00      	cmp	r4, #0
 8004d86:	d048      	beq.n	8004e1a <_malloc_r+0xe6>
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	4631      	mov	r1, r6
 8004d8c:	4638      	mov	r0, r7
 8004d8e:	eb04 0903 	add.w	r9, r4, r3
 8004d92:	f001 f849 	bl	8005e28 <_sbrk_r>
 8004d96:	4581      	cmp	r9, r0
 8004d98:	d13f      	bne.n	8004e1a <_malloc_r+0xe6>
 8004d9a:	6821      	ldr	r1, [r4, #0]
 8004d9c:	1a6d      	subs	r5, r5, r1
 8004d9e:	4629      	mov	r1, r5
 8004da0:	4638      	mov	r0, r7
 8004da2:	f7ff ffa7 	bl	8004cf4 <sbrk_aligned>
 8004da6:	3001      	adds	r0, #1
 8004da8:	d037      	beq.n	8004e1a <_malloc_r+0xe6>
 8004daa:	6823      	ldr	r3, [r4, #0]
 8004dac:	442b      	add	r3, r5
 8004dae:	6023      	str	r3, [r4, #0]
 8004db0:	f8d8 3000 	ldr.w	r3, [r8]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d038      	beq.n	8004e2a <_malloc_r+0xf6>
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	42a2      	cmp	r2, r4
 8004dbc:	d12b      	bne.n	8004e16 <_malloc_r+0xe2>
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	605a      	str	r2, [r3, #4]
 8004dc2:	e00f      	b.n	8004de4 <_malloc_r+0xb0>
 8004dc4:	6822      	ldr	r2, [r4, #0]
 8004dc6:	1b52      	subs	r2, r2, r5
 8004dc8:	d41f      	bmi.n	8004e0a <_malloc_r+0xd6>
 8004dca:	2a0b      	cmp	r2, #11
 8004dcc:	d917      	bls.n	8004dfe <_malloc_r+0xca>
 8004dce:	1961      	adds	r1, r4, r5
 8004dd0:	42a3      	cmp	r3, r4
 8004dd2:	6025      	str	r5, [r4, #0]
 8004dd4:	bf18      	it	ne
 8004dd6:	6059      	strne	r1, [r3, #4]
 8004dd8:	6863      	ldr	r3, [r4, #4]
 8004dda:	bf08      	it	eq
 8004ddc:	f8c8 1000 	streq.w	r1, [r8]
 8004de0:	5162      	str	r2, [r4, r5]
 8004de2:	604b      	str	r3, [r1, #4]
 8004de4:	4638      	mov	r0, r7
 8004de6:	f104 060b 	add.w	r6, r4, #11
 8004dea:	f000 f829 	bl	8004e40 <__malloc_unlock>
 8004dee:	f026 0607 	bic.w	r6, r6, #7
 8004df2:	1d23      	adds	r3, r4, #4
 8004df4:	1af2      	subs	r2, r6, r3
 8004df6:	d0ae      	beq.n	8004d56 <_malloc_r+0x22>
 8004df8:	1b9b      	subs	r3, r3, r6
 8004dfa:	50a3      	str	r3, [r4, r2]
 8004dfc:	e7ab      	b.n	8004d56 <_malloc_r+0x22>
 8004dfe:	42a3      	cmp	r3, r4
 8004e00:	6862      	ldr	r2, [r4, #4]
 8004e02:	d1dd      	bne.n	8004dc0 <_malloc_r+0x8c>
 8004e04:	f8c8 2000 	str.w	r2, [r8]
 8004e08:	e7ec      	b.n	8004de4 <_malloc_r+0xb0>
 8004e0a:	4623      	mov	r3, r4
 8004e0c:	6864      	ldr	r4, [r4, #4]
 8004e0e:	e7ac      	b.n	8004d6a <_malloc_r+0x36>
 8004e10:	4634      	mov	r4, r6
 8004e12:	6876      	ldr	r6, [r6, #4]
 8004e14:	e7b4      	b.n	8004d80 <_malloc_r+0x4c>
 8004e16:	4613      	mov	r3, r2
 8004e18:	e7cc      	b.n	8004db4 <_malloc_r+0x80>
 8004e1a:	230c      	movs	r3, #12
 8004e1c:	603b      	str	r3, [r7, #0]
 8004e1e:	4638      	mov	r0, r7
 8004e20:	f000 f80e 	bl	8004e40 <__malloc_unlock>
 8004e24:	e797      	b.n	8004d56 <_malloc_r+0x22>
 8004e26:	6025      	str	r5, [r4, #0]
 8004e28:	e7dc      	b.n	8004de4 <_malloc_r+0xb0>
 8004e2a:	605b      	str	r3, [r3, #4]
 8004e2c:	deff      	udf	#255	; 0xff
 8004e2e:	bf00      	nop
 8004e30:	20000400 	.word	0x20000400

08004e34 <__malloc_lock>:
 8004e34:	4801      	ldr	r0, [pc, #4]	; (8004e3c <__malloc_lock+0x8>)
 8004e36:	f001 b844 	b.w	8005ec2 <__retarget_lock_acquire_recursive>
 8004e3a:	bf00      	nop
 8004e3c:	20000548 	.word	0x20000548

08004e40 <__malloc_unlock>:
 8004e40:	4801      	ldr	r0, [pc, #4]	; (8004e48 <__malloc_unlock+0x8>)
 8004e42:	f001 b83f 	b.w	8005ec4 <__retarget_lock_release_recursive>
 8004e46:	bf00      	nop
 8004e48:	20000548 	.word	0x20000548

08004e4c <__cvt>:
 8004e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e50:	ec55 4b10 	vmov	r4, r5, d0
 8004e54:	2d00      	cmp	r5, #0
 8004e56:	460e      	mov	r6, r1
 8004e58:	4619      	mov	r1, r3
 8004e5a:	462b      	mov	r3, r5
 8004e5c:	bfbb      	ittet	lt
 8004e5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004e62:	461d      	movlt	r5, r3
 8004e64:	2300      	movge	r3, #0
 8004e66:	232d      	movlt	r3, #45	; 0x2d
 8004e68:	700b      	strb	r3, [r1, #0]
 8004e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e70:	4691      	mov	r9, r2
 8004e72:	f023 0820 	bic.w	r8, r3, #32
 8004e76:	bfbc      	itt	lt
 8004e78:	4622      	movlt	r2, r4
 8004e7a:	4614      	movlt	r4, r2
 8004e7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e80:	d005      	beq.n	8004e8e <__cvt+0x42>
 8004e82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004e86:	d100      	bne.n	8004e8a <__cvt+0x3e>
 8004e88:	3601      	adds	r6, #1
 8004e8a:	2102      	movs	r1, #2
 8004e8c:	e000      	b.n	8004e90 <__cvt+0x44>
 8004e8e:	2103      	movs	r1, #3
 8004e90:	ab03      	add	r3, sp, #12
 8004e92:	9301      	str	r3, [sp, #4]
 8004e94:	ab02      	add	r3, sp, #8
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	ec45 4b10 	vmov	d0, r4, r5
 8004e9c:	4653      	mov	r3, sl
 8004e9e:	4632      	mov	r2, r6
 8004ea0:	f001 f8ae 	bl	8006000 <_dtoa_r>
 8004ea4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	d102      	bne.n	8004eb2 <__cvt+0x66>
 8004eac:	f019 0f01 	tst.w	r9, #1
 8004eb0:	d022      	beq.n	8004ef8 <__cvt+0xac>
 8004eb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004eb6:	eb07 0906 	add.w	r9, r7, r6
 8004eba:	d110      	bne.n	8004ede <__cvt+0x92>
 8004ebc:	783b      	ldrb	r3, [r7, #0]
 8004ebe:	2b30      	cmp	r3, #48	; 0x30
 8004ec0:	d10a      	bne.n	8004ed8 <__cvt+0x8c>
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	4620      	mov	r0, r4
 8004ec8:	4629      	mov	r1, r5
 8004eca:	f7fb fdfd 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ece:	b918      	cbnz	r0, 8004ed8 <__cvt+0x8c>
 8004ed0:	f1c6 0601 	rsb	r6, r6, #1
 8004ed4:	f8ca 6000 	str.w	r6, [sl]
 8004ed8:	f8da 3000 	ldr.w	r3, [sl]
 8004edc:	4499      	add	r9, r3
 8004ede:	2200      	movs	r2, #0
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	f7fb fdef 	bl	8000ac8 <__aeabi_dcmpeq>
 8004eea:	b108      	cbz	r0, 8004ef0 <__cvt+0xa4>
 8004eec:	f8cd 900c 	str.w	r9, [sp, #12]
 8004ef0:	2230      	movs	r2, #48	; 0x30
 8004ef2:	9b03      	ldr	r3, [sp, #12]
 8004ef4:	454b      	cmp	r3, r9
 8004ef6:	d307      	bcc.n	8004f08 <__cvt+0xbc>
 8004ef8:	9b03      	ldr	r3, [sp, #12]
 8004efa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004efc:	1bdb      	subs	r3, r3, r7
 8004efe:	4638      	mov	r0, r7
 8004f00:	6013      	str	r3, [r2, #0]
 8004f02:	b004      	add	sp, #16
 8004f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f08:	1c59      	adds	r1, r3, #1
 8004f0a:	9103      	str	r1, [sp, #12]
 8004f0c:	701a      	strb	r2, [r3, #0]
 8004f0e:	e7f0      	b.n	8004ef2 <__cvt+0xa6>

08004f10 <__exponent>:
 8004f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f12:	4603      	mov	r3, r0
 8004f14:	2900      	cmp	r1, #0
 8004f16:	bfb8      	it	lt
 8004f18:	4249      	neglt	r1, r1
 8004f1a:	f803 2b02 	strb.w	r2, [r3], #2
 8004f1e:	bfb4      	ite	lt
 8004f20:	222d      	movlt	r2, #45	; 0x2d
 8004f22:	222b      	movge	r2, #43	; 0x2b
 8004f24:	2909      	cmp	r1, #9
 8004f26:	7042      	strb	r2, [r0, #1]
 8004f28:	dd2a      	ble.n	8004f80 <__exponent+0x70>
 8004f2a:	f10d 0207 	add.w	r2, sp, #7
 8004f2e:	4617      	mov	r7, r2
 8004f30:	260a      	movs	r6, #10
 8004f32:	4694      	mov	ip, r2
 8004f34:	fb91 f5f6 	sdiv	r5, r1, r6
 8004f38:	fb06 1415 	mls	r4, r6, r5, r1
 8004f3c:	3430      	adds	r4, #48	; 0x30
 8004f3e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004f42:	460c      	mov	r4, r1
 8004f44:	2c63      	cmp	r4, #99	; 0x63
 8004f46:	f102 32ff 	add.w	r2, r2, #4294967295
 8004f4a:	4629      	mov	r1, r5
 8004f4c:	dcf1      	bgt.n	8004f32 <__exponent+0x22>
 8004f4e:	3130      	adds	r1, #48	; 0x30
 8004f50:	f1ac 0402 	sub.w	r4, ip, #2
 8004f54:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004f58:	1c41      	adds	r1, r0, #1
 8004f5a:	4622      	mov	r2, r4
 8004f5c:	42ba      	cmp	r2, r7
 8004f5e:	d30a      	bcc.n	8004f76 <__exponent+0x66>
 8004f60:	f10d 0209 	add.w	r2, sp, #9
 8004f64:	eba2 020c 	sub.w	r2, r2, ip
 8004f68:	42bc      	cmp	r4, r7
 8004f6a:	bf88      	it	hi
 8004f6c:	2200      	movhi	r2, #0
 8004f6e:	4413      	add	r3, r2
 8004f70:	1a18      	subs	r0, r3, r0
 8004f72:	b003      	add	sp, #12
 8004f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f76:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004f7a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004f7e:	e7ed      	b.n	8004f5c <__exponent+0x4c>
 8004f80:	2330      	movs	r3, #48	; 0x30
 8004f82:	3130      	adds	r1, #48	; 0x30
 8004f84:	7083      	strb	r3, [r0, #2]
 8004f86:	70c1      	strb	r1, [r0, #3]
 8004f88:	1d03      	adds	r3, r0, #4
 8004f8a:	e7f1      	b.n	8004f70 <__exponent+0x60>

08004f8c <_printf_float>:
 8004f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f90:	ed2d 8b02 	vpush	{d8}
 8004f94:	b08d      	sub	sp, #52	; 0x34
 8004f96:	460c      	mov	r4, r1
 8004f98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004f9c:	4616      	mov	r6, r2
 8004f9e:	461f      	mov	r7, r3
 8004fa0:	4605      	mov	r5, r0
 8004fa2:	f000 ff09 	bl	8005db8 <_localeconv_r>
 8004fa6:	f8d0 a000 	ldr.w	sl, [r0]
 8004faa:	4650      	mov	r0, sl
 8004fac:	f7fb f960 	bl	8000270 <strlen>
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	930a      	str	r3, [sp, #40]	; 0x28
 8004fb4:	6823      	ldr	r3, [r4, #0]
 8004fb6:	9305      	str	r3, [sp, #20]
 8004fb8:	f8d8 3000 	ldr.w	r3, [r8]
 8004fbc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004fc0:	3307      	adds	r3, #7
 8004fc2:	f023 0307 	bic.w	r3, r3, #7
 8004fc6:	f103 0208 	add.w	r2, r3, #8
 8004fca:	f8c8 2000 	str.w	r2, [r8]
 8004fce:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004fd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004fd6:	9307      	str	r3, [sp, #28]
 8004fd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8004fdc:	ee08 0a10 	vmov	s16, r0
 8004fe0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004fe4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004fe8:	4b9e      	ldr	r3, [pc, #632]	; (8005264 <_printf_float+0x2d8>)
 8004fea:	f04f 32ff 	mov.w	r2, #4294967295
 8004fee:	f7fb fd9d 	bl	8000b2c <__aeabi_dcmpun>
 8004ff2:	bb88      	cbnz	r0, 8005058 <_printf_float+0xcc>
 8004ff4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ff8:	4b9a      	ldr	r3, [pc, #616]	; (8005264 <_printf_float+0x2d8>)
 8004ffa:	f04f 32ff 	mov.w	r2, #4294967295
 8004ffe:	f7fb fd77 	bl	8000af0 <__aeabi_dcmple>
 8005002:	bb48      	cbnz	r0, 8005058 <_printf_float+0xcc>
 8005004:	2200      	movs	r2, #0
 8005006:	2300      	movs	r3, #0
 8005008:	4640      	mov	r0, r8
 800500a:	4649      	mov	r1, r9
 800500c:	f7fb fd66 	bl	8000adc <__aeabi_dcmplt>
 8005010:	b110      	cbz	r0, 8005018 <_printf_float+0x8c>
 8005012:	232d      	movs	r3, #45	; 0x2d
 8005014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005018:	4a93      	ldr	r2, [pc, #588]	; (8005268 <_printf_float+0x2dc>)
 800501a:	4b94      	ldr	r3, [pc, #592]	; (800526c <_printf_float+0x2e0>)
 800501c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005020:	bf94      	ite	ls
 8005022:	4690      	movls	r8, r2
 8005024:	4698      	movhi	r8, r3
 8005026:	2303      	movs	r3, #3
 8005028:	6123      	str	r3, [r4, #16]
 800502a:	9b05      	ldr	r3, [sp, #20]
 800502c:	f023 0304 	bic.w	r3, r3, #4
 8005030:	6023      	str	r3, [r4, #0]
 8005032:	f04f 0900 	mov.w	r9, #0
 8005036:	9700      	str	r7, [sp, #0]
 8005038:	4633      	mov	r3, r6
 800503a:	aa0b      	add	r2, sp, #44	; 0x2c
 800503c:	4621      	mov	r1, r4
 800503e:	4628      	mov	r0, r5
 8005040:	f000 f9da 	bl	80053f8 <_printf_common>
 8005044:	3001      	adds	r0, #1
 8005046:	f040 8090 	bne.w	800516a <_printf_float+0x1de>
 800504a:	f04f 30ff 	mov.w	r0, #4294967295
 800504e:	b00d      	add	sp, #52	; 0x34
 8005050:	ecbd 8b02 	vpop	{d8}
 8005054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005058:	4642      	mov	r2, r8
 800505a:	464b      	mov	r3, r9
 800505c:	4640      	mov	r0, r8
 800505e:	4649      	mov	r1, r9
 8005060:	f7fb fd64 	bl	8000b2c <__aeabi_dcmpun>
 8005064:	b140      	cbz	r0, 8005078 <_printf_float+0xec>
 8005066:	464b      	mov	r3, r9
 8005068:	2b00      	cmp	r3, #0
 800506a:	bfbc      	itt	lt
 800506c:	232d      	movlt	r3, #45	; 0x2d
 800506e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005072:	4a7f      	ldr	r2, [pc, #508]	; (8005270 <_printf_float+0x2e4>)
 8005074:	4b7f      	ldr	r3, [pc, #508]	; (8005274 <_printf_float+0x2e8>)
 8005076:	e7d1      	b.n	800501c <_printf_float+0x90>
 8005078:	6863      	ldr	r3, [r4, #4]
 800507a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800507e:	9206      	str	r2, [sp, #24]
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	d13f      	bne.n	8005104 <_printf_float+0x178>
 8005084:	2306      	movs	r3, #6
 8005086:	6063      	str	r3, [r4, #4]
 8005088:	9b05      	ldr	r3, [sp, #20]
 800508a:	6861      	ldr	r1, [r4, #4]
 800508c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005090:	2300      	movs	r3, #0
 8005092:	9303      	str	r3, [sp, #12]
 8005094:	ab0a      	add	r3, sp, #40	; 0x28
 8005096:	e9cd b301 	strd	fp, r3, [sp, #4]
 800509a:	ab09      	add	r3, sp, #36	; 0x24
 800509c:	ec49 8b10 	vmov	d0, r8, r9
 80050a0:	9300      	str	r3, [sp, #0]
 80050a2:	6022      	str	r2, [r4, #0]
 80050a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80050a8:	4628      	mov	r0, r5
 80050aa:	f7ff fecf 	bl	8004e4c <__cvt>
 80050ae:	9b06      	ldr	r3, [sp, #24]
 80050b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050b2:	2b47      	cmp	r3, #71	; 0x47
 80050b4:	4680      	mov	r8, r0
 80050b6:	d108      	bne.n	80050ca <_printf_float+0x13e>
 80050b8:	1cc8      	adds	r0, r1, #3
 80050ba:	db02      	blt.n	80050c2 <_printf_float+0x136>
 80050bc:	6863      	ldr	r3, [r4, #4]
 80050be:	4299      	cmp	r1, r3
 80050c0:	dd41      	ble.n	8005146 <_printf_float+0x1ba>
 80050c2:	f1ab 0302 	sub.w	r3, fp, #2
 80050c6:	fa5f fb83 	uxtb.w	fp, r3
 80050ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80050ce:	d820      	bhi.n	8005112 <_printf_float+0x186>
 80050d0:	3901      	subs	r1, #1
 80050d2:	465a      	mov	r2, fp
 80050d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80050d8:	9109      	str	r1, [sp, #36]	; 0x24
 80050da:	f7ff ff19 	bl	8004f10 <__exponent>
 80050de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050e0:	1813      	adds	r3, r2, r0
 80050e2:	2a01      	cmp	r2, #1
 80050e4:	4681      	mov	r9, r0
 80050e6:	6123      	str	r3, [r4, #16]
 80050e8:	dc02      	bgt.n	80050f0 <_printf_float+0x164>
 80050ea:	6822      	ldr	r2, [r4, #0]
 80050ec:	07d2      	lsls	r2, r2, #31
 80050ee:	d501      	bpl.n	80050f4 <_printf_float+0x168>
 80050f0:	3301      	adds	r3, #1
 80050f2:	6123      	str	r3, [r4, #16]
 80050f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d09c      	beq.n	8005036 <_printf_float+0xaa>
 80050fc:	232d      	movs	r3, #45	; 0x2d
 80050fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005102:	e798      	b.n	8005036 <_printf_float+0xaa>
 8005104:	9a06      	ldr	r2, [sp, #24]
 8005106:	2a47      	cmp	r2, #71	; 0x47
 8005108:	d1be      	bne.n	8005088 <_printf_float+0xfc>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1bc      	bne.n	8005088 <_printf_float+0xfc>
 800510e:	2301      	movs	r3, #1
 8005110:	e7b9      	b.n	8005086 <_printf_float+0xfa>
 8005112:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005116:	d118      	bne.n	800514a <_printf_float+0x1be>
 8005118:	2900      	cmp	r1, #0
 800511a:	6863      	ldr	r3, [r4, #4]
 800511c:	dd0b      	ble.n	8005136 <_printf_float+0x1aa>
 800511e:	6121      	str	r1, [r4, #16]
 8005120:	b913      	cbnz	r3, 8005128 <_printf_float+0x19c>
 8005122:	6822      	ldr	r2, [r4, #0]
 8005124:	07d0      	lsls	r0, r2, #31
 8005126:	d502      	bpl.n	800512e <_printf_float+0x1a2>
 8005128:	3301      	adds	r3, #1
 800512a:	440b      	add	r3, r1
 800512c:	6123      	str	r3, [r4, #16]
 800512e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005130:	f04f 0900 	mov.w	r9, #0
 8005134:	e7de      	b.n	80050f4 <_printf_float+0x168>
 8005136:	b913      	cbnz	r3, 800513e <_printf_float+0x1b2>
 8005138:	6822      	ldr	r2, [r4, #0]
 800513a:	07d2      	lsls	r2, r2, #31
 800513c:	d501      	bpl.n	8005142 <_printf_float+0x1b6>
 800513e:	3302      	adds	r3, #2
 8005140:	e7f4      	b.n	800512c <_printf_float+0x1a0>
 8005142:	2301      	movs	r3, #1
 8005144:	e7f2      	b.n	800512c <_printf_float+0x1a0>
 8005146:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800514a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800514c:	4299      	cmp	r1, r3
 800514e:	db05      	blt.n	800515c <_printf_float+0x1d0>
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	6121      	str	r1, [r4, #16]
 8005154:	07d8      	lsls	r0, r3, #31
 8005156:	d5ea      	bpl.n	800512e <_printf_float+0x1a2>
 8005158:	1c4b      	adds	r3, r1, #1
 800515a:	e7e7      	b.n	800512c <_printf_float+0x1a0>
 800515c:	2900      	cmp	r1, #0
 800515e:	bfd4      	ite	le
 8005160:	f1c1 0202 	rsble	r2, r1, #2
 8005164:	2201      	movgt	r2, #1
 8005166:	4413      	add	r3, r2
 8005168:	e7e0      	b.n	800512c <_printf_float+0x1a0>
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	055a      	lsls	r2, r3, #21
 800516e:	d407      	bmi.n	8005180 <_printf_float+0x1f4>
 8005170:	6923      	ldr	r3, [r4, #16]
 8005172:	4642      	mov	r2, r8
 8005174:	4631      	mov	r1, r6
 8005176:	4628      	mov	r0, r5
 8005178:	47b8      	blx	r7
 800517a:	3001      	adds	r0, #1
 800517c:	d12c      	bne.n	80051d8 <_printf_float+0x24c>
 800517e:	e764      	b.n	800504a <_printf_float+0xbe>
 8005180:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005184:	f240 80e0 	bls.w	8005348 <_printf_float+0x3bc>
 8005188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800518c:	2200      	movs	r2, #0
 800518e:	2300      	movs	r3, #0
 8005190:	f7fb fc9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005194:	2800      	cmp	r0, #0
 8005196:	d034      	beq.n	8005202 <_printf_float+0x276>
 8005198:	4a37      	ldr	r2, [pc, #220]	; (8005278 <_printf_float+0x2ec>)
 800519a:	2301      	movs	r3, #1
 800519c:	4631      	mov	r1, r6
 800519e:	4628      	mov	r0, r5
 80051a0:	47b8      	blx	r7
 80051a2:	3001      	adds	r0, #1
 80051a4:	f43f af51 	beq.w	800504a <_printf_float+0xbe>
 80051a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051ac:	429a      	cmp	r2, r3
 80051ae:	db02      	blt.n	80051b6 <_printf_float+0x22a>
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	07d8      	lsls	r0, r3, #31
 80051b4:	d510      	bpl.n	80051d8 <_printf_float+0x24c>
 80051b6:	ee18 3a10 	vmov	r3, s16
 80051ba:	4652      	mov	r2, sl
 80051bc:	4631      	mov	r1, r6
 80051be:	4628      	mov	r0, r5
 80051c0:	47b8      	blx	r7
 80051c2:	3001      	adds	r0, #1
 80051c4:	f43f af41 	beq.w	800504a <_printf_float+0xbe>
 80051c8:	f04f 0800 	mov.w	r8, #0
 80051cc:	f104 091a 	add.w	r9, r4, #26
 80051d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051d2:	3b01      	subs	r3, #1
 80051d4:	4543      	cmp	r3, r8
 80051d6:	dc09      	bgt.n	80051ec <_printf_float+0x260>
 80051d8:	6823      	ldr	r3, [r4, #0]
 80051da:	079b      	lsls	r3, r3, #30
 80051dc:	f100 8107 	bmi.w	80053ee <_printf_float+0x462>
 80051e0:	68e0      	ldr	r0, [r4, #12]
 80051e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051e4:	4298      	cmp	r0, r3
 80051e6:	bfb8      	it	lt
 80051e8:	4618      	movlt	r0, r3
 80051ea:	e730      	b.n	800504e <_printf_float+0xc2>
 80051ec:	2301      	movs	r3, #1
 80051ee:	464a      	mov	r2, r9
 80051f0:	4631      	mov	r1, r6
 80051f2:	4628      	mov	r0, r5
 80051f4:	47b8      	blx	r7
 80051f6:	3001      	adds	r0, #1
 80051f8:	f43f af27 	beq.w	800504a <_printf_float+0xbe>
 80051fc:	f108 0801 	add.w	r8, r8, #1
 8005200:	e7e6      	b.n	80051d0 <_printf_float+0x244>
 8005202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005204:	2b00      	cmp	r3, #0
 8005206:	dc39      	bgt.n	800527c <_printf_float+0x2f0>
 8005208:	4a1b      	ldr	r2, [pc, #108]	; (8005278 <_printf_float+0x2ec>)
 800520a:	2301      	movs	r3, #1
 800520c:	4631      	mov	r1, r6
 800520e:	4628      	mov	r0, r5
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	f43f af19 	beq.w	800504a <_printf_float+0xbe>
 8005218:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800521c:	4313      	orrs	r3, r2
 800521e:	d102      	bne.n	8005226 <_printf_float+0x29a>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	07d9      	lsls	r1, r3, #31
 8005224:	d5d8      	bpl.n	80051d8 <_printf_float+0x24c>
 8005226:	ee18 3a10 	vmov	r3, s16
 800522a:	4652      	mov	r2, sl
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f af09 	beq.w	800504a <_printf_float+0xbe>
 8005238:	f04f 0900 	mov.w	r9, #0
 800523c:	f104 0a1a 	add.w	sl, r4, #26
 8005240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005242:	425b      	negs	r3, r3
 8005244:	454b      	cmp	r3, r9
 8005246:	dc01      	bgt.n	800524c <_printf_float+0x2c0>
 8005248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800524a:	e792      	b.n	8005172 <_printf_float+0x1e6>
 800524c:	2301      	movs	r3, #1
 800524e:	4652      	mov	r2, sl
 8005250:	4631      	mov	r1, r6
 8005252:	4628      	mov	r0, r5
 8005254:	47b8      	blx	r7
 8005256:	3001      	adds	r0, #1
 8005258:	f43f aef7 	beq.w	800504a <_printf_float+0xbe>
 800525c:	f109 0901 	add.w	r9, r9, #1
 8005260:	e7ee      	b.n	8005240 <_printf_float+0x2b4>
 8005262:	bf00      	nop
 8005264:	7fefffff 	.word	0x7fefffff
 8005268:	0800954c 	.word	0x0800954c
 800526c:	08009550 	.word	0x08009550
 8005270:	08009554 	.word	0x08009554
 8005274:	08009558 	.word	0x08009558
 8005278:	0800955c 	.word	0x0800955c
 800527c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800527e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005280:	429a      	cmp	r2, r3
 8005282:	bfa8      	it	ge
 8005284:	461a      	movge	r2, r3
 8005286:	2a00      	cmp	r2, #0
 8005288:	4691      	mov	r9, r2
 800528a:	dc37      	bgt.n	80052fc <_printf_float+0x370>
 800528c:	f04f 0b00 	mov.w	fp, #0
 8005290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005294:	f104 021a 	add.w	r2, r4, #26
 8005298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800529a:	9305      	str	r3, [sp, #20]
 800529c:	eba3 0309 	sub.w	r3, r3, r9
 80052a0:	455b      	cmp	r3, fp
 80052a2:	dc33      	bgt.n	800530c <_printf_float+0x380>
 80052a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052a8:	429a      	cmp	r2, r3
 80052aa:	db3b      	blt.n	8005324 <_printf_float+0x398>
 80052ac:	6823      	ldr	r3, [r4, #0]
 80052ae:	07da      	lsls	r2, r3, #31
 80052b0:	d438      	bmi.n	8005324 <_printf_float+0x398>
 80052b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80052b6:	eba2 0903 	sub.w	r9, r2, r3
 80052ba:	9b05      	ldr	r3, [sp, #20]
 80052bc:	1ad2      	subs	r2, r2, r3
 80052be:	4591      	cmp	r9, r2
 80052c0:	bfa8      	it	ge
 80052c2:	4691      	movge	r9, r2
 80052c4:	f1b9 0f00 	cmp.w	r9, #0
 80052c8:	dc35      	bgt.n	8005336 <_printf_float+0x3aa>
 80052ca:	f04f 0800 	mov.w	r8, #0
 80052ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052d2:	f104 0a1a 	add.w	sl, r4, #26
 80052d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052da:	1a9b      	subs	r3, r3, r2
 80052dc:	eba3 0309 	sub.w	r3, r3, r9
 80052e0:	4543      	cmp	r3, r8
 80052e2:	f77f af79 	ble.w	80051d8 <_printf_float+0x24c>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4652      	mov	r2, sl
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	f43f aeaa 	beq.w	800504a <_printf_float+0xbe>
 80052f6:	f108 0801 	add.w	r8, r8, #1
 80052fa:	e7ec      	b.n	80052d6 <_printf_float+0x34a>
 80052fc:	4613      	mov	r3, r2
 80052fe:	4631      	mov	r1, r6
 8005300:	4642      	mov	r2, r8
 8005302:	4628      	mov	r0, r5
 8005304:	47b8      	blx	r7
 8005306:	3001      	adds	r0, #1
 8005308:	d1c0      	bne.n	800528c <_printf_float+0x300>
 800530a:	e69e      	b.n	800504a <_printf_float+0xbe>
 800530c:	2301      	movs	r3, #1
 800530e:	4631      	mov	r1, r6
 8005310:	4628      	mov	r0, r5
 8005312:	9205      	str	r2, [sp, #20]
 8005314:	47b8      	blx	r7
 8005316:	3001      	adds	r0, #1
 8005318:	f43f ae97 	beq.w	800504a <_printf_float+0xbe>
 800531c:	9a05      	ldr	r2, [sp, #20]
 800531e:	f10b 0b01 	add.w	fp, fp, #1
 8005322:	e7b9      	b.n	8005298 <_printf_float+0x30c>
 8005324:	ee18 3a10 	vmov	r3, s16
 8005328:	4652      	mov	r2, sl
 800532a:	4631      	mov	r1, r6
 800532c:	4628      	mov	r0, r5
 800532e:	47b8      	blx	r7
 8005330:	3001      	adds	r0, #1
 8005332:	d1be      	bne.n	80052b2 <_printf_float+0x326>
 8005334:	e689      	b.n	800504a <_printf_float+0xbe>
 8005336:	9a05      	ldr	r2, [sp, #20]
 8005338:	464b      	mov	r3, r9
 800533a:	4442      	add	r2, r8
 800533c:	4631      	mov	r1, r6
 800533e:	4628      	mov	r0, r5
 8005340:	47b8      	blx	r7
 8005342:	3001      	adds	r0, #1
 8005344:	d1c1      	bne.n	80052ca <_printf_float+0x33e>
 8005346:	e680      	b.n	800504a <_printf_float+0xbe>
 8005348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800534a:	2a01      	cmp	r2, #1
 800534c:	dc01      	bgt.n	8005352 <_printf_float+0x3c6>
 800534e:	07db      	lsls	r3, r3, #31
 8005350:	d53a      	bpl.n	80053c8 <_printf_float+0x43c>
 8005352:	2301      	movs	r3, #1
 8005354:	4642      	mov	r2, r8
 8005356:	4631      	mov	r1, r6
 8005358:	4628      	mov	r0, r5
 800535a:	47b8      	blx	r7
 800535c:	3001      	adds	r0, #1
 800535e:	f43f ae74 	beq.w	800504a <_printf_float+0xbe>
 8005362:	ee18 3a10 	vmov	r3, s16
 8005366:	4652      	mov	r2, sl
 8005368:	4631      	mov	r1, r6
 800536a:	4628      	mov	r0, r5
 800536c:	47b8      	blx	r7
 800536e:	3001      	adds	r0, #1
 8005370:	f43f ae6b 	beq.w	800504a <_printf_float+0xbe>
 8005374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005378:	2200      	movs	r2, #0
 800537a:	2300      	movs	r3, #0
 800537c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005380:	f7fb fba2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005384:	b9d8      	cbnz	r0, 80053be <_printf_float+0x432>
 8005386:	f10a 33ff 	add.w	r3, sl, #4294967295
 800538a:	f108 0201 	add.w	r2, r8, #1
 800538e:	4631      	mov	r1, r6
 8005390:	4628      	mov	r0, r5
 8005392:	47b8      	blx	r7
 8005394:	3001      	adds	r0, #1
 8005396:	d10e      	bne.n	80053b6 <_printf_float+0x42a>
 8005398:	e657      	b.n	800504a <_printf_float+0xbe>
 800539a:	2301      	movs	r3, #1
 800539c:	4652      	mov	r2, sl
 800539e:	4631      	mov	r1, r6
 80053a0:	4628      	mov	r0, r5
 80053a2:	47b8      	blx	r7
 80053a4:	3001      	adds	r0, #1
 80053a6:	f43f ae50 	beq.w	800504a <_printf_float+0xbe>
 80053aa:	f108 0801 	add.w	r8, r8, #1
 80053ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053b0:	3b01      	subs	r3, #1
 80053b2:	4543      	cmp	r3, r8
 80053b4:	dcf1      	bgt.n	800539a <_printf_float+0x40e>
 80053b6:	464b      	mov	r3, r9
 80053b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80053bc:	e6da      	b.n	8005174 <_printf_float+0x1e8>
 80053be:	f04f 0800 	mov.w	r8, #0
 80053c2:	f104 0a1a 	add.w	sl, r4, #26
 80053c6:	e7f2      	b.n	80053ae <_printf_float+0x422>
 80053c8:	2301      	movs	r3, #1
 80053ca:	4642      	mov	r2, r8
 80053cc:	e7df      	b.n	800538e <_printf_float+0x402>
 80053ce:	2301      	movs	r3, #1
 80053d0:	464a      	mov	r2, r9
 80053d2:	4631      	mov	r1, r6
 80053d4:	4628      	mov	r0, r5
 80053d6:	47b8      	blx	r7
 80053d8:	3001      	adds	r0, #1
 80053da:	f43f ae36 	beq.w	800504a <_printf_float+0xbe>
 80053de:	f108 0801 	add.w	r8, r8, #1
 80053e2:	68e3      	ldr	r3, [r4, #12]
 80053e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053e6:	1a5b      	subs	r3, r3, r1
 80053e8:	4543      	cmp	r3, r8
 80053ea:	dcf0      	bgt.n	80053ce <_printf_float+0x442>
 80053ec:	e6f8      	b.n	80051e0 <_printf_float+0x254>
 80053ee:	f04f 0800 	mov.w	r8, #0
 80053f2:	f104 0919 	add.w	r9, r4, #25
 80053f6:	e7f4      	b.n	80053e2 <_printf_float+0x456>

080053f8 <_printf_common>:
 80053f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053fc:	4616      	mov	r6, r2
 80053fe:	4699      	mov	r9, r3
 8005400:	688a      	ldr	r2, [r1, #8]
 8005402:	690b      	ldr	r3, [r1, #16]
 8005404:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005408:	4293      	cmp	r3, r2
 800540a:	bfb8      	it	lt
 800540c:	4613      	movlt	r3, r2
 800540e:	6033      	str	r3, [r6, #0]
 8005410:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005414:	4607      	mov	r7, r0
 8005416:	460c      	mov	r4, r1
 8005418:	b10a      	cbz	r2, 800541e <_printf_common+0x26>
 800541a:	3301      	adds	r3, #1
 800541c:	6033      	str	r3, [r6, #0]
 800541e:	6823      	ldr	r3, [r4, #0]
 8005420:	0699      	lsls	r1, r3, #26
 8005422:	bf42      	ittt	mi
 8005424:	6833      	ldrmi	r3, [r6, #0]
 8005426:	3302      	addmi	r3, #2
 8005428:	6033      	strmi	r3, [r6, #0]
 800542a:	6825      	ldr	r5, [r4, #0]
 800542c:	f015 0506 	ands.w	r5, r5, #6
 8005430:	d106      	bne.n	8005440 <_printf_common+0x48>
 8005432:	f104 0a19 	add.w	sl, r4, #25
 8005436:	68e3      	ldr	r3, [r4, #12]
 8005438:	6832      	ldr	r2, [r6, #0]
 800543a:	1a9b      	subs	r3, r3, r2
 800543c:	42ab      	cmp	r3, r5
 800543e:	dc26      	bgt.n	800548e <_printf_common+0x96>
 8005440:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005444:	1e13      	subs	r3, r2, #0
 8005446:	6822      	ldr	r2, [r4, #0]
 8005448:	bf18      	it	ne
 800544a:	2301      	movne	r3, #1
 800544c:	0692      	lsls	r2, r2, #26
 800544e:	d42b      	bmi.n	80054a8 <_printf_common+0xb0>
 8005450:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005454:	4649      	mov	r1, r9
 8005456:	4638      	mov	r0, r7
 8005458:	47c0      	blx	r8
 800545a:	3001      	adds	r0, #1
 800545c:	d01e      	beq.n	800549c <_printf_common+0xa4>
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	6922      	ldr	r2, [r4, #16]
 8005462:	f003 0306 	and.w	r3, r3, #6
 8005466:	2b04      	cmp	r3, #4
 8005468:	bf02      	ittt	eq
 800546a:	68e5      	ldreq	r5, [r4, #12]
 800546c:	6833      	ldreq	r3, [r6, #0]
 800546e:	1aed      	subeq	r5, r5, r3
 8005470:	68a3      	ldr	r3, [r4, #8]
 8005472:	bf0c      	ite	eq
 8005474:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005478:	2500      	movne	r5, #0
 800547a:	4293      	cmp	r3, r2
 800547c:	bfc4      	itt	gt
 800547e:	1a9b      	subgt	r3, r3, r2
 8005480:	18ed      	addgt	r5, r5, r3
 8005482:	2600      	movs	r6, #0
 8005484:	341a      	adds	r4, #26
 8005486:	42b5      	cmp	r5, r6
 8005488:	d11a      	bne.n	80054c0 <_printf_common+0xc8>
 800548a:	2000      	movs	r0, #0
 800548c:	e008      	b.n	80054a0 <_printf_common+0xa8>
 800548e:	2301      	movs	r3, #1
 8005490:	4652      	mov	r2, sl
 8005492:	4649      	mov	r1, r9
 8005494:	4638      	mov	r0, r7
 8005496:	47c0      	blx	r8
 8005498:	3001      	adds	r0, #1
 800549a:	d103      	bne.n	80054a4 <_printf_common+0xac>
 800549c:	f04f 30ff 	mov.w	r0, #4294967295
 80054a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a4:	3501      	adds	r5, #1
 80054a6:	e7c6      	b.n	8005436 <_printf_common+0x3e>
 80054a8:	18e1      	adds	r1, r4, r3
 80054aa:	1c5a      	adds	r2, r3, #1
 80054ac:	2030      	movs	r0, #48	; 0x30
 80054ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054b2:	4422      	add	r2, r4
 80054b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054bc:	3302      	adds	r3, #2
 80054be:	e7c7      	b.n	8005450 <_printf_common+0x58>
 80054c0:	2301      	movs	r3, #1
 80054c2:	4622      	mov	r2, r4
 80054c4:	4649      	mov	r1, r9
 80054c6:	4638      	mov	r0, r7
 80054c8:	47c0      	blx	r8
 80054ca:	3001      	adds	r0, #1
 80054cc:	d0e6      	beq.n	800549c <_printf_common+0xa4>
 80054ce:	3601      	adds	r6, #1
 80054d0:	e7d9      	b.n	8005486 <_printf_common+0x8e>
	...

080054d4 <_printf_i>:
 80054d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054d8:	7e0f      	ldrb	r7, [r1, #24]
 80054da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054dc:	2f78      	cmp	r7, #120	; 0x78
 80054de:	4691      	mov	r9, r2
 80054e0:	4680      	mov	r8, r0
 80054e2:	460c      	mov	r4, r1
 80054e4:	469a      	mov	sl, r3
 80054e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054ea:	d807      	bhi.n	80054fc <_printf_i+0x28>
 80054ec:	2f62      	cmp	r7, #98	; 0x62
 80054ee:	d80a      	bhi.n	8005506 <_printf_i+0x32>
 80054f0:	2f00      	cmp	r7, #0
 80054f2:	f000 80d4 	beq.w	800569e <_printf_i+0x1ca>
 80054f6:	2f58      	cmp	r7, #88	; 0x58
 80054f8:	f000 80c0 	beq.w	800567c <_printf_i+0x1a8>
 80054fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005500:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005504:	e03a      	b.n	800557c <_printf_i+0xa8>
 8005506:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800550a:	2b15      	cmp	r3, #21
 800550c:	d8f6      	bhi.n	80054fc <_printf_i+0x28>
 800550e:	a101      	add	r1, pc, #4	; (adr r1, 8005514 <_printf_i+0x40>)
 8005510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005514:	0800556d 	.word	0x0800556d
 8005518:	08005581 	.word	0x08005581
 800551c:	080054fd 	.word	0x080054fd
 8005520:	080054fd 	.word	0x080054fd
 8005524:	080054fd 	.word	0x080054fd
 8005528:	080054fd 	.word	0x080054fd
 800552c:	08005581 	.word	0x08005581
 8005530:	080054fd 	.word	0x080054fd
 8005534:	080054fd 	.word	0x080054fd
 8005538:	080054fd 	.word	0x080054fd
 800553c:	080054fd 	.word	0x080054fd
 8005540:	08005685 	.word	0x08005685
 8005544:	080055ad 	.word	0x080055ad
 8005548:	0800563f 	.word	0x0800563f
 800554c:	080054fd 	.word	0x080054fd
 8005550:	080054fd 	.word	0x080054fd
 8005554:	080056a7 	.word	0x080056a7
 8005558:	080054fd 	.word	0x080054fd
 800555c:	080055ad 	.word	0x080055ad
 8005560:	080054fd 	.word	0x080054fd
 8005564:	080054fd 	.word	0x080054fd
 8005568:	08005647 	.word	0x08005647
 800556c:	682b      	ldr	r3, [r5, #0]
 800556e:	1d1a      	adds	r2, r3, #4
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	602a      	str	r2, [r5, #0]
 8005574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005578:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800557c:	2301      	movs	r3, #1
 800557e:	e09f      	b.n	80056c0 <_printf_i+0x1ec>
 8005580:	6820      	ldr	r0, [r4, #0]
 8005582:	682b      	ldr	r3, [r5, #0]
 8005584:	0607      	lsls	r7, r0, #24
 8005586:	f103 0104 	add.w	r1, r3, #4
 800558a:	6029      	str	r1, [r5, #0]
 800558c:	d501      	bpl.n	8005592 <_printf_i+0xbe>
 800558e:	681e      	ldr	r6, [r3, #0]
 8005590:	e003      	b.n	800559a <_printf_i+0xc6>
 8005592:	0646      	lsls	r6, r0, #25
 8005594:	d5fb      	bpl.n	800558e <_printf_i+0xba>
 8005596:	f9b3 6000 	ldrsh.w	r6, [r3]
 800559a:	2e00      	cmp	r6, #0
 800559c:	da03      	bge.n	80055a6 <_printf_i+0xd2>
 800559e:	232d      	movs	r3, #45	; 0x2d
 80055a0:	4276      	negs	r6, r6
 80055a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055a6:	485a      	ldr	r0, [pc, #360]	; (8005710 <_printf_i+0x23c>)
 80055a8:	230a      	movs	r3, #10
 80055aa:	e012      	b.n	80055d2 <_printf_i+0xfe>
 80055ac:	682b      	ldr	r3, [r5, #0]
 80055ae:	6820      	ldr	r0, [r4, #0]
 80055b0:	1d19      	adds	r1, r3, #4
 80055b2:	6029      	str	r1, [r5, #0]
 80055b4:	0605      	lsls	r5, r0, #24
 80055b6:	d501      	bpl.n	80055bc <_printf_i+0xe8>
 80055b8:	681e      	ldr	r6, [r3, #0]
 80055ba:	e002      	b.n	80055c2 <_printf_i+0xee>
 80055bc:	0641      	lsls	r1, r0, #25
 80055be:	d5fb      	bpl.n	80055b8 <_printf_i+0xe4>
 80055c0:	881e      	ldrh	r6, [r3, #0]
 80055c2:	4853      	ldr	r0, [pc, #332]	; (8005710 <_printf_i+0x23c>)
 80055c4:	2f6f      	cmp	r7, #111	; 0x6f
 80055c6:	bf0c      	ite	eq
 80055c8:	2308      	moveq	r3, #8
 80055ca:	230a      	movne	r3, #10
 80055cc:	2100      	movs	r1, #0
 80055ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055d2:	6865      	ldr	r5, [r4, #4]
 80055d4:	60a5      	str	r5, [r4, #8]
 80055d6:	2d00      	cmp	r5, #0
 80055d8:	bfa2      	ittt	ge
 80055da:	6821      	ldrge	r1, [r4, #0]
 80055dc:	f021 0104 	bicge.w	r1, r1, #4
 80055e0:	6021      	strge	r1, [r4, #0]
 80055e2:	b90e      	cbnz	r6, 80055e8 <_printf_i+0x114>
 80055e4:	2d00      	cmp	r5, #0
 80055e6:	d04b      	beq.n	8005680 <_printf_i+0x1ac>
 80055e8:	4615      	mov	r5, r2
 80055ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80055ee:	fb03 6711 	mls	r7, r3, r1, r6
 80055f2:	5dc7      	ldrb	r7, [r0, r7]
 80055f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055f8:	4637      	mov	r7, r6
 80055fa:	42bb      	cmp	r3, r7
 80055fc:	460e      	mov	r6, r1
 80055fe:	d9f4      	bls.n	80055ea <_printf_i+0x116>
 8005600:	2b08      	cmp	r3, #8
 8005602:	d10b      	bne.n	800561c <_printf_i+0x148>
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	07de      	lsls	r6, r3, #31
 8005608:	d508      	bpl.n	800561c <_printf_i+0x148>
 800560a:	6923      	ldr	r3, [r4, #16]
 800560c:	6861      	ldr	r1, [r4, #4]
 800560e:	4299      	cmp	r1, r3
 8005610:	bfde      	ittt	le
 8005612:	2330      	movle	r3, #48	; 0x30
 8005614:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005618:	f105 35ff 	addle.w	r5, r5, #4294967295
 800561c:	1b52      	subs	r2, r2, r5
 800561e:	6122      	str	r2, [r4, #16]
 8005620:	f8cd a000 	str.w	sl, [sp]
 8005624:	464b      	mov	r3, r9
 8005626:	aa03      	add	r2, sp, #12
 8005628:	4621      	mov	r1, r4
 800562a:	4640      	mov	r0, r8
 800562c:	f7ff fee4 	bl	80053f8 <_printf_common>
 8005630:	3001      	adds	r0, #1
 8005632:	d14a      	bne.n	80056ca <_printf_i+0x1f6>
 8005634:	f04f 30ff 	mov.w	r0, #4294967295
 8005638:	b004      	add	sp, #16
 800563a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800563e:	6823      	ldr	r3, [r4, #0]
 8005640:	f043 0320 	orr.w	r3, r3, #32
 8005644:	6023      	str	r3, [r4, #0]
 8005646:	4833      	ldr	r0, [pc, #204]	; (8005714 <_printf_i+0x240>)
 8005648:	2778      	movs	r7, #120	; 0x78
 800564a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	6829      	ldr	r1, [r5, #0]
 8005652:	061f      	lsls	r7, r3, #24
 8005654:	f851 6b04 	ldr.w	r6, [r1], #4
 8005658:	d402      	bmi.n	8005660 <_printf_i+0x18c>
 800565a:	065f      	lsls	r7, r3, #25
 800565c:	bf48      	it	mi
 800565e:	b2b6      	uxthmi	r6, r6
 8005660:	07df      	lsls	r7, r3, #31
 8005662:	bf48      	it	mi
 8005664:	f043 0320 	orrmi.w	r3, r3, #32
 8005668:	6029      	str	r1, [r5, #0]
 800566a:	bf48      	it	mi
 800566c:	6023      	strmi	r3, [r4, #0]
 800566e:	b91e      	cbnz	r6, 8005678 <_printf_i+0x1a4>
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	f023 0320 	bic.w	r3, r3, #32
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	2310      	movs	r3, #16
 800567a:	e7a7      	b.n	80055cc <_printf_i+0xf8>
 800567c:	4824      	ldr	r0, [pc, #144]	; (8005710 <_printf_i+0x23c>)
 800567e:	e7e4      	b.n	800564a <_printf_i+0x176>
 8005680:	4615      	mov	r5, r2
 8005682:	e7bd      	b.n	8005600 <_printf_i+0x12c>
 8005684:	682b      	ldr	r3, [r5, #0]
 8005686:	6826      	ldr	r6, [r4, #0]
 8005688:	6961      	ldr	r1, [r4, #20]
 800568a:	1d18      	adds	r0, r3, #4
 800568c:	6028      	str	r0, [r5, #0]
 800568e:	0635      	lsls	r5, r6, #24
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	d501      	bpl.n	8005698 <_printf_i+0x1c4>
 8005694:	6019      	str	r1, [r3, #0]
 8005696:	e002      	b.n	800569e <_printf_i+0x1ca>
 8005698:	0670      	lsls	r0, r6, #25
 800569a:	d5fb      	bpl.n	8005694 <_printf_i+0x1c0>
 800569c:	8019      	strh	r1, [r3, #0]
 800569e:	2300      	movs	r3, #0
 80056a0:	6123      	str	r3, [r4, #16]
 80056a2:	4615      	mov	r5, r2
 80056a4:	e7bc      	b.n	8005620 <_printf_i+0x14c>
 80056a6:	682b      	ldr	r3, [r5, #0]
 80056a8:	1d1a      	adds	r2, r3, #4
 80056aa:	602a      	str	r2, [r5, #0]
 80056ac:	681d      	ldr	r5, [r3, #0]
 80056ae:	6862      	ldr	r2, [r4, #4]
 80056b0:	2100      	movs	r1, #0
 80056b2:	4628      	mov	r0, r5
 80056b4:	f7fa fd8c 	bl	80001d0 <memchr>
 80056b8:	b108      	cbz	r0, 80056be <_printf_i+0x1ea>
 80056ba:	1b40      	subs	r0, r0, r5
 80056bc:	6060      	str	r0, [r4, #4]
 80056be:	6863      	ldr	r3, [r4, #4]
 80056c0:	6123      	str	r3, [r4, #16]
 80056c2:	2300      	movs	r3, #0
 80056c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056c8:	e7aa      	b.n	8005620 <_printf_i+0x14c>
 80056ca:	6923      	ldr	r3, [r4, #16]
 80056cc:	462a      	mov	r2, r5
 80056ce:	4649      	mov	r1, r9
 80056d0:	4640      	mov	r0, r8
 80056d2:	47d0      	blx	sl
 80056d4:	3001      	adds	r0, #1
 80056d6:	d0ad      	beq.n	8005634 <_printf_i+0x160>
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	079b      	lsls	r3, r3, #30
 80056dc:	d413      	bmi.n	8005706 <_printf_i+0x232>
 80056de:	68e0      	ldr	r0, [r4, #12]
 80056e0:	9b03      	ldr	r3, [sp, #12]
 80056e2:	4298      	cmp	r0, r3
 80056e4:	bfb8      	it	lt
 80056e6:	4618      	movlt	r0, r3
 80056e8:	e7a6      	b.n	8005638 <_printf_i+0x164>
 80056ea:	2301      	movs	r3, #1
 80056ec:	4632      	mov	r2, r6
 80056ee:	4649      	mov	r1, r9
 80056f0:	4640      	mov	r0, r8
 80056f2:	47d0      	blx	sl
 80056f4:	3001      	adds	r0, #1
 80056f6:	d09d      	beq.n	8005634 <_printf_i+0x160>
 80056f8:	3501      	adds	r5, #1
 80056fa:	68e3      	ldr	r3, [r4, #12]
 80056fc:	9903      	ldr	r1, [sp, #12]
 80056fe:	1a5b      	subs	r3, r3, r1
 8005700:	42ab      	cmp	r3, r5
 8005702:	dcf2      	bgt.n	80056ea <_printf_i+0x216>
 8005704:	e7eb      	b.n	80056de <_printf_i+0x20a>
 8005706:	2500      	movs	r5, #0
 8005708:	f104 0619 	add.w	r6, r4, #25
 800570c:	e7f5      	b.n	80056fa <_printf_i+0x226>
 800570e:	bf00      	nop
 8005710:	0800955e 	.word	0x0800955e
 8005714:	0800956f 	.word	0x0800956f

08005718 <_scanf_float>:
 8005718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800571c:	b087      	sub	sp, #28
 800571e:	4617      	mov	r7, r2
 8005720:	9303      	str	r3, [sp, #12]
 8005722:	688b      	ldr	r3, [r1, #8]
 8005724:	1e5a      	subs	r2, r3, #1
 8005726:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800572a:	bf83      	ittte	hi
 800572c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005730:	195b      	addhi	r3, r3, r5
 8005732:	9302      	strhi	r3, [sp, #8]
 8005734:	2300      	movls	r3, #0
 8005736:	bf86      	itte	hi
 8005738:	f240 135d 	movwhi	r3, #349	; 0x15d
 800573c:	608b      	strhi	r3, [r1, #8]
 800573e:	9302      	strls	r3, [sp, #8]
 8005740:	680b      	ldr	r3, [r1, #0]
 8005742:	468b      	mov	fp, r1
 8005744:	2500      	movs	r5, #0
 8005746:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800574a:	f84b 3b1c 	str.w	r3, [fp], #28
 800574e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005752:	4680      	mov	r8, r0
 8005754:	460c      	mov	r4, r1
 8005756:	465e      	mov	r6, fp
 8005758:	46aa      	mov	sl, r5
 800575a:	46a9      	mov	r9, r5
 800575c:	9501      	str	r5, [sp, #4]
 800575e:	68a2      	ldr	r2, [r4, #8]
 8005760:	b152      	cbz	r2, 8005778 <_scanf_float+0x60>
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	2b4e      	cmp	r3, #78	; 0x4e
 8005768:	d864      	bhi.n	8005834 <_scanf_float+0x11c>
 800576a:	2b40      	cmp	r3, #64	; 0x40
 800576c:	d83c      	bhi.n	80057e8 <_scanf_float+0xd0>
 800576e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005772:	b2c8      	uxtb	r0, r1
 8005774:	280e      	cmp	r0, #14
 8005776:	d93a      	bls.n	80057ee <_scanf_float+0xd6>
 8005778:	f1b9 0f00 	cmp.w	r9, #0
 800577c:	d003      	beq.n	8005786 <_scanf_float+0x6e>
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005784:	6023      	str	r3, [r4, #0]
 8005786:	f10a 3aff 	add.w	sl, sl, #4294967295
 800578a:	f1ba 0f01 	cmp.w	sl, #1
 800578e:	f200 8113 	bhi.w	80059b8 <_scanf_float+0x2a0>
 8005792:	455e      	cmp	r6, fp
 8005794:	f200 8105 	bhi.w	80059a2 <_scanf_float+0x28a>
 8005798:	2501      	movs	r5, #1
 800579a:	4628      	mov	r0, r5
 800579c:	b007      	add	sp, #28
 800579e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80057a6:	2a0d      	cmp	r2, #13
 80057a8:	d8e6      	bhi.n	8005778 <_scanf_float+0x60>
 80057aa:	a101      	add	r1, pc, #4	; (adr r1, 80057b0 <_scanf_float+0x98>)
 80057ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80057b0:	080058ef 	.word	0x080058ef
 80057b4:	08005779 	.word	0x08005779
 80057b8:	08005779 	.word	0x08005779
 80057bc:	08005779 	.word	0x08005779
 80057c0:	0800594f 	.word	0x0800594f
 80057c4:	08005927 	.word	0x08005927
 80057c8:	08005779 	.word	0x08005779
 80057cc:	08005779 	.word	0x08005779
 80057d0:	080058fd 	.word	0x080058fd
 80057d4:	08005779 	.word	0x08005779
 80057d8:	08005779 	.word	0x08005779
 80057dc:	08005779 	.word	0x08005779
 80057e0:	08005779 	.word	0x08005779
 80057e4:	080058b5 	.word	0x080058b5
 80057e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80057ec:	e7db      	b.n	80057a6 <_scanf_float+0x8e>
 80057ee:	290e      	cmp	r1, #14
 80057f0:	d8c2      	bhi.n	8005778 <_scanf_float+0x60>
 80057f2:	a001      	add	r0, pc, #4	; (adr r0, 80057f8 <_scanf_float+0xe0>)
 80057f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80057f8:	080058a7 	.word	0x080058a7
 80057fc:	08005779 	.word	0x08005779
 8005800:	080058a7 	.word	0x080058a7
 8005804:	0800593b 	.word	0x0800593b
 8005808:	08005779 	.word	0x08005779
 800580c:	08005855 	.word	0x08005855
 8005810:	08005891 	.word	0x08005891
 8005814:	08005891 	.word	0x08005891
 8005818:	08005891 	.word	0x08005891
 800581c:	08005891 	.word	0x08005891
 8005820:	08005891 	.word	0x08005891
 8005824:	08005891 	.word	0x08005891
 8005828:	08005891 	.word	0x08005891
 800582c:	08005891 	.word	0x08005891
 8005830:	08005891 	.word	0x08005891
 8005834:	2b6e      	cmp	r3, #110	; 0x6e
 8005836:	d809      	bhi.n	800584c <_scanf_float+0x134>
 8005838:	2b60      	cmp	r3, #96	; 0x60
 800583a:	d8b2      	bhi.n	80057a2 <_scanf_float+0x8a>
 800583c:	2b54      	cmp	r3, #84	; 0x54
 800583e:	d077      	beq.n	8005930 <_scanf_float+0x218>
 8005840:	2b59      	cmp	r3, #89	; 0x59
 8005842:	d199      	bne.n	8005778 <_scanf_float+0x60>
 8005844:	2d07      	cmp	r5, #7
 8005846:	d197      	bne.n	8005778 <_scanf_float+0x60>
 8005848:	2508      	movs	r5, #8
 800584a:	e029      	b.n	80058a0 <_scanf_float+0x188>
 800584c:	2b74      	cmp	r3, #116	; 0x74
 800584e:	d06f      	beq.n	8005930 <_scanf_float+0x218>
 8005850:	2b79      	cmp	r3, #121	; 0x79
 8005852:	e7f6      	b.n	8005842 <_scanf_float+0x12a>
 8005854:	6821      	ldr	r1, [r4, #0]
 8005856:	05c8      	lsls	r0, r1, #23
 8005858:	d51a      	bpl.n	8005890 <_scanf_float+0x178>
 800585a:	9b02      	ldr	r3, [sp, #8]
 800585c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005860:	6021      	str	r1, [r4, #0]
 8005862:	f109 0901 	add.w	r9, r9, #1
 8005866:	b11b      	cbz	r3, 8005870 <_scanf_float+0x158>
 8005868:	3b01      	subs	r3, #1
 800586a:	3201      	adds	r2, #1
 800586c:	9302      	str	r3, [sp, #8]
 800586e:	60a2      	str	r2, [r4, #8]
 8005870:	68a3      	ldr	r3, [r4, #8]
 8005872:	3b01      	subs	r3, #1
 8005874:	60a3      	str	r3, [r4, #8]
 8005876:	6923      	ldr	r3, [r4, #16]
 8005878:	3301      	adds	r3, #1
 800587a:	6123      	str	r3, [r4, #16]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3b01      	subs	r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	607b      	str	r3, [r7, #4]
 8005884:	f340 8084 	ble.w	8005990 <_scanf_float+0x278>
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	3301      	adds	r3, #1
 800588c:	603b      	str	r3, [r7, #0]
 800588e:	e766      	b.n	800575e <_scanf_float+0x46>
 8005890:	eb1a 0f05 	cmn.w	sl, r5
 8005894:	f47f af70 	bne.w	8005778 <_scanf_float+0x60>
 8005898:	6822      	ldr	r2, [r4, #0]
 800589a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800589e:	6022      	str	r2, [r4, #0]
 80058a0:	f806 3b01 	strb.w	r3, [r6], #1
 80058a4:	e7e4      	b.n	8005870 <_scanf_float+0x158>
 80058a6:	6822      	ldr	r2, [r4, #0]
 80058a8:	0610      	lsls	r0, r2, #24
 80058aa:	f57f af65 	bpl.w	8005778 <_scanf_float+0x60>
 80058ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058b2:	e7f4      	b.n	800589e <_scanf_float+0x186>
 80058b4:	f1ba 0f00 	cmp.w	sl, #0
 80058b8:	d10e      	bne.n	80058d8 <_scanf_float+0x1c0>
 80058ba:	f1b9 0f00 	cmp.w	r9, #0
 80058be:	d10e      	bne.n	80058de <_scanf_float+0x1c6>
 80058c0:	6822      	ldr	r2, [r4, #0]
 80058c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80058c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80058ca:	d108      	bne.n	80058de <_scanf_float+0x1c6>
 80058cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80058d0:	6022      	str	r2, [r4, #0]
 80058d2:	f04f 0a01 	mov.w	sl, #1
 80058d6:	e7e3      	b.n	80058a0 <_scanf_float+0x188>
 80058d8:	f1ba 0f02 	cmp.w	sl, #2
 80058dc:	d055      	beq.n	800598a <_scanf_float+0x272>
 80058de:	2d01      	cmp	r5, #1
 80058e0:	d002      	beq.n	80058e8 <_scanf_float+0x1d0>
 80058e2:	2d04      	cmp	r5, #4
 80058e4:	f47f af48 	bne.w	8005778 <_scanf_float+0x60>
 80058e8:	3501      	adds	r5, #1
 80058ea:	b2ed      	uxtb	r5, r5
 80058ec:	e7d8      	b.n	80058a0 <_scanf_float+0x188>
 80058ee:	f1ba 0f01 	cmp.w	sl, #1
 80058f2:	f47f af41 	bne.w	8005778 <_scanf_float+0x60>
 80058f6:	f04f 0a02 	mov.w	sl, #2
 80058fa:	e7d1      	b.n	80058a0 <_scanf_float+0x188>
 80058fc:	b97d      	cbnz	r5, 800591e <_scanf_float+0x206>
 80058fe:	f1b9 0f00 	cmp.w	r9, #0
 8005902:	f47f af3c 	bne.w	800577e <_scanf_float+0x66>
 8005906:	6822      	ldr	r2, [r4, #0]
 8005908:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800590c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005910:	f47f af39 	bne.w	8005786 <_scanf_float+0x6e>
 8005914:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005918:	6022      	str	r2, [r4, #0]
 800591a:	2501      	movs	r5, #1
 800591c:	e7c0      	b.n	80058a0 <_scanf_float+0x188>
 800591e:	2d03      	cmp	r5, #3
 8005920:	d0e2      	beq.n	80058e8 <_scanf_float+0x1d0>
 8005922:	2d05      	cmp	r5, #5
 8005924:	e7de      	b.n	80058e4 <_scanf_float+0x1cc>
 8005926:	2d02      	cmp	r5, #2
 8005928:	f47f af26 	bne.w	8005778 <_scanf_float+0x60>
 800592c:	2503      	movs	r5, #3
 800592e:	e7b7      	b.n	80058a0 <_scanf_float+0x188>
 8005930:	2d06      	cmp	r5, #6
 8005932:	f47f af21 	bne.w	8005778 <_scanf_float+0x60>
 8005936:	2507      	movs	r5, #7
 8005938:	e7b2      	b.n	80058a0 <_scanf_float+0x188>
 800593a:	6822      	ldr	r2, [r4, #0]
 800593c:	0591      	lsls	r1, r2, #22
 800593e:	f57f af1b 	bpl.w	8005778 <_scanf_float+0x60>
 8005942:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005946:	6022      	str	r2, [r4, #0]
 8005948:	f8cd 9004 	str.w	r9, [sp, #4]
 800594c:	e7a8      	b.n	80058a0 <_scanf_float+0x188>
 800594e:	6822      	ldr	r2, [r4, #0]
 8005950:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005954:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005958:	d006      	beq.n	8005968 <_scanf_float+0x250>
 800595a:	0550      	lsls	r0, r2, #21
 800595c:	f57f af0c 	bpl.w	8005778 <_scanf_float+0x60>
 8005960:	f1b9 0f00 	cmp.w	r9, #0
 8005964:	f43f af0f 	beq.w	8005786 <_scanf_float+0x6e>
 8005968:	0591      	lsls	r1, r2, #22
 800596a:	bf58      	it	pl
 800596c:	9901      	ldrpl	r1, [sp, #4]
 800596e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005972:	bf58      	it	pl
 8005974:	eba9 0101 	subpl.w	r1, r9, r1
 8005978:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800597c:	bf58      	it	pl
 800597e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005982:	6022      	str	r2, [r4, #0]
 8005984:	f04f 0900 	mov.w	r9, #0
 8005988:	e78a      	b.n	80058a0 <_scanf_float+0x188>
 800598a:	f04f 0a03 	mov.w	sl, #3
 800598e:	e787      	b.n	80058a0 <_scanf_float+0x188>
 8005990:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005994:	4639      	mov	r1, r7
 8005996:	4640      	mov	r0, r8
 8005998:	4798      	blx	r3
 800599a:	2800      	cmp	r0, #0
 800599c:	f43f aedf 	beq.w	800575e <_scanf_float+0x46>
 80059a0:	e6ea      	b.n	8005778 <_scanf_float+0x60>
 80059a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80059a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80059aa:	463a      	mov	r2, r7
 80059ac:	4640      	mov	r0, r8
 80059ae:	4798      	blx	r3
 80059b0:	6923      	ldr	r3, [r4, #16]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	6123      	str	r3, [r4, #16]
 80059b6:	e6ec      	b.n	8005792 <_scanf_float+0x7a>
 80059b8:	1e6b      	subs	r3, r5, #1
 80059ba:	2b06      	cmp	r3, #6
 80059bc:	d825      	bhi.n	8005a0a <_scanf_float+0x2f2>
 80059be:	2d02      	cmp	r5, #2
 80059c0:	d836      	bhi.n	8005a30 <_scanf_float+0x318>
 80059c2:	455e      	cmp	r6, fp
 80059c4:	f67f aee8 	bls.w	8005798 <_scanf_float+0x80>
 80059c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80059cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80059d0:	463a      	mov	r2, r7
 80059d2:	4640      	mov	r0, r8
 80059d4:	4798      	blx	r3
 80059d6:	6923      	ldr	r3, [r4, #16]
 80059d8:	3b01      	subs	r3, #1
 80059da:	6123      	str	r3, [r4, #16]
 80059dc:	e7f1      	b.n	80059c2 <_scanf_float+0x2aa>
 80059de:	9802      	ldr	r0, [sp, #8]
 80059e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80059e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80059e8:	9002      	str	r0, [sp, #8]
 80059ea:	463a      	mov	r2, r7
 80059ec:	4640      	mov	r0, r8
 80059ee:	4798      	blx	r3
 80059f0:	6923      	ldr	r3, [r4, #16]
 80059f2:	3b01      	subs	r3, #1
 80059f4:	6123      	str	r3, [r4, #16]
 80059f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059fa:	fa5f fa8a 	uxtb.w	sl, sl
 80059fe:	f1ba 0f02 	cmp.w	sl, #2
 8005a02:	d1ec      	bne.n	80059de <_scanf_float+0x2c6>
 8005a04:	3d03      	subs	r5, #3
 8005a06:	b2ed      	uxtb	r5, r5
 8005a08:	1b76      	subs	r6, r6, r5
 8005a0a:	6823      	ldr	r3, [r4, #0]
 8005a0c:	05da      	lsls	r2, r3, #23
 8005a0e:	d52f      	bpl.n	8005a70 <_scanf_float+0x358>
 8005a10:	055b      	lsls	r3, r3, #21
 8005a12:	d510      	bpl.n	8005a36 <_scanf_float+0x31e>
 8005a14:	455e      	cmp	r6, fp
 8005a16:	f67f aebf 	bls.w	8005798 <_scanf_float+0x80>
 8005a1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a22:	463a      	mov	r2, r7
 8005a24:	4640      	mov	r0, r8
 8005a26:	4798      	blx	r3
 8005a28:	6923      	ldr	r3, [r4, #16]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	6123      	str	r3, [r4, #16]
 8005a2e:	e7f1      	b.n	8005a14 <_scanf_float+0x2fc>
 8005a30:	46aa      	mov	sl, r5
 8005a32:	9602      	str	r6, [sp, #8]
 8005a34:	e7df      	b.n	80059f6 <_scanf_float+0x2de>
 8005a36:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005a3a:	6923      	ldr	r3, [r4, #16]
 8005a3c:	2965      	cmp	r1, #101	; 0x65
 8005a3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a42:	f106 35ff 	add.w	r5, r6, #4294967295
 8005a46:	6123      	str	r3, [r4, #16]
 8005a48:	d00c      	beq.n	8005a64 <_scanf_float+0x34c>
 8005a4a:	2945      	cmp	r1, #69	; 0x45
 8005a4c:	d00a      	beq.n	8005a64 <_scanf_float+0x34c>
 8005a4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a52:	463a      	mov	r2, r7
 8005a54:	4640      	mov	r0, r8
 8005a56:	4798      	blx	r3
 8005a58:	6923      	ldr	r3, [r4, #16]
 8005a5a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	1eb5      	subs	r5, r6, #2
 8005a62:	6123      	str	r3, [r4, #16]
 8005a64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a68:	463a      	mov	r2, r7
 8005a6a:	4640      	mov	r0, r8
 8005a6c:	4798      	blx	r3
 8005a6e:	462e      	mov	r6, r5
 8005a70:	6825      	ldr	r5, [r4, #0]
 8005a72:	f015 0510 	ands.w	r5, r5, #16
 8005a76:	d158      	bne.n	8005b2a <_scanf_float+0x412>
 8005a78:	7035      	strb	r5, [r6, #0]
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005a80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a84:	d11c      	bne.n	8005ac0 <_scanf_float+0x3a8>
 8005a86:	9b01      	ldr	r3, [sp, #4]
 8005a88:	454b      	cmp	r3, r9
 8005a8a:	eba3 0209 	sub.w	r2, r3, r9
 8005a8e:	d124      	bne.n	8005ada <_scanf_float+0x3c2>
 8005a90:	2200      	movs	r2, #0
 8005a92:	4659      	mov	r1, fp
 8005a94:	4640      	mov	r0, r8
 8005a96:	f002 fbab 	bl	80081f0 <_strtod_r>
 8005a9a:	9b03      	ldr	r3, [sp, #12]
 8005a9c:	6821      	ldr	r1, [r4, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f011 0f02 	tst.w	r1, #2
 8005aa4:	ec57 6b10 	vmov	r6, r7, d0
 8005aa8:	f103 0204 	add.w	r2, r3, #4
 8005aac:	d020      	beq.n	8005af0 <_scanf_float+0x3d8>
 8005aae:	9903      	ldr	r1, [sp, #12]
 8005ab0:	600a      	str	r2, [r1, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	e9c3 6700 	strd	r6, r7, [r3]
 8005ab8:	68e3      	ldr	r3, [r4, #12]
 8005aba:	3301      	adds	r3, #1
 8005abc:	60e3      	str	r3, [r4, #12]
 8005abe:	e66c      	b.n	800579a <_scanf_float+0x82>
 8005ac0:	9b04      	ldr	r3, [sp, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d0e4      	beq.n	8005a90 <_scanf_float+0x378>
 8005ac6:	9905      	ldr	r1, [sp, #20]
 8005ac8:	230a      	movs	r3, #10
 8005aca:	462a      	mov	r2, r5
 8005acc:	3101      	adds	r1, #1
 8005ace:	4640      	mov	r0, r8
 8005ad0:	f002 fc16 	bl	8008300 <_strtol_r>
 8005ad4:	9b04      	ldr	r3, [sp, #16]
 8005ad6:	9e05      	ldr	r6, [sp, #20]
 8005ad8:	1ac2      	subs	r2, r0, r3
 8005ada:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005ade:	429e      	cmp	r6, r3
 8005ae0:	bf28      	it	cs
 8005ae2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005ae6:	4912      	ldr	r1, [pc, #72]	; (8005b30 <_scanf_float+0x418>)
 8005ae8:	4630      	mov	r0, r6
 8005aea:	f000 f8f9 	bl	8005ce0 <siprintf>
 8005aee:	e7cf      	b.n	8005a90 <_scanf_float+0x378>
 8005af0:	f011 0f04 	tst.w	r1, #4
 8005af4:	9903      	ldr	r1, [sp, #12]
 8005af6:	600a      	str	r2, [r1, #0]
 8005af8:	d1db      	bne.n	8005ab2 <_scanf_float+0x39a>
 8005afa:	f8d3 8000 	ldr.w	r8, [r3]
 8005afe:	ee10 2a10 	vmov	r2, s0
 8005b02:	ee10 0a10 	vmov	r0, s0
 8005b06:	463b      	mov	r3, r7
 8005b08:	4639      	mov	r1, r7
 8005b0a:	f7fb f80f 	bl	8000b2c <__aeabi_dcmpun>
 8005b0e:	b128      	cbz	r0, 8005b1c <_scanf_float+0x404>
 8005b10:	4808      	ldr	r0, [pc, #32]	; (8005b34 <_scanf_float+0x41c>)
 8005b12:	f000 f9e7 	bl	8005ee4 <nanf>
 8005b16:	ed88 0a00 	vstr	s0, [r8]
 8005b1a:	e7cd      	b.n	8005ab8 <_scanf_float+0x3a0>
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	4639      	mov	r1, r7
 8005b20:	f7fb f862 	bl	8000be8 <__aeabi_d2f>
 8005b24:	f8c8 0000 	str.w	r0, [r8]
 8005b28:	e7c6      	b.n	8005ab8 <_scanf_float+0x3a0>
 8005b2a:	2500      	movs	r5, #0
 8005b2c:	e635      	b.n	800579a <_scanf_float+0x82>
 8005b2e:	bf00      	nop
 8005b30:	08009580 	.word	0x08009580
 8005b34:	08009915 	.word	0x08009915

08005b38 <std>:
 8005b38:	2300      	movs	r3, #0
 8005b3a:	b510      	push	{r4, lr}
 8005b3c:	4604      	mov	r4, r0
 8005b3e:	e9c0 3300 	strd	r3, r3, [r0]
 8005b42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b46:	6083      	str	r3, [r0, #8]
 8005b48:	8181      	strh	r1, [r0, #12]
 8005b4a:	6643      	str	r3, [r0, #100]	; 0x64
 8005b4c:	81c2      	strh	r2, [r0, #14]
 8005b4e:	6183      	str	r3, [r0, #24]
 8005b50:	4619      	mov	r1, r3
 8005b52:	2208      	movs	r2, #8
 8005b54:	305c      	adds	r0, #92	; 0x5c
 8005b56:	f000 f926 	bl	8005da6 <memset>
 8005b5a:	4b0d      	ldr	r3, [pc, #52]	; (8005b90 <std+0x58>)
 8005b5c:	6263      	str	r3, [r4, #36]	; 0x24
 8005b5e:	4b0d      	ldr	r3, [pc, #52]	; (8005b94 <std+0x5c>)
 8005b60:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b62:	4b0d      	ldr	r3, [pc, #52]	; (8005b98 <std+0x60>)
 8005b64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b66:	4b0d      	ldr	r3, [pc, #52]	; (8005b9c <std+0x64>)
 8005b68:	6323      	str	r3, [r4, #48]	; 0x30
 8005b6a:	4b0d      	ldr	r3, [pc, #52]	; (8005ba0 <std+0x68>)
 8005b6c:	6224      	str	r4, [r4, #32]
 8005b6e:	429c      	cmp	r4, r3
 8005b70:	d006      	beq.n	8005b80 <std+0x48>
 8005b72:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005b76:	4294      	cmp	r4, r2
 8005b78:	d002      	beq.n	8005b80 <std+0x48>
 8005b7a:	33d0      	adds	r3, #208	; 0xd0
 8005b7c:	429c      	cmp	r4, r3
 8005b7e:	d105      	bne.n	8005b8c <std+0x54>
 8005b80:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b88:	f000 b99a 	b.w	8005ec0 <__retarget_lock_init_recursive>
 8005b8c:	bd10      	pop	{r4, pc}
 8005b8e:	bf00      	nop
 8005b90:	08005d21 	.word	0x08005d21
 8005b94:	08005d43 	.word	0x08005d43
 8005b98:	08005d7b 	.word	0x08005d7b
 8005b9c:	08005d9f 	.word	0x08005d9f
 8005ba0:	20000408 	.word	0x20000408

08005ba4 <stdio_exit_handler>:
 8005ba4:	4a02      	ldr	r2, [pc, #8]	; (8005bb0 <stdio_exit_handler+0xc>)
 8005ba6:	4903      	ldr	r1, [pc, #12]	; (8005bb4 <stdio_exit_handler+0x10>)
 8005ba8:	4803      	ldr	r0, [pc, #12]	; (8005bb8 <stdio_exit_handler+0x14>)
 8005baa:	f000 b869 	b.w	8005c80 <_fwalk_sglue>
 8005bae:	bf00      	nop
 8005bb0:	20000014 	.word	0x20000014
 8005bb4:	08008949 	.word	0x08008949
 8005bb8:	20000020 	.word	0x20000020

08005bbc <cleanup_stdio>:
 8005bbc:	6841      	ldr	r1, [r0, #4]
 8005bbe:	4b0c      	ldr	r3, [pc, #48]	; (8005bf0 <cleanup_stdio+0x34>)
 8005bc0:	4299      	cmp	r1, r3
 8005bc2:	b510      	push	{r4, lr}
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	d001      	beq.n	8005bcc <cleanup_stdio+0x10>
 8005bc8:	f002 febe 	bl	8008948 <_fflush_r>
 8005bcc:	68a1      	ldr	r1, [r4, #8]
 8005bce:	4b09      	ldr	r3, [pc, #36]	; (8005bf4 <cleanup_stdio+0x38>)
 8005bd0:	4299      	cmp	r1, r3
 8005bd2:	d002      	beq.n	8005bda <cleanup_stdio+0x1e>
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	f002 feb7 	bl	8008948 <_fflush_r>
 8005bda:	68e1      	ldr	r1, [r4, #12]
 8005bdc:	4b06      	ldr	r3, [pc, #24]	; (8005bf8 <cleanup_stdio+0x3c>)
 8005bde:	4299      	cmp	r1, r3
 8005be0:	d004      	beq.n	8005bec <cleanup_stdio+0x30>
 8005be2:	4620      	mov	r0, r4
 8005be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be8:	f002 beae 	b.w	8008948 <_fflush_r>
 8005bec:	bd10      	pop	{r4, pc}
 8005bee:	bf00      	nop
 8005bf0:	20000408 	.word	0x20000408
 8005bf4:	20000470 	.word	0x20000470
 8005bf8:	200004d8 	.word	0x200004d8

08005bfc <global_stdio_init.part.0>:
 8005bfc:	b510      	push	{r4, lr}
 8005bfe:	4b0b      	ldr	r3, [pc, #44]	; (8005c2c <global_stdio_init.part.0+0x30>)
 8005c00:	4c0b      	ldr	r4, [pc, #44]	; (8005c30 <global_stdio_init.part.0+0x34>)
 8005c02:	4a0c      	ldr	r2, [pc, #48]	; (8005c34 <global_stdio_init.part.0+0x38>)
 8005c04:	601a      	str	r2, [r3, #0]
 8005c06:	4620      	mov	r0, r4
 8005c08:	2200      	movs	r2, #0
 8005c0a:	2104      	movs	r1, #4
 8005c0c:	f7ff ff94 	bl	8005b38 <std>
 8005c10:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005c14:	2201      	movs	r2, #1
 8005c16:	2109      	movs	r1, #9
 8005c18:	f7ff ff8e 	bl	8005b38 <std>
 8005c1c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005c20:	2202      	movs	r2, #2
 8005c22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c26:	2112      	movs	r1, #18
 8005c28:	f7ff bf86 	b.w	8005b38 <std>
 8005c2c:	20000540 	.word	0x20000540
 8005c30:	20000408 	.word	0x20000408
 8005c34:	08005ba5 	.word	0x08005ba5

08005c38 <__sfp_lock_acquire>:
 8005c38:	4801      	ldr	r0, [pc, #4]	; (8005c40 <__sfp_lock_acquire+0x8>)
 8005c3a:	f000 b942 	b.w	8005ec2 <__retarget_lock_acquire_recursive>
 8005c3e:	bf00      	nop
 8005c40:	20000549 	.word	0x20000549

08005c44 <__sfp_lock_release>:
 8005c44:	4801      	ldr	r0, [pc, #4]	; (8005c4c <__sfp_lock_release+0x8>)
 8005c46:	f000 b93d 	b.w	8005ec4 <__retarget_lock_release_recursive>
 8005c4a:	bf00      	nop
 8005c4c:	20000549 	.word	0x20000549

08005c50 <__sinit>:
 8005c50:	b510      	push	{r4, lr}
 8005c52:	4604      	mov	r4, r0
 8005c54:	f7ff fff0 	bl	8005c38 <__sfp_lock_acquire>
 8005c58:	6a23      	ldr	r3, [r4, #32]
 8005c5a:	b11b      	cbz	r3, 8005c64 <__sinit+0x14>
 8005c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c60:	f7ff bff0 	b.w	8005c44 <__sfp_lock_release>
 8005c64:	4b04      	ldr	r3, [pc, #16]	; (8005c78 <__sinit+0x28>)
 8005c66:	6223      	str	r3, [r4, #32]
 8005c68:	4b04      	ldr	r3, [pc, #16]	; (8005c7c <__sinit+0x2c>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1f5      	bne.n	8005c5c <__sinit+0xc>
 8005c70:	f7ff ffc4 	bl	8005bfc <global_stdio_init.part.0>
 8005c74:	e7f2      	b.n	8005c5c <__sinit+0xc>
 8005c76:	bf00      	nop
 8005c78:	08005bbd 	.word	0x08005bbd
 8005c7c:	20000540 	.word	0x20000540

08005c80 <_fwalk_sglue>:
 8005c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c84:	4607      	mov	r7, r0
 8005c86:	4688      	mov	r8, r1
 8005c88:	4614      	mov	r4, r2
 8005c8a:	2600      	movs	r6, #0
 8005c8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c90:	f1b9 0901 	subs.w	r9, r9, #1
 8005c94:	d505      	bpl.n	8005ca2 <_fwalk_sglue+0x22>
 8005c96:	6824      	ldr	r4, [r4, #0]
 8005c98:	2c00      	cmp	r4, #0
 8005c9a:	d1f7      	bne.n	8005c8c <_fwalk_sglue+0xc>
 8005c9c:	4630      	mov	r0, r6
 8005c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ca2:	89ab      	ldrh	r3, [r5, #12]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d907      	bls.n	8005cb8 <_fwalk_sglue+0x38>
 8005ca8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005cac:	3301      	adds	r3, #1
 8005cae:	d003      	beq.n	8005cb8 <_fwalk_sglue+0x38>
 8005cb0:	4629      	mov	r1, r5
 8005cb2:	4638      	mov	r0, r7
 8005cb4:	47c0      	blx	r8
 8005cb6:	4306      	orrs	r6, r0
 8005cb8:	3568      	adds	r5, #104	; 0x68
 8005cba:	e7e9      	b.n	8005c90 <_fwalk_sglue+0x10>

08005cbc <iprintf>:
 8005cbc:	b40f      	push	{r0, r1, r2, r3}
 8005cbe:	b507      	push	{r0, r1, r2, lr}
 8005cc0:	4906      	ldr	r1, [pc, #24]	; (8005cdc <iprintf+0x20>)
 8005cc2:	ab04      	add	r3, sp, #16
 8005cc4:	6808      	ldr	r0, [r1, #0]
 8005cc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cca:	6881      	ldr	r1, [r0, #8]
 8005ccc:	9301      	str	r3, [sp, #4]
 8005cce:	f002 fc9b 	bl	8008608 <_vfiprintf_r>
 8005cd2:	b003      	add	sp, #12
 8005cd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cd8:	b004      	add	sp, #16
 8005cda:	4770      	bx	lr
 8005cdc:	2000006c 	.word	0x2000006c

08005ce0 <siprintf>:
 8005ce0:	b40e      	push	{r1, r2, r3}
 8005ce2:	b500      	push	{lr}
 8005ce4:	b09c      	sub	sp, #112	; 0x70
 8005ce6:	ab1d      	add	r3, sp, #116	; 0x74
 8005ce8:	9002      	str	r0, [sp, #8]
 8005cea:	9006      	str	r0, [sp, #24]
 8005cec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005cf0:	4809      	ldr	r0, [pc, #36]	; (8005d18 <siprintf+0x38>)
 8005cf2:	9107      	str	r1, [sp, #28]
 8005cf4:	9104      	str	r1, [sp, #16]
 8005cf6:	4909      	ldr	r1, [pc, #36]	; (8005d1c <siprintf+0x3c>)
 8005cf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cfc:	9105      	str	r1, [sp, #20]
 8005cfe:	6800      	ldr	r0, [r0, #0]
 8005d00:	9301      	str	r3, [sp, #4]
 8005d02:	a902      	add	r1, sp, #8
 8005d04:	f002 fb58 	bl	80083b8 <_svfiprintf_r>
 8005d08:	9b02      	ldr	r3, [sp, #8]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	701a      	strb	r2, [r3, #0]
 8005d0e:	b01c      	add	sp, #112	; 0x70
 8005d10:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d14:	b003      	add	sp, #12
 8005d16:	4770      	bx	lr
 8005d18:	2000006c 	.word	0x2000006c
 8005d1c:	ffff0208 	.word	0xffff0208

08005d20 <__sread>:
 8005d20:	b510      	push	{r4, lr}
 8005d22:	460c      	mov	r4, r1
 8005d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d28:	f000 f86c 	bl	8005e04 <_read_r>
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	bfab      	itete	ge
 8005d30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d32:	89a3      	ldrhlt	r3, [r4, #12]
 8005d34:	181b      	addge	r3, r3, r0
 8005d36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d3a:	bfac      	ite	ge
 8005d3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d3e:	81a3      	strhlt	r3, [r4, #12]
 8005d40:	bd10      	pop	{r4, pc}

08005d42 <__swrite>:
 8005d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d46:	461f      	mov	r7, r3
 8005d48:	898b      	ldrh	r3, [r1, #12]
 8005d4a:	05db      	lsls	r3, r3, #23
 8005d4c:	4605      	mov	r5, r0
 8005d4e:	460c      	mov	r4, r1
 8005d50:	4616      	mov	r6, r2
 8005d52:	d505      	bpl.n	8005d60 <__swrite+0x1e>
 8005d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d58:	2302      	movs	r3, #2
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f000 f840 	bl	8005de0 <_lseek_r>
 8005d60:	89a3      	ldrh	r3, [r4, #12]
 8005d62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d6a:	81a3      	strh	r3, [r4, #12]
 8005d6c:	4632      	mov	r2, r6
 8005d6e:	463b      	mov	r3, r7
 8005d70:	4628      	mov	r0, r5
 8005d72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d76:	f000 b867 	b.w	8005e48 <_write_r>

08005d7a <__sseek>:
 8005d7a:	b510      	push	{r4, lr}
 8005d7c:	460c      	mov	r4, r1
 8005d7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d82:	f000 f82d 	bl	8005de0 <_lseek_r>
 8005d86:	1c43      	adds	r3, r0, #1
 8005d88:	89a3      	ldrh	r3, [r4, #12]
 8005d8a:	bf15      	itete	ne
 8005d8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005d8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d96:	81a3      	strheq	r3, [r4, #12]
 8005d98:	bf18      	it	ne
 8005d9a:	81a3      	strhne	r3, [r4, #12]
 8005d9c:	bd10      	pop	{r4, pc}

08005d9e <__sclose>:
 8005d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da2:	f000 b80d 	b.w	8005dc0 <_close_r>

08005da6 <memset>:
 8005da6:	4402      	add	r2, r0
 8005da8:	4603      	mov	r3, r0
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d100      	bne.n	8005db0 <memset+0xa>
 8005dae:	4770      	bx	lr
 8005db0:	f803 1b01 	strb.w	r1, [r3], #1
 8005db4:	e7f9      	b.n	8005daa <memset+0x4>
	...

08005db8 <_localeconv_r>:
 8005db8:	4800      	ldr	r0, [pc, #0]	; (8005dbc <_localeconv_r+0x4>)
 8005dba:	4770      	bx	lr
 8005dbc:	20000160 	.word	0x20000160

08005dc0 <_close_r>:
 8005dc0:	b538      	push	{r3, r4, r5, lr}
 8005dc2:	4d06      	ldr	r5, [pc, #24]	; (8005ddc <_close_r+0x1c>)
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	4604      	mov	r4, r0
 8005dc8:	4608      	mov	r0, r1
 8005dca:	602b      	str	r3, [r5, #0]
 8005dcc:	f7fb fc31 	bl	8001632 <_close>
 8005dd0:	1c43      	adds	r3, r0, #1
 8005dd2:	d102      	bne.n	8005dda <_close_r+0x1a>
 8005dd4:	682b      	ldr	r3, [r5, #0]
 8005dd6:	b103      	cbz	r3, 8005dda <_close_r+0x1a>
 8005dd8:	6023      	str	r3, [r4, #0]
 8005dda:	bd38      	pop	{r3, r4, r5, pc}
 8005ddc:	20000544 	.word	0x20000544

08005de0 <_lseek_r>:
 8005de0:	b538      	push	{r3, r4, r5, lr}
 8005de2:	4d07      	ldr	r5, [pc, #28]	; (8005e00 <_lseek_r+0x20>)
 8005de4:	4604      	mov	r4, r0
 8005de6:	4608      	mov	r0, r1
 8005de8:	4611      	mov	r1, r2
 8005dea:	2200      	movs	r2, #0
 8005dec:	602a      	str	r2, [r5, #0]
 8005dee:	461a      	mov	r2, r3
 8005df0:	f7fb fc46 	bl	8001680 <_lseek>
 8005df4:	1c43      	adds	r3, r0, #1
 8005df6:	d102      	bne.n	8005dfe <_lseek_r+0x1e>
 8005df8:	682b      	ldr	r3, [r5, #0]
 8005dfa:	b103      	cbz	r3, 8005dfe <_lseek_r+0x1e>
 8005dfc:	6023      	str	r3, [r4, #0]
 8005dfe:	bd38      	pop	{r3, r4, r5, pc}
 8005e00:	20000544 	.word	0x20000544

08005e04 <_read_r>:
 8005e04:	b538      	push	{r3, r4, r5, lr}
 8005e06:	4d07      	ldr	r5, [pc, #28]	; (8005e24 <_read_r+0x20>)
 8005e08:	4604      	mov	r4, r0
 8005e0a:	4608      	mov	r0, r1
 8005e0c:	4611      	mov	r1, r2
 8005e0e:	2200      	movs	r2, #0
 8005e10:	602a      	str	r2, [r5, #0]
 8005e12:	461a      	mov	r2, r3
 8005e14:	f7fb fbd4 	bl	80015c0 <_read>
 8005e18:	1c43      	adds	r3, r0, #1
 8005e1a:	d102      	bne.n	8005e22 <_read_r+0x1e>
 8005e1c:	682b      	ldr	r3, [r5, #0]
 8005e1e:	b103      	cbz	r3, 8005e22 <_read_r+0x1e>
 8005e20:	6023      	str	r3, [r4, #0]
 8005e22:	bd38      	pop	{r3, r4, r5, pc}
 8005e24:	20000544 	.word	0x20000544

08005e28 <_sbrk_r>:
 8005e28:	b538      	push	{r3, r4, r5, lr}
 8005e2a:	4d06      	ldr	r5, [pc, #24]	; (8005e44 <_sbrk_r+0x1c>)
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	4604      	mov	r4, r0
 8005e30:	4608      	mov	r0, r1
 8005e32:	602b      	str	r3, [r5, #0]
 8005e34:	f7fb fc32 	bl	800169c <_sbrk>
 8005e38:	1c43      	adds	r3, r0, #1
 8005e3a:	d102      	bne.n	8005e42 <_sbrk_r+0x1a>
 8005e3c:	682b      	ldr	r3, [r5, #0]
 8005e3e:	b103      	cbz	r3, 8005e42 <_sbrk_r+0x1a>
 8005e40:	6023      	str	r3, [r4, #0]
 8005e42:	bd38      	pop	{r3, r4, r5, pc}
 8005e44:	20000544 	.word	0x20000544

08005e48 <_write_r>:
 8005e48:	b538      	push	{r3, r4, r5, lr}
 8005e4a:	4d07      	ldr	r5, [pc, #28]	; (8005e68 <_write_r+0x20>)
 8005e4c:	4604      	mov	r4, r0
 8005e4e:	4608      	mov	r0, r1
 8005e50:	4611      	mov	r1, r2
 8005e52:	2200      	movs	r2, #0
 8005e54:	602a      	str	r2, [r5, #0]
 8005e56:	461a      	mov	r2, r3
 8005e58:	f7fb fbcf 	bl	80015fa <_write>
 8005e5c:	1c43      	adds	r3, r0, #1
 8005e5e:	d102      	bne.n	8005e66 <_write_r+0x1e>
 8005e60:	682b      	ldr	r3, [r5, #0]
 8005e62:	b103      	cbz	r3, 8005e66 <_write_r+0x1e>
 8005e64:	6023      	str	r3, [r4, #0]
 8005e66:	bd38      	pop	{r3, r4, r5, pc}
 8005e68:	20000544 	.word	0x20000544

08005e6c <__errno>:
 8005e6c:	4b01      	ldr	r3, [pc, #4]	; (8005e74 <__errno+0x8>)
 8005e6e:	6818      	ldr	r0, [r3, #0]
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	2000006c 	.word	0x2000006c

08005e78 <__libc_init_array>:
 8005e78:	b570      	push	{r4, r5, r6, lr}
 8005e7a:	4d0d      	ldr	r5, [pc, #52]	; (8005eb0 <__libc_init_array+0x38>)
 8005e7c:	4c0d      	ldr	r4, [pc, #52]	; (8005eb4 <__libc_init_array+0x3c>)
 8005e7e:	1b64      	subs	r4, r4, r5
 8005e80:	10a4      	asrs	r4, r4, #2
 8005e82:	2600      	movs	r6, #0
 8005e84:	42a6      	cmp	r6, r4
 8005e86:	d109      	bne.n	8005e9c <__libc_init_array+0x24>
 8005e88:	4d0b      	ldr	r5, [pc, #44]	; (8005eb8 <__libc_init_array+0x40>)
 8005e8a:	4c0c      	ldr	r4, [pc, #48]	; (8005ebc <__libc_init_array+0x44>)
 8005e8c:	f003 fb14 	bl	80094b8 <_init>
 8005e90:	1b64      	subs	r4, r4, r5
 8005e92:	10a4      	asrs	r4, r4, #2
 8005e94:	2600      	movs	r6, #0
 8005e96:	42a6      	cmp	r6, r4
 8005e98:	d105      	bne.n	8005ea6 <__libc_init_array+0x2e>
 8005e9a:	bd70      	pop	{r4, r5, r6, pc}
 8005e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ea0:	4798      	blx	r3
 8005ea2:	3601      	adds	r6, #1
 8005ea4:	e7ee      	b.n	8005e84 <__libc_init_array+0xc>
 8005ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eaa:	4798      	blx	r3
 8005eac:	3601      	adds	r6, #1
 8005eae:	e7f2      	b.n	8005e96 <__libc_init_array+0x1e>
 8005eb0:	08009980 	.word	0x08009980
 8005eb4:	08009980 	.word	0x08009980
 8005eb8:	08009980 	.word	0x08009980
 8005ebc:	08009988 	.word	0x08009988

08005ec0 <__retarget_lock_init_recursive>:
 8005ec0:	4770      	bx	lr

08005ec2 <__retarget_lock_acquire_recursive>:
 8005ec2:	4770      	bx	lr

08005ec4 <__retarget_lock_release_recursive>:
 8005ec4:	4770      	bx	lr

08005ec6 <memcpy>:
 8005ec6:	440a      	add	r2, r1
 8005ec8:	4291      	cmp	r1, r2
 8005eca:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ece:	d100      	bne.n	8005ed2 <memcpy+0xc>
 8005ed0:	4770      	bx	lr
 8005ed2:	b510      	push	{r4, lr}
 8005ed4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ed8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005edc:	4291      	cmp	r1, r2
 8005ede:	d1f9      	bne.n	8005ed4 <memcpy+0xe>
 8005ee0:	bd10      	pop	{r4, pc}
	...

08005ee4 <nanf>:
 8005ee4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005eec <nanf+0x8>
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	7fc00000 	.word	0x7fc00000

08005ef0 <quorem>:
 8005ef0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef4:	6903      	ldr	r3, [r0, #16]
 8005ef6:	690c      	ldr	r4, [r1, #16]
 8005ef8:	42a3      	cmp	r3, r4
 8005efa:	4607      	mov	r7, r0
 8005efc:	db7e      	blt.n	8005ffc <quorem+0x10c>
 8005efe:	3c01      	subs	r4, #1
 8005f00:	f101 0814 	add.w	r8, r1, #20
 8005f04:	f100 0514 	add.w	r5, r0, #20
 8005f08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f16:	3301      	adds	r3, #1
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005f1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f22:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f26:	d331      	bcc.n	8005f8c <quorem+0x9c>
 8005f28:	f04f 0e00 	mov.w	lr, #0
 8005f2c:	4640      	mov	r0, r8
 8005f2e:	46ac      	mov	ip, r5
 8005f30:	46f2      	mov	sl, lr
 8005f32:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f36:	b293      	uxth	r3, r2
 8005f38:	fb06 e303 	mla	r3, r6, r3, lr
 8005f3c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f40:	0c1a      	lsrs	r2, r3, #16
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	ebaa 0303 	sub.w	r3, sl, r3
 8005f48:	f8dc a000 	ldr.w	sl, [ip]
 8005f4c:	fa13 f38a 	uxtah	r3, r3, sl
 8005f50:	fb06 220e 	mla	r2, r6, lr, r2
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	9b00      	ldr	r3, [sp, #0]
 8005f58:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f5c:	b292      	uxth	r2, r2
 8005f5e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005f62:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f66:	f8bd 3000 	ldrh.w	r3, [sp]
 8005f6a:	4581      	cmp	r9, r0
 8005f6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f70:	f84c 3b04 	str.w	r3, [ip], #4
 8005f74:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f78:	d2db      	bcs.n	8005f32 <quorem+0x42>
 8005f7a:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f7e:	b92b      	cbnz	r3, 8005f8c <quorem+0x9c>
 8005f80:	9b01      	ldr	r3, [sp, #4]
 8005f82:	3b04      	subs	r3, #4
 8005f84:	429d      	cmp	r5, r3
 8005f86:	461a      	mov	r2, r3
 8005f88:	d32c      	bcc.n	8005fe4 <quorem+0xf4>
 8005f8a:	613c      	str	r4, [r7, #16]
 8005f8c:	4638      	mov	r0, r7
 8005f8e:	f001 f93b 	bl	8007208 <__mcmp>
 8005f92:	2800      	cmp	r0, #0
 8005f94:	db22      	blt.n	8005fdc <quorem+0xec>
 8005f96:	3601      	adds	r6, #1
 8005f98:	4629      	mov	r1, r5
 8005f9a:	2000      	movs	r0, #0
 8005f9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005fa0:	f8d1 c000 	ldr.w	ip, [r1]
 8005fa4:	b293      	uxth	r3, r2
 8005fa6:	1ac3      	subs	r3, r0, r3
 8005fa8:	0c12      	lsrs	r2, r2, #16
 8005faa:	fa13 f38c 	uxtah	r3, r3, ip
 8005fae:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005fb2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fbc:	45c1      	cmp	r9, r8
 8005fbe:	f841 3b04 	str.w	r3, [r1], #4
 8005fc2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005fc6:	d2e9      	bcs.n	8005f9c <quorem+0xac>
 8005fc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fcc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fd0:	b922      	cbnz	r2, 8005fdc <quorem+0xec>
 8005fd2:	3b04      	subs	r3, #4
 8005fd4:	429d      	cmp	r5, r3
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	d30a      	bcc.n	8005ff0 <quorem+0x100>
 8005fda:	613c      	str	r4, [r7, #16]
 8005fdc:	4630      	mov	r0, r6
 8005fde:	b003      	add	sp, #12
 8005fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe4:	6812      	ldr	r2, [r2, #0]
 8005fe6:	3b04      	subs	r3, #4
 8005fe8:	2a00      	cmp	r2, #0
 8005fea:	d1ce      	bne.n	8005f8a <quorem+0x9a>
 8005fec:	3c01      	subs	r4, #1
 8005fee:	e7c9      	b.n	8005f84 <quorem+0x94>
 8005ff0:	6812      	ldr	r2, [r2, #0]
 8005ff2:	3b04      	subs	r3, #4
 8005ff4:	2a00      	cmp	r2, #0
 8005ff6:	d1f0      	bne.n	8005fda <quorem+0xea>
 8005ff8:	3c01      	subs	r4, #1
 8005ffa:	e7eb      	b.n	8005fd4 <quorem+0xe4>
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	e7ee      	b.n	8005fde <quorem+0xee>

08006000 <_dtoa_r>:
 8006000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006004:	ed2d 8b04 	vpush	{d8-d9}
 8006008:	69c5      	ldr	r5, [r0, #28]
 800600a:	b093      	sub	sp, #76	; 0x4c
 800600c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006010:	ec57 6b10 	vmov	r6, r7, d0
 8006014:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006018:	9107      	str	r1, [sp, #28]
 800601a:	4604      	mov	r4, r0
 800601c:	920a      	str	r2, [sp, #40]	; 0x28
 800601e:	930d      	str	r3, [sp, #52]	; 0x34
 8006020:	b975      	cbnz	r5, 8006040 <_dtoa_r+0x40>
 8006022:	2010      	movs	r0, #16
 8006024:	f7fe fe5e 	bl	8004ce4 <malloc>
 8006028:	4602      	mov	r2, r0
 800602a:	61e0      	str	r0, [r4, #28]
 800602c:	b920      	cbnz	r0, 8006038 <_dtoa_r+0x38>
 800602e:	4bae      	ldr	r3, [pc, #696]	; (80062e8 <_dtoa_r+0x2e8>)
 8006030:	21ef      	movs	r1, #239	; 0xef
 8006032:	48ae      	ldr	r0, [pc, #696]	; (80062ec <_dtoa_r+0x2ec>)
 8006034:	f002 fd7c 	bl	8008b30 <__assert_func>
 8006038:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800603c:	6005      	str	r5, [r0, #0]
 800603e:	60c5      	str	r5, [r0, #12]
 8006040:	69e3      	ldr	r3, [r4, #28]
 8006042:	6819      	ldr	r1, [r3, #0]
 8006044:	b151      	cbz	r1, 800605c <_dtoa_r+0x5c>
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	604a      	str	r2, [r1, #4]
 800604a:	2301      	movs	r3, #1
 800604c:	4093      	lsls	r3, r2
 800604e:	608b      	str	r3, [r1, #8]
 8006050:	4620      	mov	r0, r4
 8006052:	f000 fe53 	bl	8006cfc <_Bfree>
 8006056:	69e3      	ldr	r3, [r4, #28]
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	1e3b      	subs	r3, r7, #0
 800605e:	bfbb      	ittet	lt
 8006060:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006064:	9303      	strlt	r3, [sp, #12]
 8006066:	2300      	movge	r3, #0
 8006068:	2201      	movlt	r2, #1
 800606a:	bfac      	ite	ge
 800606c:	f8c8 3000 	strge.w	r3, [r8]
 8006070:	f8c8 2000 	strlt.w	r2, [r8]
 8006074:	4b9e      	ldr	r3, [pc, #632]	; (80062f0 <_dtoa_r+0x2f0>)
 8006076:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800607a:	ea33 0308 	bics.w	r3, r3, r8
 800607e:	d11b      	bne.n	80060b8 <_dtoa_r+0xb8>
 8006080:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006082:	f242 730f 	movw	r3, #9999	; 0x270f
 8006086:	6013      	str	r3, [r2, #0]
 8006088:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800608c:	4333      	orrs	r3, r6
 800608e:	f000 8593 	beq.w	8006bb8 <_dtoa_r+0xbb8>
 8006092:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006094:	b963      	cbnz	r3, 80060b0 <_dtoa_r+0xb0>
 8006096:	4b97      	ldr	r3, [pc, #604]	; (80062f4 <_dtoa_r+0x2f4>)
 8006098:	e027      	b.n	80060ea <_dtoa_r+0xea>
 800609a:	4b97      	ldr	r3, [pc, #604]	; (80062f8 <_dtoa_r+0x2f8>)
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	3308      	adds	r3, #8
 80060a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060a2:	6013      	str	r3, [r2, #0]
 80060a4:	9800      	ldr	r0, [sp, #0]
 80060a6:	b013      	add	sp, #76	; 0x4c
 80060a8:	ecbd 8b04 	vpop	{d8-d9}
 80060ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060b0:	4b90      	ldr	r3, [pc, #576]	; (80062f4 <_dtoa_r+0x2f4>)
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	3303      	adds	r3, #3
 80060b6:	e7f3      	b.n	80060a0 <_dtoa_r+0xa0>
 80060b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80060bc:	2200      	movs	r2, #0
 80060be:	ec51 0b17 	vmov	r0, r1, d7
 80060c2:	eeb0 8a47 	vmov.f32	s16, s14
 80060c6:	eef0 8a67 	vmov.f32	s17, s15
 80060ca:	2300      	movs	r3, #0
 80060cc:	f7fa fcfc 	bl	8000ac8 <__aeabi_dcmpeq>
 80060d0:	4681      	mov	r9, r0
 80060d2:	b160      	cbz	r0, 80060ee <_dtoa_r+0xee>
 80060d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80060d6:	2301      	movs	r3, #1
 80060d8:	6013      	str	r3, [r2, #0]
 80060da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 8568 	beq.w	8006bb2 <_dtoa_r+0xbb2>
 80060e2:	4b86      	ldr	r3, [pc, #536]	; (80062fc <_dtoa_r+0x2fc>)
 80060e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	3b01      	subs	r3, #1
 80060ea:	9300      	str	r3, [sp, #0]
 80060ec:	e7da      	b.n	80060a4 <_dtoa_r+0xa4>
 80060ee:	aa10      	add	r2, sp, #64	; 0x40
 80060f0:	a911      	add	r1, sp, #68	; 0x44
 80060f2:	4620      	mov	r0, r4
 80060f4:	eeb0 0a48 	vmov.f32	s0, s16
 80060f8:	eef0 0a68 	vmov.f32	s1, s17
 80060fc:	f001 f99a 	bl	8007434 <__d2b>
 8006100:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006104:	4682      	mov	sl, r0
 8006106:	2d00      	cmp	r5, #0
 8006108:	d07f      	beq.n	800620a <_dtoa_r+0x20a>
 800610a:	ee18 3a90 	vmov	r3, s17
 800610e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006112:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006116:	ec51 0b18 	vmov	r0, r1, d8
 800611a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800611e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006122:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006126:	4619      	mov	r1, r3
 8006128:	2200      	movs	r2, #0
 800612a:	4b75      	ldr	r3, [pc, #468]	; (8006300 <_dtoa_r+0x300>)
 800612c:	f7fa f8ac 	bl	8000288 <__aeabi_dsub>
 8006130:	a367      	add	r3, pc, #412	; (adr r3, 80062d0 <_dtoa_r+0x2d0>)
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	f7fa fa5f 	bl	80005f8 <__aeabi_dmul>
 800613a:	a367      	add	r3, pc, #412	; (adr r3, 80062d8 <_dtoa_r+0x2d8>)
 800613c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006140:	f7fa f8a4 	bl	800028c <__adddf3>
 8006144:	4606      	mov	r6, r0
 8006146:	4628      	mov	r0, r5
 8006148:	460f      	mov	r7, r1
 800614a:	f7fa f9eb 	bl	8000524 <__aeabi_i2d>
 800614e:	a364      	add	r3, pc, #400	; (adr r3, 80062e0 <_dtoa_r+0x2e0>)
 8006150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006154:	f7fa fa50 	bl	80005f8 <__aeabi_dmul>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4630      	mov	r0, r6
 800615e:	4639      	mov	r1, r7
 8006160:	f7fa f894 	bl	800028c <__adddf3>
 8006164:	4606      	mov	r6, r0
 8006166:	460f      	mov	r7, r1
 8006168:	f7fa fcf6 	bl	8000b58 <__aeabi_d2iz>
 800616c:	2200      	movs	r2, #0
 800616e:	4683      	mov	fp, r0
 8006170:	2300      	movs	r3, #0
 8006172:	4630      	mov	r0, r6
 8006174:	4639      	mov	r1, r7
 8006176:	f7fa fcb1 	bl	8000adc <__aeabi_dcmplt>
 800617a:	b148      	cbz	r0, 8006190 <_dtoa_r+0x190>
 800617c:	4658      	mov	r0, fp
 800617e:	f7fa f9d1 	bl	8000524 <__aeabi_i2d>
 8006182:	4632      	mov	r2, r6
 8006184:	463b      	mov	r3, r7
 8006186:	f7fa fc9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800618a:	b908      	cbnz	r0, 8006190 <_dtoa_r+0x190>
 800618c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006190:	f1bb 0f16 	cmp.w	fp, #22
 8006194:	d857      	bhi.n	8006246 <_dtoa_r+0x246>
 8006196:	4b5b      	ldr	r3, [pc, #364]	; (8006304 <_dtoa_r+0x304>)
 8006198:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800619c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a0:	ec51 0b18 	vmov	r0, r1, d8
 80061a4:	f7fa fc9a 	bl	8000adc <__aeabi_dcmplt>
 80061a8:	2800      	cmp	r0, #0
 80061aa:	d04e      	beq.n	800624a <_dtoa_r+0x24a>
 80061ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80061b0:	2300      	movs	r3, #0
 80061b2:	930c      	str	r3, [sp, #48]	; 0x30
 80061b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061b6:	1b5b      	subs	r3, r3, r5
 80061b8:	1e5a      	subs	r2, r3, #1
 80061ba:	bf45      	ittet	mi
 80061bc:	f1c3 0301 	rsbmi	r3, r3, #1
 80061c0:	9305      	strmi	r3, [sp, #20]
 80061c2:	2300      	movpl	r3, #0
 80061c4:	2300      	movmi	r3, #0
 80061c6:	9206      	str	r2, [sp, #24]
 80061c8:	bf54      	ite	pl
 80061ca:	9305      	strpl	r3, [sp, #20]
 80061cc:	9306      	strmi	r3, [sp, #24]
 80061ce:	f1bb 0f00 	cmp.w	fp, #0
 80061d2:	db3c      	blt.n	800624e <_dtoa_r+0x24e>
 80061d4:	9b06      	ldr	r3, [sp, #24]
 80061d6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80061da:	445b      	add	r3, fp
 80061dc:	9306      	str	r3, [sp, #24]
 80061de:	2300      	movs	r3, #0
 80061e0:	9308      	str	r3, [sp, #32]
 80061e2:	9b07      	ldr	r3, [sp, #28]
 80061e4:	2b09      	cmp	r3, #9
 80061e6:	d868      	bhi.n	80062ba <_dtoa_r+0x2ba>
 80061e8:	2b05      	cmp	r3, #5
 80061ea:	bfc4      	itt	gt
 80061ec:	3b04      	subgt	r3, #4
 80061ee:	9307      	strgt	r3, [sp, #28]
 80061f0:	9b07      	ldr	r3, [sp, #28]
 80061f2:	f1a3 0302 	sub.w	r3, r3, #2
 80061f6:	bfcc      	ite	gt
 80061f8:	2500      	movgt	r5, #0
 80061fa:	2501      	movle	r5, #1
 80061fc:	2b03      	cmp	r3, #3
 80061fe:	f200 8085 	bhi.w	800630c <_dtoa_r+0x30c>
 8006202:	e8df f003 	tbb	[pc, r3]
 8006206:	3b2e      	.short	0x3b2e
 8006208:	5839      	.short	0x5839
 800620a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800620e:	441d      	add	r5, r3
 8006210:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006214:	2b20      	cmp	r3, #32
 8006216:	bfc1      	itttt	gt
 8006218:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800621c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006220:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006224:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006228:	bfd6      	itet	le
 800622a:	f1c3 0320 	rsble	r3, r3, #32
 800622e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006232:	fa06 f003 	lslle.w	r0, r6, r3
 8006236:	f7fa f965 	bl	8000504 <__aeabi_ui2d>
 800623a:	2201      	movs	r2, #1
 800623c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006240:	3d01      	subs	r5, #1
 8006242:	920e      	str	r2, [sp, #56]	; 0x38
 8006244:	e76f      	b.n	8006126 <_dtoa_r+0x126>
 8006246:	2301      	movs	r3, #1
 8006248:	e7b3      	b.n	80061b2 <_dtoa_r+0x1b2>
 800624a:	900c      	str	r0, [sp, #48]	; 0x30
 800624c:	e7b2      	b.n	80061b4 <_dtoa_r+0x1b4>
 800624e:	9b05      	ldr	r3, [sp, #20]
 8006250:	eba3 030b 	sub.w	r3, r3, fp
 8006254:	9305      	str	r3, [sp, #20]
 8006256:	f1cb 0300 	rsb	r3, fp, #0
 800625a:	9308      	str	r3, [sp, #32]
 800625c:	2300      	movs	r3, #0
 800625e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006260:	e7bf      	b.n	80061e2 <_dtoa_r+0x1e2>
 8006262:	2300      	movs	r3, #0
 8006264:	9309      	str	r3, [sp, #36]	; 0x24
 8006266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006268:	2b00      	cmp	r3, #0
 800626a:	dc52      	bgt.n	8006312 <_dtoa_r+0x312>
 800626c:	2301      	movs	r3, #1
 800626e:	9301      	str	r3, [sp, #4]
 8006270:	9304      	str	r3, [sp, #16]
 8006272:	461a      	mov	r2, r3
 8006274:	920a      	str	r2, [sp, #40]	; 0x28
 8006276:	e00b      	b.n	8006290 <_dtoa_r+0x290>
 8006278:	2301      	movs	r3, #1
 800627a:	e7f3      	b.n	8006264 <_dtoa_r+0x264>
 800627c:	2300      	movs	r3, #0
 800627e:	9309      	str	r3, [sp, #36]	; 0x24
 8006280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006282:	445b      	add	r3, fp
 8006284:	9301      	str	r3, [sp, #4]
 8006286:	3301      	adds	r3, #1
 8006288:	2b01      	cmp	r3, #1
 800628a:	9304      	str	r3, [sp, #16]
 800628c:	bfb8      	it	lt
 800628e:	2301      	movlt	r3, #1
 8006290:	69e0      	ldr	r0, [r4, #28]
 8006292:	2100      	movs	r1, #0
 8006294:	2204      	movs	r2, #4
 8006296:	f102 0614 	add.w	r6, r2, #20
 800629a:	429e      	cmp	r6, r3
 800629c:	d93d      	bls.n	800631a <_dtoa_r+0x31a>
 800629e:	6041      	str	r1, [r0, #4]
 80062a0:	4620      	mov	r0, r4
 80062a2:	f000 fceb 	bl	8006c7c <_Balloc>
 80062a6:	9000      	str	r0, [sp, #0]
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d139      	bne.n	8006320 <_dtoa_r+0x320>
 80062ac:	4b16      	ldr	r3, [pc, #88]	; (8006308 <_dtoa_r+0x308>)
 80062ae:	4602      	mov	r2, r0
 80062b0:	f240 11af 	movw	r1, #431	; 0x1af
 80062b4:	e6bd      	b.n	8006032 <_dtoa_r+0x32>
 80062b6:	2301      	movs	r3, #1
 80062b8:	e7e1      	b.n	800627e <_dtoa_r+0x27e>
 80062ba:	2501      	movs	r5, #1
 80062bc:	2300      	movs	r3, #0
 80062be:	9307      	str	r3, [sp, #28]
 80062c0:	9509      	str	r5, [sp, #36]	; 0x24
 80062c2:	f04f 33ff 	mov.w	r3, #4294967295
 80062c6:	9301      	str	r3, [sp, #4]
 80062c8:	9304      	str	r3, [sp, #16]
 80062ca:	2200      	movs	r2, #0
 80062cc:	2312      	movs	r3, #18
 80062ce:	e7d1      	b.n	8006274 <_dtoa_r+0x274>
 80062d0:	636f4361 	.word	0x636f4361
 80062d4:	3fd287a7 	.word	0x3fd287a7
 80062d8:	8b60c8b3 	.word	0x8b60c8b3
 80062dc:	3fc68a28 	.word	0x3fc68a28
 80062e0:	509f79fb 	.word	0x509f79fb
 80062e4:	3fd34413 	.word	0x3fd34413
 80062e8:	08009592 	.word	0x08009592
 80062ec:	080095a9 	.word	0x080095a9
 80062f0:	7ff00000 	.word	0x7ff00000
 80062f4:	0800958e 	.word	0x0800958e
 80062f8:	08009585 	.word	0x08009585
 80062fc:	0800955d 	.word	0x0800955d
 8006300:	3ff80000 	.word	0x3ff80000
 8006304:	08009698 	.word	0x08009698
 8006308:	08009601 	.word	0x08009601
 800630c:	2301      	movs	r3, #1
 800630e:	9309      	str	r3, [sp, #36]	; 0x24
 8006310:	e7d7      	b.n	80062c2 <_dtoa_r+0x2c2>
 8006312:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006314:	9301      	str	r3, [sp, #4]
 8006316:	9304      	str	r3, [sp, #16]
 8006318:	e7ba      	b.n	8006290 <_dtoa_r+0x290>
 800631a:	3101      	adds	r1, #1
 800631c:	0052      	lsls	r2, r2, #1
 800631e:	e7ba      	b.n	8006296 <_dtoa_r+0x296>
 8006320:	69e3      	ldr	r3, [r4, #28]
 8006322:	9a00      	ldr	r2, [sp, #0]
 8006324:	601a      	str	r2, [r3, #0]
 8006326:	9b04      	ldr	r3, [sp, #16]
 8006328:	2b0e      	cmp	r3, #14
 800632a:	f200 80a8 	bhi.w	800647e <_dtoa_r+0x47e>
 800632e:	2d00      	cmp	r5, #0
 8006330:	f000 80a5 	beq.w	800647e <_dtoa_r+0x47e>
 8006334:	f1bb 0f00 	cmp.w	fp, #0
 8006338:	dd38      	ble.n	80063ac <_dtoa_r+0x3ac>
 800633a:	4bc0      	ldr	r3, [pc, #768]	; (800663c <_dtoa_r+0x63c>)
 800633c:	f00b 020f 	and.w	r2, fp, #15
 8006340:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006344:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006348:	e9d3 6700 	ldrd	r6, r7, [r3]
 800634c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006350:	d019      	beq.n	8006386 <_dtoa_r+0x386>
 8006352:	4bbb      	ldr	r3, [pc, #748]	; (8006640 <_dtoa_r+0x640>)
 8006354:	ec51 0b18 	vmov	r0, r1, d8
 8006358:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800635c:	f7fa fa76 	bl	800084c <__aeabi_ddiv>
 8006360:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006364:	f008 080f 	and.w	r8, r8, #15
 8006368:	2503      	movs	r5, #3
 800636a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006640 <_dtoa_r+0x640>
 800636e:	f1b8 0f00 	cmp.w	r8, #0
 8006372:	d10a      	bne.n	800638a <_dtoa_r+0x38a>
 8006374:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006378:	4632      	mov	r2, r6
 800637a:	463b      	mov	r3, r7
 800637c:	f7fa fa66 	bl	800084c <__aeabi_ddiv>
 8006380:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006384:	e02b      	b.n	80063de <_dtoa_r+0x3de>
 8006386:	2502      	movs	r5, #2
 8006388:	e7ef      	b.n	800636a <_dtoa_r+0x36a>
 800638a:	f018 0f01 	tst.w	r8, #1
 800638e:	d008      	beq.n	80063a2 <_dtoa_r+0x3a2>
 8006390:	4630      	mov	r0, r6
 8006392:	4639      	mov	r1, r7
 8006394:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006398:	f7fa f92e 	bl	80005f8 <__aeabi_dmul>
 800639c:	3501      	adds	r5, #1
 800639e:	4606      	mov	r6, r0
 80063a0:	460f      	mov	r7, r1
 80063a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80063a6:	f109 0908 	add.w	r9, r9, #8
 80063aa:	e7e0      	b.n	800636e <_dtoa_r+0x36e>
 80063ac:	f000 809f 	beq.w	80064ee <_dtoa_r+0x4ee>
 80063b0:	f1cb 0600 	rsb	r6, fp, #0
 80063b4:	4ba1      	ldr	r3, [pc, #644]	; (800663c <_dtoa_r+0x63c>)
 80063b6:	4fa2      	ldr	r7, [pc, #648]	; (8006640 <_dtoa_r+0x640>)
 80063b8:	f006 020f 	and.w	r2, r6, #15
 80063bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c4:	ec51 0b18 	vmov	r0, r1, d8
 80063c8:	f7fa f916 	bl	80005f8 <__aeabi_dmul>
 80063cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063d0:	1136      	asrs	r6, r6, #4
 80063d2:	2300      	movs	r3, #0
 80063d4:	2502      	movs	r5, #2
 80063d6:	2e00      	cmp	r6, #0
 80063d8:	d17e      	bne.n	80064d8 <_dtoa_r+0x4d8>
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1d0      	bne.n	8006380 <_dtoa_r+0x380>
 80063de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 8084 	beq.w	80064f2 <_dtoa_r+0x4f2>
 80063ea:	4b96      	ldr	r3, [pc, #600]	; (8006644 <_dtoa_r+0x644>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	4640      	mov	r0, r8
 80063f0:	4649      	mov	r1, r9
 80063f2:	f7fa fb73 	bl	8000adc <__aeabi_dcmplt>
 80063f6:	2800      	cmp	r0, #0
 80063f8:	d07b      	beq.n	80064f2 <_dtoa_r+0x4f2>
 80063fa:	9b04      	ldr	r3, [sp, #16]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d078      	beq.n	80064f2 <_dtoa_r+0x4f2>
 8006400:	9b01      	ldr	r3, [sp, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	dd39      	ble.n	800647a <_dtoa_r+0x47a>
 8006406:	4b90      	ldr	r3, [pc, #576]	; (8006648 <_dtoa_r+0x648>)
 8006408:	2200      	movs	r2, #0
 800640a:	4640      	mov	r0, r8
 800640c:	4649      	mov	r1, r9
 800640e:	f7fa f8f3 	bl	80005f8 <__aeabi_dmul>
 8006412:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006416:	9e01      	ldr	r6, [sp, #4]
 8006418:	f10b 37ff 	add.w	r7, fp, #4294967295
 800641c:	3501      	adds	r5, #1
 800641e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006422:	4628      	mov	r0, r5
 8006424:	f7fa f87e 	bl	8000524 <__aeabi_i2d>
 8006428:	4642      	mov	r2, r8
 800642a:	464b      	mov	r3, r9
 800642c:	f7fa f8e4 	bl	80005f8 <__aeabi_dmul>
 8006430:	4b86      	ldr	r3, [pc, #536]	; (800664c <_dtoa_r+0x64c>)
 8006432:	2200      	movs	r2, #0
 8006434:	f7f9 ff2a 	bl	800028c <__adddf3>
 8006438:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800643c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006440:	9303      	str	r3, [sp, #12]
 8006442:	2e00      	cmp	r6, #0
 8006444:	d158      	bne.n	80064f8 <_dtoa_r+0x4f8>
 8006446:	4b82      	ldr	r3, [pc, #520]	; (8006650 <_dtoa_r+0x650>)
 8006448:	2200      	movs	r2, #0
 800644a:	4640      	mov	r0, r8
 800644c:	4649      	mov	r1, r9
 800644e:	f7f9 ff1b 	bl	8000288 <__aeabi_dsub>
 8006452:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006456:	4680      	mov	r8, r0
 8006458:	4689      	mov	r9, r1
 800645a:	f7fa fb5d 	bl	8000b18 <__aeabi_dcmpgt>
 800645e:	2800      	cmp	r0, #0
 8006460:	f040 8296 	bne.w	8006990 <_dtoa_r+0x990>
 8006464:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006468:	4640      	mov	r0, r8
 800646a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800646e:	4649      	mov	r1, r9
 8006470:	f7fa fb34 	bl	8000adc <__aeabi_dcmplt>
 8006474:	2800      	cmp	r0, #0
 8006476:	f040 8289 	bne.w	800698c <_dtoa_r+0x98c>
 800647a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800647e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006480:	2b00      	cmp	r3, #0
 8006482:	f2c0 814e 	blt.w	8006722 <_dtoa_r+0x722>
 8006486:	f1bb 0f0e 	cmp.w	fp, #14
 800648a:	f300 814a 	bgt.w	8006722 <_dtoa_r+0x722>
 800648e:	4b6b      	ldr	r3, [pc, #428]	; (800663c <_dtoa_r+0x63c>)
 8006490:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006494:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800649a:	2b00      	cmp	r3, #0
 800649c:	f280 80dc 	bge.w	8006658 <_dtoa_r+0x658>
 80064a0:	9b04      	ldr	r3, [sp, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	f300 80d8 	bgt.w	8006658 <_dtoa_r+0x658>
 80064a8:	f040 826f 	bne.w	800698a <_dtoa_r+0x98a>
 80064ac:	4b68      	ldr	r3, [pc, #416]	; (8006650 <_dtoa_r+0x650>)
 80064ae:	2200      	movs	r2, #0
 80064b0:	4640      	mov	r0, r8
 80064b2:	4649      	mov	r1, r9
 80064b4:	f7fa f8a0 	bl	80005f8 <__aeabi_dmul>
 80064b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064bc:	f7fa fb22 	bl	8000b04 <__aeabi_dcmpge>
 80064c0:	9e04      	ldr	r6, [sp, #16]
 80064c2:	4637      	mov	r7, r6
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f040 8245 	bne.w	8006954 <_dtoa_r+0x954>
 80064ca:	9d00      	ldr	r5, [sp, #0]
 80064cc:	2331      	movs	r3, #49	; 0x31
 80064ce:	f805 3b01 	strb.w	r3, [r5], #1
 80064d2:	f10b 0b01 	add.w	fp, fp, #1
 80064d6:	e241      	b.n	800695c <_dtoa_r+0x95c>
 80064d8:	07f2      	lsls	r2, r6, #31
 80064da:	d505      	bpl.n	80064e8 <_dtoa_r+0x4e8>
 80064dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064e0:	f7fa f88a 	bl	80005f8 <__aeabi_dmul>
 80064e4:	3501      	adds	r5, #1
 80064e6:	2301      	movs	r3, #1
 80064e8:	1076      	asrs	r6, r6, #1
 80064ea:	3708      	adds	r7, #8
 80064ec:	e773      	b.n	80063d6 <_dtoa_r+0x3d6>
 80064ee:	2502      	movs	r5, #2
 80064f0:	e775      	b.n	80063de <_dtoa_r+0x3de>
 80064f2:	9e04      	ldr	r6, [sp, #16]
 80064f4:	465f      	mov	r7, fp
 80064f6:	e792      	b.n	800641e <_dtoa_r+0x41e>
 80064f8:	9900      	ldr	r1, [sp, #0]
 80064fa:	4b50      	ldr	r3, [pc, #320]	; (800663c <_dtoa_r+0x63c>)
 80064fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006500:	4431      	add	r1, r6
 8006502:	9102      	str	r1, [sp, #8]
 8006504:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006506:	eeb0 9a47 	vmov.f32	s18, s14
 800650a:	eef0 9a67 	vmov.f32	s19, s15
 800650e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006512:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006516:	2900      	cmp	r1, #0
 8006518:	d044      	beq.n	80065a4 <_dtoa_r+0x5a4>
 800651a:	494e      	ldr	r1, [pc, #312]	; (8006654 <_dtoa_r+0x654>)
 800651c:	2000      	movs	r0, #0
 800651e:	f7fa f995 	bl	800084c <__aeabi_ddiv>
 8006522:	ec53 2b19 	vmov	r2, r3, d9
 8006526:	f7f9 feaf 	bl	8000288 <__aeabi_dsub>
 800652a:	9d00      	ldr	r5, [sp, #0]
 800652c:	ec41 0b19 	vmov	d9, r0, r1
 8006530:	4649      	mov	r1, r9
 8006532:	4640      	mov	r0, r8
 8006534:	f7fa fb10 	bl	8000b58 <__aeabi_d2iz>
 8006538:	4606      	mov	r6, r0
 800653a:	f7f9 fff3 	bl	8000524 <__aeabi_i2d>
 800653e:	4602      	mov	r2, r0
 8006540:	460b      	mov	r3, r1
 8006542:	4640      	mov	r0, r8
 8006544:	4649      	mov	r1, r9
 8006546:	f7f9 fe9f 	bl	8000288 <__aeabi_dsub>
 800654a:	3630      	adds	r6, #48	; 0x30
 800654c:	f805 6b01 	strb.w	r6, [r5], #1
 8006550:	ec53 2b19 	vmov	r2, r3, d9
 8006554:	4680      	mov	r8, r0
 8006556:	4689      	mov	r9, r1
 8006558:	f7fa fac0 	bl	8000adc <__aeabi_dcmplt>
 800655c:	2800      	cmp	r0, #0
 800655e:	d164      	bne.n	800662a <_dtoa_r+0x62a>
 8006560:	4642      	mov	r2, r8
 8006562:	464b      	mov	r3, r9
 8006564:	4937      	ldr	r1, [pc, #220]	; (8006644 <_dtoa_r+0x644>)
 8006566:	2000      	movs	r0, #0
 8006568:	f7f9 fe8e 	bl	8000288 <__aeabi_dsub>
 800656c:	ec53 2b19 	vmov	r2, r3, d9
 8006570:	f7fa fab4 	bl	8000adc <__aeabi_dcmplt>
 8006574:	2800      	cmp	r0, #0
 8006576:	f040 80b6 	bne.w	80066e6 <_dtoa_r+0x6e6>
 800657a:	9b02      	ldr	r3, [sp, #8]
 800657c:	429d      	cmp	r5, r3
 800657e:	f43f af7c 	beq.w	800647a <_dtoa_r+0x47a>
 8006582:	4b31      	ldr	r3, [pc, #196]	; (8006648 <_dtoa_r+0x648>)
 8006584:	ec51 0b19 	vmov	r0, r1, d9
 8006588:	2200      	movs	r2, #0
 800658a:	f7fa f835 	bl	80005f8 <__aeabi_dmul>
 800658e:	4b2e      	ldr	r3, [pc, #184]	; (8006648 <_dtoa_r+0x648>)
 8006590:	ec41 0b19 	vmov	d9, r0, r1
 8006594:	2200      	movs	r2, #0
 8006596:	4640      	mov	r0, r8
 8006598:	4649      	mov	r1, r9
 800659a:	f7fa f82d 	bl	80005f8 <__aeabi_dmul>
 800659e:	4680      	mov	r8, r0
 80065a0:	4689      	mov	r9, r1
 80065a2:	e7c5      	b.n	8006530 <_dtoa_r+0x530>
 80065a4:	ec51 0b17 	vmov	r0, r1, d7
 80065a8:	f7fa f826 	bl	80005f8 <__aeabi_dmul>
 80065ac:	9b02      	ldr	r3, [sp, #8]
 80065ae:	9d00      	ldr	r5, [sp, #0]
 80065b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80065b2:	ec41 0b19 	vmov	d9, r0, r1
 80065b6:	4649      	mov	r1, r9
 80065b8:	4640      	mov	r0, r8
 80065ba:	f7fa facd 	bl	8000b58 <__aeabi_d2iz>
 80065be:	4606      	mov	r6, r0
 80065c0:	f7f9 ffb0 	bl	8000524 <__aeabi_i2d>
 80065c4:	3630      	adds	r6, #48	; 0x30
 80065c6:	4602      	mov	r2, r0
 80065c8:	460b      	mov	r3, r1
 80065ca:	4640      	mov	r0, r8
 80065cc:	4649      	mov	r1, r9
 80065ce:	f7f9 fe5b 	bl	8000288 <__aeabi_dsub>
 80065d2:	f805 6b01 	strb.w	r6, [r5], #1
 80065d6:	9b02      	ldr	r3, [sp, #8]
 80065d8:	429d      	cmp	r5, r3
 80065da:	4680      	mov	r8, r0
 80065dc:	4689      	mov	r9, r1
 80065de:	f04f 0200 	mov.w	r2, #0
 80065e2:	d124      	bne.n	800662e <_dtoa_r+0x62e>
 80065e4:	4b1b      	ldr	r3, [pc, #108]	; (8006654 <_dtoa_r+0x654>)
 80065e6:	ec51 0b19 	vmov	r0, r1, d9
 80065ea:	f7f9 fe4f 	bl	800028c <__adddf3>
 80065ee:	4602      	mov	r2, r0
 80065f0:	460b      	mov	r3, r1
 80065f2:	4640      	mov	r0, r8
 80065f4:	4649      	mov	r1, r9
 80065f6:	f7fa fa8f 	bl	8000b18 <__aeabi_dcmpgt>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d173      	bne.n	80066e6 <_dtoa_r+0x6e6>
 80065fe:	ec53 2b19 	vmov	r2, r3, d9
 8006602:	4914      	ldr	r1, [pc, #80]	; (8006654 <_dtoa_r+0x654>)
 8006604:	2000      	movs	r0, #0
 8006606:	f7f9 fe3f 	bl	8000288 <__aeabi_dsub>
 800660a:	4602      	mov	r2, r0
 800660c:	460b      	mov	r3, r1
 800660e:	4640      	mov	r0, r8
 8006610:	4649      	mov	r1, r9
 8006612:	f7fa fa63 	bl	8000adc <__aeabi_dcmplt>
 8006616:	2800      	cmp	r0, #0
 8006618:	f43f af2f 	beq.w	800647a <_dtoa_r+0x47a>
 800661c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800661e:	1e6b      	subs	r3, r5, #1
 8006620:	930f      	str	r3, [sp, #60]	; 0x3c
 8006622:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006626:	2b30      	cmp	r3, #48	; 0x30
 8006628:	d0f8      	beq.n	800661c <_dtoa_r+0x61c>
 800662a:	46bb      	mov	fp, r7
 800662c:	e04a      	b.n	80066c4 <_dtoa_r+0x6c4>
 800662e:	4b06      	ldr	r3, [pc, #24]	; (8006648 <_dtoa_r+0x648>)
 8006630:	f7f9 ffe2 	bl	80005f8 <__aeabi_dmul>
 8006634:	4680      	mov	r8, r0
 8006636:	4689      	mov	r9, r1
 8006638:	e7bd      	b.n	80065b6 <_dtoa_r+0x5b6>
 800663a:	bf00      	nop
 800663c:	08009698 	.word	0x08009698
 8006640:	08009670 	.word	0x08009670
 8006644:	3ff00000 	.word	0x3ff00000
 8006648:	40240000 	.word	0x40240000
 800664c:	401c0000 	.word	0x401c0000
 8006650:	40140000 	.word	0x40140000
 8006654:	3fe00000 	.word	0x3fe00000
 8006658:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800665c:	9d00      	ldr	r5, [sp, #0]
 800665e:	4642      	mov	r2, r8
 8006660:	464b      	mov	r3, r9
 8006662:	4630      	mov	r0, r6
 8006664:	4639      	mov	r1, r7
 8006666:	f7fa f8f1 	bl	800084c <__aeabi_ddiv>
 800666a:	f7fa fa75 	bl	8000b58 <__aeabi_d2iz>
 800666e:	9001      	str	r0, [sp, #4]
 8006670:	f7f9 ff58 	bl	8000524 <__aeabi_i2d>
 8006674:	4642      	mov	r2, r8
 8006676:	464b      	mov	r3, r9
 8006678:	f7f9 ffbe 	bl	80005f8 <__aeabi_dmul>
 800667c:	4602      	mov	r2, r0
 800667e:	460b      	mov	r3, r1
 8006680:	4630      	mov	r0, r6
 8006682:	4639      	mov	r1, r7
 8006684:	f7f9 fe00 	bl	8000288 <__aeabi_dsub>
 8006688:	9e01      	ldr	r6, [sp, #4]
 800668a:	9f04      	ldr	r7, [sp, #16]
 800668c:	3630      	adds	r6, #48	; 0x30
 800668e:	f805 6b01 	strb.w	r6, [r5], #1
 8006692:	9e00      	ldr	r6, [sp, #0]
 8006694:	1bae      	subs	r6, r5, r6
 8006696:	42b7      	cmp	r7, r6
 8006698:	4602      	mov	r2, r0
 800669a:	460b      	mov	r3, r1
 800669c:	d134      	bne.n	8006708 <_dtoa_r+0x708>
 800669e:	f7f9 fdf5 	bl	800028c <__adddf3>
 80066a2:	4642      	mov	r2, r8
 80066a4:	464b      	mov	r3, r9
 80066a6:	4606      	mov	r6, r0
 80066a8:	460f      	mov	r7, r1
 80066aa:	f7fa fa35 	bl	8000b18 <__aeabi_dcmpgt>
 80066ae:	b9c8      	cbnz	r0, 80066e4 <_dtoa_r+0x6e4>
 80066b0:	4642      	mov	r2, r8
 80066b2:	464b      	mov	r3, r9
 80066b4:	4630      	mov	r0, r6
 80066b6:	4639      	mov	r1, r7
 80066b8:	f7fa fa06 	bl	8000ac8 <__aeabi_dcmpeq>
 80066bc:	b110      	cbz	r0, 80066c4 <_dtoa_r+0x6c4>
 80066be:	9b01      	ldr	r3, [sp, #4]
 80066c0:	07db      	lsls	r3, r3, #31
 80066c2:	d40f      	bmi.n	80066e4 <_dtoa_r+0x6e4>
 80066c4:	4651      	mov	r1, sl
 80066c6:	4620      	mov	r0, r4
 80066c8:	f000 fb18 	bl	8006cfc <_Bfree>
 80066cc:	2300      	movs	r3, #0
 80066ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066d0:	702b      	strb	r3, [r5, #0]
 80066d2:	f10b 0301 	add.w	r3, fp, #1
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f43f ace2 	beq.w	80060a4 <_dtoa_r+0xa4>
 80066e0:	601d      	str	r5, [r3, #0]
 80066e2:	e4df      	b.n	80060a4 <_dtoa_r+0xa4>
 80066e4:	465f      	mov	r7, fp
 80066e6:	462b      	mov	r3, r5
 80066e8:	461d      	mov	r5, r3
 80066ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066ee:	2a39      	cmp	r2, #57	; 0x39
 80066f0:	d106      	bne.n	8006700 <_dtoa_r+0x700>
 80066f2:	9a00      	ldr	r2, [sp, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d1f7      	bne.n	80066e8 <_dtoa_r+0x6e8>
 80066f8:	9900      	ldr	r1, [sp, #0]
 80066fa:	2230      	movs	r2, #48	; 0x30
 80066fc:	3701      	adds	r7, #1
 80066fe:	700a      	strb	r2, [r1, #0]
 8006700:	781a      	ldrb	r2, [r3, #0]
 8006702:	3201      	adds	r2, #1
 8006704:	701a      	strb	r2, [r3, #0]
 8006706:	e790      	b.n	800662a <_dtoa_r+0x62a>
 8006708:	4ba3      	ldr	r3, [pc, #652]	; (8006998 <_dtoa_r+0x998>)
 800670a:	2200      	movs	r2, #0
 800670c:	f7f9 ff74 	bl	80005f8 <__aeabi_dmul>
 8006710:	2200      	movs	r2, #0
 8006712:	2300      	movs	r3, #0
 8006714:	4606      	mov	r6, r0
 8006716:	460f      	mov	r7, r1
 8006718:	f7fa f9d6 	bl	8000ac8 <__aeabi_dcmpeq>
 800671c:	2800      	cmp	r0, #0
 800671e:	d09e      	beq.n	800665e <_dtoa_r+0x65e>
 8006720:	e7d0      	b.n	80066c4 <_dtoa_r+0x6c4>
 8006722:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006724:	2a00      	cmp	r2, #0
 8006726:	f000 80ca 	beq.w	80068be <_dtoa_r+0x8be>
 800672a:	9a07      	ldr	r2, [sp, #28]
 800672c:	2a01      	cmp	r2, #1
 800672e:	f300 80ad 	bgt.w	800688c <_dtoa_r+0x88c>
 8006732:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006734:	2a00      	cmp	r2, #0
 8006736:	f000 80a5 	beq.w	8006884 <_dtoa_r+0x884>
 800673a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800673e:	9e08      	ldr	r6, [sp, #32]
 8006740:	9d05      	ldr	r5, [sp, #20]
 8006742:	9a05      	ldr	r2, [sp, #20]
 8006744:	441a      	add	r2, r3
 8006746:	9205      	str	r2, [sp, #20]
 8006748:	9a06      	ldr	r2, [sp, #24]
 800674a:	2101      	movs	r1, #1
 800674c:	441a      	add	r2, r3
 800674e:	4620      	mov	r0, r4
 8006750:	9206      	str	r2, [sp, #24]
 8006752:	f000 fbd3 	bl	8006efc <__i2b>
 8006756:	4607      	mov	r7, r0
 8006758:	b165      	cbz	r5, 8006774 <_dtoa_r+0x774>
 800675a:	9b06      	ldr	r3, [sp, #24]
 800675c:	2b00      	cmp	r3, #0
 800675e:	dd09      	ble.n	8006774 <_dtoa_r+0x774>
 8006760:	42ab      	cmp	r3, r5
 8006762:	9a05      	ldr	r2, [sp, #20]
 8006764:	bfa8      	it	ge
 8006766:	462b      	movge	r3, r5
 8006768:	1ad2      	subs	r2, r2, r3
 800676a:	9205      	str	r2, [sp, #20]
 800676c:	9a06      	ldr	r2, [sp, #24]
 800676e:	1aed      	subs	r5, r5, r3
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	9306      	str	r3, [sp, #24]
 8006774:	9b08      	ldr	r3, [sp, #32]
 8006776:	b1f3      	cbz	r3, 80067b6 <_dtoa_r+0x7b6>
 8006778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800677a:	2b00      	cmp	r3, #0
 800677c:	f000 80a3 	beq.w	80068c6 <_dtoa_r+0x8c6>
 8006780:	2e00      	cmp	r6, #0
 8006782:	dd10      	ble.n	80067a6 <_dtoa_r+0x7a6>
 8006784:	4639      	mov	r1, r7
 8006786:	4632      	mov	r2, r6
 8006788:	4620      	mov	r0, r4
 800678a:	f000 fc77 	bl	800707c <__pow5mult>
 800678e:	4652      	mov	r2, sl
 8006790:	4601      	mov	r1, r0
 8006792:	4607      	mov	r7, r0
 8006794:	4620      	mov	r0, r4
 8006796:	f000 fbc7 	bl	8006f28 <__multiply>
 800679a:	4651      	mov	r1, sl
 800679c:	4680      	mov	r8, r0
 800679e:	4620      	mov	r0, r4
 80067a0:	f000 faac 	bl	8006cfc <_Bfree>
 80067a4:	46c2      	mov	sl, r8
 80067a6:	9b08      	ldr	r3, [sp, #32]
 80067a8:	1b9a      	subs	r2, r3, r6
 80067aa:	d004      	beq.n	80067b6 <_dtoa_r+0x7b6>
 80067ac:	4651      	mov	r1, sl
 80067ae:	4620      	mov	r0, r4
 80067b0:	f000 fc64 	bl	800707c <__pow5mult>
 80067b4:	4682      	mov	sl, r0
 80067b6:	2101      	movs	r1, #1
 80067b8:	4620      	mov	r0, r4
 80067ba:	f000 fb9f 	bl	8006efc <__i2b>
 80067be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	4606      	mov	r6, r0
 80067c4:	f340 8081 	ble.w	80068ca <_dtoa_r+0x8ca>
 80067c8:	461a      	mov	r2, r3
 80067ca:	4601      	mov	r1, r0
 80067cc:	4620      	mov	r0, r4
 80067ce:	f000 fc55 	bl	800707c <__pow5mult>
 80067d2:	9b07      	ldr	r3, [sp, #28]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	4606      	mov	r6, r0
 80067d8:	dd7a      	ble.n	80068d0 <_dtoa_r+0x8d0>
 80067da:	f04f 0800 	mov.w	r8, #0
 80067de:	6933      	ldr	r3, [r6, #16]
 80067e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80067e4:	6918      	ldr	r0, [r3, #16]
 80067e6:	f000 fb3b 	bl	8006e60 <__hi0bits>
 80067ea:	f1c0 0020 	rsb	r0, r0, #32
 80067ee:	9b06      	ldr	r3, [sp, #24]
 80067f0:	4418      	add	r0, r3
 80067f2:	f010 001f 	ands.w	r0, r0, #31
 80067f6:	f000 8094 	beq.w	8006922 <_dtoa_r+0x922>
 80067fa:	f1c0 0320 	rsb	r3, r0, #32
 80067fe:	2b04      	cmp	r3, #4
 8006800:	f340 8085 	ble.w	800690e <_dtoa_r+0x90e>
 8006804:	9b05      	ldr	r3, [sp, #20]
 8006806:	f1c0 001c 	rsb	r0, r0, #28
 800680a:	4403      	add	r3, r0
 800680c:	9305      	str	r3, [sp, #20]
 800680e:	9b06      	ldr	r3, [sp, #24]
 8006810:	4403      	add	r3, r0
 8006812:	4405      	add	r5, r0
 8006814:	9306      	str	r3, [sp, #24]
 8006816:	9b05      	ldr	r3, [sp, #20]
 8006818:	2b00      	cmp	r3, #0
 800681a:	dd05      	ble.n	8006828 <_dtoa_r+0x828>
 800681c:	4651      	mov	r1, sl
 800681e:	461a      	mov	r2, r3
 8006820:	4620      	mov	r0, r4
 8006822:	f000 fc85 	bl	8007130 <__lshift>
 8006826:	4682      	mov	sl, r0
 8006828:	9b06      	ldr	r3, [sp, #24]
 800682a:	2b00      	cmp	r3, #0
 800682c:	dd05      	ble.n	800683a <_dtoa_r+0x83a>
 800682e:	4631      	mov	r1, r6
 8006830:	461a      	mov	r2, r3
 8006832:	4620      	mov	r0, r4
 8006834:	f000 fc7c 	bl	8007130 <__lshift>
 8006838:	4606      	mov	r6, r0
 800683a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800683c:	2b00      	cmp	r3, #0
 800683e:	d072      	beq.n	8006926 <_dtoa_r+0x926>
 8006840:	4631      	mov	r1, r6
 8006842:	4650      	mov	r0, sl
 8006844:	f000 fce0 	bl	8007208 <__mcmp>
 8006848:	2800      	cmp	r0, #0
 800684a:	da6c      	bge.n	8006926 <_dtoa_r+0x926>
 800684c:	2300      	movs	r3, #0
 800684e:	4651      	mov	r1, sl
 8006850:	220a      	movs	r2, #10
 8006852:	4620      	mov	r0, r4
 8006854:	f000 fa74 	bl	8006d40 <__multadd>
 8006858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800685a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800685e:	4682      	mov	sl, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	f000 81b0 	beq.w	8006bc6 <_dtoa_r+0xbc6>
 8006866:	2300      	movs	r3, #0
 8006868:	4639      	mov	r1, r7
 800686a:	220a      	movs	r2, #10
 800686c:	4620      	mov	r0, r4
 800686e:	f000 fa67 	bl	8006d40 <__multadd>
 8006872:	9b01      	ldr	r3, [sp, #4]
 8006874:	2b00      	cmp	r3, #0
 8006876:	4607      	mov	r7, r0
 8006878:	f300 8096 	bgt.w	80069a8 <_dtoa_r+0x9a8>
 800687c:	9b07      	ldr	r3, [sp, #28]
 800687e:	2b02      	cmp	r3, #2
 8006880:	dc59      	bgt.n	8006936 <_dtoa_r+0x936>
 8006882:	e091      	b.n	80069a8 <_dtoa_r+0x9a8>
 8006884:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006886:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800688a:	e758      	b.n	800673e <_dtoa_r+0x73e>
 800688c:	9b04      	ldr	r3, [sp, #16]
 800688e:	1e5e      	subs	r6, r3, #1
 8006890:	9b08      	ldr	r3, [sp, #32]
 8006892:	42b3      	cmp	r3, r6
 8006894:	bfbf      	itttt	lt
 8006896:	9b08      	ldrlt	r3, [sp, #32]
 8006898:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800689a:	9608      	strlt	r6, [sp, #32]
 800689c:	1af3      	sublt	r3, r6, r3
 800689e:	bfb4      	ite	lt
 80068a0:	18d2      	addlt	r2, r2, r3
 80068a2:	1b9e      	subge	r6, r3, r6
 80068a4:	9b04      	ldr	r3, [sp, #16]
 80068a6:	bfbc      	itt	lt
 80068a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80068aa:	2600      	movlt	r6, #0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	bfb7      	itett	lt
 80068b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80068b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80068b8:	1a9d      	sublt	r5, r3, r2
 80068ba:	2300      	movlt	r3, #0
 80068bc:	e741      	b.n	8006742 <_dtoa_r+0x742>
 80068be:	9e08      	ldr	r6, [sp, #32]
 80068c0:	9d05      	ldr	r5, [sp, #20]
 80068c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80068c4:	e748      	b.n	8006758 <_dtoa_r+0x758>
 80068c6:	9a08      	ldr	r2, [sp, #32]
 80068c8:	e770      	b.n	80067ac <_dtoa_r+0x7ac>
 80068ca:	9b07      	ldr	r3, [sp, #28]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	dc19      	bgt.n	8006904 <_dtoa_r+0x904>
 80068d0:	9b02      	ldr	r3, [sp, #8]
 80068d2:	b9bb      	cbnz	r3, 8006904 <_dtoa_r+0x904>
 80068d4:	9b03      	ldr	r3, [sp, #12]
 80068d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068da:	b99b      	cbnz	r3, 8006904 <_dtoa_r+0x904>
 80068dc:	9b03      	ldr	r3, [sp, #12]
 80068de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068e2:	0d1b      	lsrs	r3, r3, #20
 80068e4:	051b      	lsls	r3, r3, #20
 80068e6:	b183      	cbz	r3, 800690a <_dtoa_r+0x90a>
 80068e8:	9b05      	ldr	r3, [sp, #20]
 80068ea:	3301      	adds	r3, #1
 80068ec:	9305      	str	r3, [sp, #20]
 80068ee:	9b06      	ldr	r3, [sp, #24]
 80068f0:	3301      	adds	r3, #1
 80068f2:	9306      	str	r3, [sp, #24]
 80068f4:	f04f 0801 	mov.w	r8, #1
 80068f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f47f af6f 	bne.w	80067de <_dtoa_r+0x7de>
 8006900:	2001      	movs	r0, #1
 8006902:	e774      	b.n	80067ee <_dtoa_r+0x7ee>
 8006904:	f04f 0800 	mov.w	r8, #0
 8006908:	e7f6      	b.n	80068f8 <_dtoa_r+0x8f8>
 800690a:	4698      	mov	r8, r3
 800690c:	e7f4      	b.n	80068f8 <_dtoa_r+0x8f8>
 800690e:	d082      	beq.n	8006816 <_dtoa_r+0x816>
 8006910:	9a05      	ldr	r2, [sp, #20]
 8006912:	331c      	adds	r3, #28
 8006914:	441a      	add	r2, r3
 8006916:	9205      	str	r2, [sp, #20]
 8006918:	9a06      	ldr	r2, [sp, #24]
 800691a:	441a      	add	r2, r3
 800691c:	441d      	add	r5, r3
 800691e:	9206      	str	r2, [sp, #24]
 8006920:	e779      	b.n	8006816 <_dtoa_r+0x816>
 8006922:	4603      	mov	r3, r0
 8006924:	e7f4      	b.n	8006910 <_dtoa_r+0x910>
 8006926:	9b04      	ldr	r3, [sp, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	dc37      	bgt.n	800699c <_dtoa_r+0x99c>
 800692c:	9b07      	ldr	r3, [sp, #28]
 800692e:	2b02      	cmp	r3, #2
 8006930:	dd34      	ble.n	800699c <_dtoa_r+0x99c>
 8006932:	9b04      	ldr	r3, [sp, #16]
 8006934:	9301      	str	r3, [sp, #4]
 8006936:	9b01      	ldr	r3, [sp, #4]
 8006938:	b963      	cbnz	r3, 8006954 <_dtoa_r+0x954>
 800693a:	4631      	mov	r1, r6
 800693c:	2205      	movs	r2, #5
 800693e:	4620      	mov	r0, r4
 8006940:	f000 f9fe 	bl	8006d40 <__multadd>
 8006944:	4601      	mov	r1, r0
 8006946:	4606      	mov	r6, r0
 8006948:	4650      	mov	r0, sl
 800694a:	f000 fc5d 	bl	8007208 <__mcmp>
 800694e:	2800      	cmp	r0, #0
 8006950:	f73f adbb 	bgt.w	80064ca <_dtoa_r+0x4ca>
 8006954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006956:	9d00      	ldr	r5, [sp, #0]
 8006958:	ea6f 0b03 	mvn.w	fp, r3
 800695c:	f04f 0800 	mov.w	r8, #0
 8006960:	4631      	mov	r1, r6
 8006962:	4620      	mov	r0, r4
 8006964:	f000 f9ca 	bl	8006cfc <_Bfree>
 8006968:	2f00      	cmp	r7, #0
 800696a:	f43f aeab 	beq.w	80066c4 <_dtoa_r+0x6c4>
 800696e:	f1b8 0f00 	cmp.w	r8, #0
 8006972:	d005      	beq.n	8006980 <_dtoa_r+0x980>
 8006974:	45b8      	cmp	r8, r7
 8006976:	d003      	beq.n	8006980 <_dtoa_r+0x980>
 8006978:	4641      	mov	r1, r8
 800697a:	4620      	mov	r0, r4
 800697c:	f000 f9be 	bl	8006cfc <_Bfree>
 8006980:	4639      	mov	r1, r7
 8006982:	4620      	mov	r0, r4
 8006984:	f000 f9ba 	bl	8006cfc <_Bfree>
 8006988:	e69c      	b.n	80066c4 <_dtoa_r+0x6c4>
 800698a:	2600      	movs	r6, #0
 800698c:	4637      	mov	r7, r6
 800698e:	e7e1      	b.n	8006954 <_dtoa_r+0x954>
 8006990:	46bb      	mov	fp, r7
 8006992:	4637      	mov	r7, r6
 8006994:	e599      	b.n	80064ca <_dtoa_r+0x4ca>
 8006996:	bf00      	nop
 8006998:	40240000 	.word	0x40240000
 800699c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f000 80c8 	beq.w	8006b34 <_dtoa_r+0xb34>
 80069a4:	9b04      	ldr	r3, [sp, #16]
 80069a6:	9301      	str	r3, [sp, #4]
 80069a8:	2d00      	cmp	r5, #0
 80069aa:	dd05      	ble.n	80069b8 <_dtoa_r+0x9b8>
 80069ac:	4639      	mov	r1, r7
 80069ae:	462a      	mov	r2, r5
 80069b0:	4620      	mov	r0, r4
 80069b2:	f000 fbbd 	bl	8007130 <__lshift>
 80069b6:	4607      	mov	r7, r0
 80069b8:	f1b8 0f00 	cmp.w	r8, #0
 80069bc:	d05b      	beq.n	8006a76 <_dtoa_r+0xa76>
 80069be:	6879      	ldr	r1, [r7, #4]
 80069c0:	4620      	mov	r0, r4
 80069c2:	f000 f95b 	bl	8006c7c <_Balloc>
 80069c6:	4605      	mov	r5, r0
 80069c8:	b928      	cbnz	r0, 80069d6 <_dtoa_r+0x9d6>
 80069ca:	4b83      	ldr	r3, [pc, #524]	; (8006bd8 <_dtoa_r+0xbd8>)
 80069cc:	4602      	mov	r2, r0
 80069ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 80069d2:	f7ff bb2e 	b.w	8006032 <_dtoa_r+0x32>
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	3202      	adds	r2, #2
 80069da:	0092      	lsls	r2, r2, #2
 80069dc:	f107 010c 	add.w	r1, r7, #12
 80069e0:	300c      	adds	r0, #12
 80069e2:	f7ff fa70 	bl	8005ec6 <memcpy>
 80069e6:	2201      	movs	r2, #1
 80069e8:	4629      	mov	r1, r5
 80069ea:	4620      	mov	r0, r4
 80069ec:	f000 fba0 	bl	8007130 <__lshift>
 80069f0:	9b00      	ldr	r3, [sp, #0]
 80069f2:	3301      	adds	r3, #1
 80069f4:	9304      	str	r3, [sp, #16]
 80069f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069fa:	4413      	add	r3, r2
 80069fc:	9308      	str	r3, [sp, #32]
 80069fe:	9b02      	ldr	r3, [sp, #8]
 8006a00:	f003 0301 	and.w	r3, r3, #1
 8006a04:	46b8      	mov	r8, r7
 8006a06:	9306      	str	r3, [sp, #24]
 8006a08:	4607      	mov	r7, r0
 8006a0a:	9b04      	ldr	r3, [sp, #16]
 8006a0c:	4631      	mov	r1, r6
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	4650      	mov	r0, sl
 8006a12:	9301      	str	r3, [sp, #4]
 8006a14:	f7ff fa6c 	bl	8005ef0 <quorem>
 8006a18:	4641      	mov	r1, r8
 8006a1a:	9002      	str	r0, [sp, #8]
 8006a1c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a20:	4650      	mov	r0, sl
 8006a22:	f000 fbf1 	bl	8007208 <__mcmp>
 8006a26:	463a      	mov	r2, r7
 8006a28:	9005      	str	r0, [sp, #20]
 8006a2a:	4631      	mov	r1, r6
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	f000 fc07 	bl	8007240 <__mdiff>
 8006a32:	68c2      	ldr	r2, [r0, #12]
 8006a34:	4605      	mov	r5, r0
 8006a36:	bb02      	cbnz	r2, 8006a7a <_dtoa_r+0xa7a>
 8006a38:	4601      	mov	r1, r0
 8006a3a:	4650      	mov	r0, sl
 8006a3c:	f000 fbe4 	bl	8007208 <__mcmp>
 8006a40:	4602      	mov	r2, r0
 8006a42:	4629      	mov	r1, r5
 8006a44:	4620      	mov	r0, r4
 8006a46:	9209      	str	r2, [sp, #36]	; 0x24
 8006a48:	f000 f958 	bl	8006cfc <_Bfree>
 8006a4c:	9b07      	ldr	r3, [sp, #28]
 8006a4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a50:	9d04      	ldr	r5, [sp, #16]
 8006a52:	ea43 0102 	orr.w	r1, r3, r2
 8006a56:	9b06      	ldr	r3, [sp, #24]
 8006a58:	4319      	orrs	r1, r3
 8006a5a:	d110      	bne.n	8006a7e <_dtoa_r+0xa7e>
 8006a5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a60:	d029      	beq.n	8006ab6 <_dtoa_r+0xab6>
 8006a62:	9b05      	ldr	r3, [sp, #20]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	dd02      	ble.n	8006a6e <_dtoa_r+0xa6e>
 8006a68:	9b02      	ldr	r3, [sp, #8]
 8006a6a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006a6e:	9b01      	ldr	r3, [sp, #4]
 8006a70:	f883 9000 	strb.w	r9, [r3]
 8006a74:	e774      	b.n	8006960 <_dtoa_r+0x960>
 8006a76:	4638      	mov	r0, r7
 8006a78:	e7ba      	b.n	80069f0 <_dtoa_r+0x9f0>
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	e7e1      	b.n	8006a42 <_dtoa_r+0xa42>
 8006a7e:	9b05      	ldr	r3, [sp, #20]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	db04      	blt.n	8006a8e <_dtoa_r+0xa8e>
 8006a84:	9907      	ldr	r1, [sp, #28]
 8006a86:	430b      	orrs	r3, r1
 8006a88:	9906      	ldr	r1, [sp, #24]
 8006a8a:	430b      	orrs	r3, r1
 8006a8c:	d120      	bne.n	8006ad0 <_dtoa_r+0xad0>
 8006a8e:	2a00      	cmp	r2, #0
 8006a90:	dded      	ble.n	8006a6e <_dtoa_r+0xa6e>
 8006a92:	4651      	mov	r1, sl
 8006a94:	2201      	movs	r2, #1
 8006a96:	4620      	mov	r0, r4
 8006a98:	f000 fb4a 	bl	8007130 <__lshift>
 8006a9c:	4631      	mov	r1, r6
 8006a9e:	4682      	mov	sl, r0
 8006aa0:	f000 fbb2 	bl	8007208 <__mcmp>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	dc03      	bgt.n	8006ab0 <_dtoa_r+0xab0>
 8006aa8:	d1e1      	bne.n	8006a6e <_dtoa_r+0xa6e>
 8006aaa:	f019 0f01 	tst.w	r9, #1
 8006aae:	d0de      	beq.n	8006a6e <_dtoa_r+0xa6e>
 8006ab0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ab4:	d1d8      	bne.n	8006a68 <_dtoa_r+0xa68>
 8006ab6:	9a01      	ldr	r2, [sp, #4]
 8006ab8:	2339      	movs	r3, #57	; 0x39
 8006aba:	7013      	strb	r3, [r2, #0]
 8006abc:	462b      	mov	r3, r5
 8006abe:	461d      	mov	r5, r3
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ac6:	2a39      	cmp	r2, #57	; 0x39
 8006ac8:	d06c      	beq.n	8006ba4 <_dtoa_r+0xba4>
 8006aca:	3201      	adds	r2, #1
 8006acc:	701a      	strb	r2, [r3, #0]
 8006ace:	e747      	b.n	8006960 <_dtoa_r+0x960>
 8006ad0:	2a00      	cmp	r2, #0
 8006ad2:	dd07      	ble.n	8006ae4 <_dtoa_r+0xae4>
 8006ad4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ad8:	d0ed      	beq.n	8006ab6 <_dtoa_r+0xab6>
 8006ada:	9a01      	ldr	r2, [sp, #4]
 8006adc:	f109 0301 	add.w	r3, r9, #1
 8006ae0:	7013      	strb	r3, [r2, #0]
 8006ae2:	e73d      	b.n	8006960 <_dtoa_r+0x960>
 8006ae4:	9b04      	ldr	r3, [sp, #16]
 8006ae6:	9a08      	ldr	r2, [sp, #32]
 8006ae8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d043      	beq.n	8006b78 <_dtoa_r+0xb78>
 8006af0:	4651      	mov	r1, sl
 8006af2:	2300      	movs	r3, #0
 8006af4:	220a      	movs	r2, #10
 8006af6:	4620      	mov	r0, r4
 8006af8:	f000 f922 	bl	8006d40 <__multadd>
 8006afc:	45b8      	cmp	r8, r7
 8006afe:	4682      	mov	sl, r0
 8006b00:	f04f 0300 	mov.w	r3, #0
 8006b04:	f04f 020a 	mov.w	r2, #10
 8006b08:	4641      	mov	r1, r8
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	d107      	bne.n	8006b1e <_dtoa_r+0xb1e>
 8006b0e:	f000 f917 	bl	8006d40 <__multadd>
 8006b12:	4680      	mov	r8, r0
 8006b14:	4607      	mov	r7, r0
 8006b16:	9b04      	ldr	r3, [sp, #16]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	9304      	str	r3, [sp, #16]
 8006b1c:	e775      	b.n	8006a0a <_dtoa_r+0xa0a>
 8006b1e:	f000 f90f 	bl	8006d40 <__multadd>
 8006b22:	4639      	mov	r1, r7
 8006b24:	4680      	mov	r8, r0
 8006b26:	2300      	movs	r3, #0
 8006b28:	220a      	movs	r2, #10
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	f000 f908 	bl	8006d40 <__multadd>
 8006b30:	4607      	mov	r7, r0
 8006b32:	e7f0      	b.n	8006b16 <_dtoa_r+0xb16>
 8006b34:	9b04      	ldr	r3, [sp, #16]
 8006b36:	9301      	str	r3, [sp, #4]
 8006b38:	9d00      	ldr	r5, [sp, #0]
 8006b3a:	4631      	mov	r1, r6
 8006b3c:	4650      	mov	r0, sl
 8006b3e:	f7ff f9d7 	bl	8005ef0 <quorem>
 8006b42:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006b46:	9b00      	ldr	r3, [sp, #0]
 8006b48:	f805 9b01 	strb.w	r9, [r5], #1
 8006b4c:	1aea      	subs	r2, r5, r3
 8006b4e:	9b01      	ldr	r3, [sp, #4]
 8006b50:	4293      	cmp	r3, r2
 8006b52:	dd07      	ble.n	8006b64 <_dtoa_r+0xb64>
 8006b54:	4651      	mov	r1, sl
 8006b56:	2300      	movs	r3, #0
 8006b58:	220a      	movs	r2, #10
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	f000 f8f0 	bl	8006d40 <__multadd>
 8006b60:	4682      	mov	sl, r0
 8006b62:	e7ea      	b.n	8006b3a <_dtoa_r+0xb3a>
 8006b64:	9b01      	ldr	r3, [sp, #4]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	bfc8      	it	gt
 8006b6a:	461d      	movgt	r5, r3
 8006b6c:	9b00      	ldr	r3, [sp, #0]
 8006b6e:	bfd8      	it	le
 8006b70:	2501      	movle	r5, #1
 8006b72:	441d      	add	r5, r3
 8006b74:	f04f 0800 	mov.w	r8, #0
 8006b78:	4651      	mov	r1, sl
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 fad7 	bl	8007130 <__lshift>
 8006b82:	4631      	mov	r1, r6
 8006b84:	4682      	mov	sl, r0
 8006b86:	f000 fb3f 	bl	8007208 <__mcmp>
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	dc96      	bgt.n	8006abc <_dtoa_r+0xabc>
 8006b8e:	d102      	bne.n	8006b96 <_dtoa_r+0xb96>
 8006b90:	f019 0f01 	tst.w	r9, #1
 8006b94:	d192      	bne.n	8006abc <_dtoa_r+0xabc>
 8006b96:	462b      	mov	r3, r5
 8006b98:	461d      	mov	r5, r3
 8006b9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b9e:	2a30      	cmp	r2, #48	; 0x30
 8006ba0:	d0fa      	beq.n	8006b98 <_dtoa_r+0xb98>
 8006ba2:	e6dd      	b.n	8006960 <_dtoa_r+0x960>
 8006ba4:	9a00      	ldr	r2, [sp, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d189      	bne.n	8006abe <_dtoa_r+0xabe>
 8006baa:	f10b 0b01 	add.w	fp, fp, #1
 8006bae:	2331      	movs	r3, #49	; 0x31
 8006bb0:	e796      	b.n	8006ae0 <_dtoa_r+0xae0>
 8006bb2:	4b0a      	ldr	r3, [pc, #40]	; (8006bdc <_dtoa_r+0xbdc>)
 8006bb4:	f7ff ba99 	b.w	80060ea <_dtoa_r+0xea>
 8006bb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f47f aa6d 	bne.w	800609a <_dtoa_r+0x9a>
 8006bc0:	4b07      	ldr	r3, [pc, #28]	; (8006be0 <_dtoa_r+0xbe0>)
 8006bc2:	f7ff ba92 	b.w	80060ea <_dtoa_r+0xea>
 8006bc6:	9b01      	ldr	r3, [sp, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	dcb5      	bgt.n	8006b38 <_dtoa_r+0xb38>
 8006bcc:	9b07      	ldr	r3, [sp, #28]
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	f73f aeb1 	bgt.w	8006936 <_dtoa_r+0x936>
 8006bd4:	e7b0      	b.n	8006b38 <_dtoa_r+0xb38>
 8006bd6:	bf00      	nop
 8006bd8:	08009601 	.word	0x08009601
 8006bdc:	0800955c 	.word	0x0800955c
 8006be0:	08009585 	.word	0x08009585

08006be4 <_free_r>:
 8006be4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006be6:	2900      	cmp	r1, #0
 8006be8:	d044      	beq.n	8006c74 <_free_r+0x90>
 8006bea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bee:	9001      	str	r0, [sp, #4]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f1a1 0404 	sub.w	r4, r1, #4
 8006bf6:	bfb8      	it	lt
 8006bf8:	18e4      	addlt	r4, r4, r3
 8006bfa:	f7fe f91b 	bl	8004e34 <__malloc_lock>
 8006bfe:	4a1e      	ldr	r2, [pc, #120]	; (8006c78 <_free_r+0x94>)
 8006c00:	9801      	ldr	r0, [sp, #4]
 8006c02:	6813      	ldr	r3, [r2, #0]
 8006c04:	b933      	cbnz	r3, 8006c14 <_free_r+0x30>
 8006c06:	6063      	str	r3, [r4, #4]
 8006c08:	6014      	str	r4, [r2, #0]
 8006c0a:	b003      	add	sp, #12
 8006c0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c10:	f7fe b916 	b.w	8004e40 <__malloc_unlock>
 8006c14:	42a3      	cmp	r3, r4
 8006c16:	d908      	bls.n	8006c2a <_free_r+0x46>
 8006c18:	6825      	ldr	r5, [r4, #0]
 8006c1a:	1961      	adds	r1, r4, r5
 8006c1c:	428b      	cmp	r3, r1
 8006c1e:	bf01      	itttt	eq
 8006c20:	6819      	ldreq	r1, [r3, #0]
 8006c22:	685b      	ldreq	r3, [r3, #4]
 8006c24:	1949      	addeq	r1, r1, r5
 8006c26:	6021      	streq	r1, [r4, #0]
 8006c28:	e7ed      	b.n	8006c06 <_free_r+0x22>
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	b10b      	cbz	r3, 8006c34 <_free_r+0x50>
 8006c30:	42a3      	cmp	r3, r4
 8006c32:	d9fa      	bls.n	8006c2a <_free_r+0x46>
 8006c34:	6811      	ldr	r1, [r2, #0]
 8006c36:	1855      	adds	r5, r2, r1
 8006c38:	42a5      	cmp	r5, r4
 8006c3a:	d10b      	bne.n	8006c54 <_free_r+0x70>
 8006c3c:	6824      	ldr	r4, [r4, #0]
 8006c3e:	4421      	add	r1, r4
 8006c40:	1854      	adds	r4, r2, r1
 8006c42:	42a3      	cmp	r3, r4
 8006c44:	6011      	str	r1, [r2, #0]
 8006c46:	d1e0      	bne.n	8006c0a <_free_r+0x26>
 8006c48:	681c      	ldr	r4, [r3, #0]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	6053      	str	r3, [r2, #4]
 8006c4e:	440c      	add	r4, r1
 8006c50:	6014      	str	r4, [r2, #0]
 8006c52:	e7da      	b.n	8006c0a <_free_r+0x26>
 8006c54:	d902      	bls.n	8006c5c <_free_r+0x78>
 8006c56:	230c      	movs	r3, #12
 8006c58:	6003      	str	r3, [r0, #0]
 8006c5a:	e7d6      	b.n	8006c0a <_free_r+0x26>
 8006c5c:	6825      	ldr	r5, [r4, #0]
 8006c5e:	1961      	adds	r1, r4, r5
 8006c60:	428b      	cmp	r3, r1
 8006c62:	bf04      	itt	eq
 8006c64:	6819      	ldreq	r1, [r3, #0]
 8006c66:	685b      	ldreq	r3, [r3, #4]
 8006c68:	6063      	str	r3, [r4, #4]
 8006c6a:	bf04      	itt	eq
 8006c6c:	1949      	addeq	r1, r1, r5
 8006c6e:	6021      	streq	r1, [r4, #0]
 8006c70:	6054      	str	r4, [r2, #4]
 8006c72:	e7ca      	b.n	8006c0a <_free_r+0x26>
 8006c74:	b003      	add	sp, #12
 8006c76:	bd30      	pop	{r4, r5, pc}
 8006c78:	20000400 	.word	0x20000400

08006c7c <_Balloc>:
 8006c7c:	b570      	push	{r4, r5, r6, lr}
 8006c7e:	69c6      	ldr	r6, [r0, #28]
 8006c80:	4604      	mov	r4, r0
 8006c82:	460d      	mov	r5, r1
 8006c84:	b976      	cbnz	r6, 8006ca4 <_Balloc+0x28>
 8006c86:	2010      	movs	r0, #16
 8006c88:	f7fe f82c 	bl	8004ce4 <malloc>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	61e0      	str	r0, [r4, #28]
 8006c90:	b920      	cbnz	r0, 8006c9c <_Balloc+0x20>
 8006c92:	4b18      	ldr	r3, [pc, #96]	; (8006cf4 <_Balloc+0x78>)
 8006c94:	4818      	ldr	r0, [pc, #96]	; (8006cf8 <_Balloc+0x7c>)
 8006c96:	216b      	movs	r1, #107	; 0x6b
 8006c98:	f001 ff4a 	bl	8008b30 <__assert_func>
 8006c9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ca0:	6006      	str	r6, [r0, #0]
 8006ca2:	60c6      	str	r6, [r0, #12]
 8006ca4:	69e6      	ldr	r6, [r4, #28]
 8006ca6:	68f3      	ldr	r3, [r6, #12]
 8006ca8:	b183      	cbz	r3, 8006ccc <_Balloc+0x50>
 8006caa:	69e3      	ldr	r3, [r4, #28]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cb2:	b9b8      	cbnz	r0, 8006ce4 <_Balloc+0x68>
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	fa01 f605 	lsl.w	r6, r1, r5
 8006cba:	1d72      	adds	r2, r6, #5
 8006cbc:	0092      	lsls	r2, r2, #2
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	f001 ff54 	bl	8008b6c <_calloc_r>
 8006cc4:	b160      	cbz	r0, 8006ce0 <_Balloc+0x64>
 8006cc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cca:	e00e      	b.n	8006cea <_Balloc+0x6e>
 8006ccc:	2221      	movs	r2, #33	; 0x21
 8006cce:	2104      	movs	r1, #4
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f001 ff4b 	bl	8008b6c <_calloc_r>
 8006cd6:	69e3      	ldr	r3, [r4, #28]
 8006cd8:	60f0      	str	r0, [r6, #12]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1e4      	bne.n	8006caa <_Balloc+0x2e>
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	bd70      	pop	{r4, r5, r6, pc}
 8006ce4:	6802      	ldr	r2, [r0, #0]
 8006ce6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006cea:	2300      	movs	r3, #0
 8006cec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006cf0:	e7f7      	b.n	8006ce2 <_Balloc+0x66>
 8006cf2:	bf00      	nop
 8006cf4:	08009592 	.word	0x08009592
 8006cf8:	08009612 	.word	0x08009612

08006cfc <_Bfree>:
 8006cfc:	b570      	push	{r4, r5, r6, lr}
 8006cfe:	69c6      	ldr	r6, [r0, #28]
 8006d00:	4605      	mov	r5, r0
 8006d02:	460c      	mov	r4, r1
 8006d04:	b976      	cbnz	r6, 8006d24 <_Bfree+0x28>
 8006d06:	2010      	movs	r0, #16
 8006d08:	f7fd ffec 	bl	8004ce4 <malloc>
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	61e8      	str	r0, [r5, #28]
 8006d10:	b920      	cbnz	r0, 8006d1c <_Bfree+0x20>
 8006d12:	4b09      	ldr	r3, [pc, #36]	; (8006d38 <_Bfree+0x3c>)
 8006d14:	4809      	ldr	r0, [pc, #36]	; (8006d3c <_Bfree+0x40>)
 8006d16:	218f      	movs	r1, #143	; 0x8f
 8006d18:	f001 ff0a 	bl	8008b30 <__assert_func>
 8006d1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d20:	6006      	str	r6, [r0, #0]
 8006d22:	60c6      	str	r6, [r0, #12]
 8006d24:	b13c      	cbz	r4, 8006d36 <_Bfree+0x3a>
 8006d26:	69eb      	ldr	r3, [r5, #28]
 8006d28:	6862      	ldr	r2, [r4, #4]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d30:	6021      	str	r1, [r4, #0]
 8006d32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d36:	bd70      	pop	{r4, r5, r6, pc}
 8006d38:	08009592 	.word	0x08009592
 8006d3c:	08009612 	.word	0x08009612

08006d40 <__multadd>:
 8006d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d44:	690d      	ldr	r5, [r1, #16]
 8006d46:	4607      	mov	r7, r0
 8006d48:	460c      	mov	r4, r1
 8006d4a:	461e      	mov	r6, r3
 8006d4c:	f101 0c14 	add.w	ip, r1, #20
 8006d50:	2000      	movs	r0, #0
 8006d52:	f8dc 3000 	ldr.w	r3, [ip]
 8006d56:	b299      	uxth	r1, r3
 8006d58:	fb02 6101 	mla	r1, r2, r1, r6
 8006d5c:	0c1e      	lsrs	r6, r3, #16
 8006d5e:	0c0b      	lsrs	r3, r1, #16
 8006d60:	fb02 3306 	mla	r3, r2, r6, r3
 8006d64:	b289      	uxth	r1, r1
 8006d66:	3001      	adds	r0, #1
 8006d68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d6c:	4285      	cmp	r5, r0
 8006d6e:	f84c 1b04 	str.w	r1, [ip], #4
 8006d72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d76:	dcec      	bgt.n	8006d52 <__multadd+0x12>
 8006d78:	b30e      	cbz	r6, 8006dbe <__multadd+0x7e>
 8006d7a:	68a3      	ldr	r3, [r4, #8]
 8006d7c:	42ab      	cmp	r3, r5
 8006d7e:	dc19      	bgt.n	8006db4 <__multadd+0x74>
 8006d80:	6861      	ldr	r1, [r4, #4]
 8006d82:	4638      	mov	r0, r7
 8006d84:	3101      	adds	r1, #1
 8006d86:	f7ff ff79 	bl	8006c7c <_Balloc>
 8006d8a:	4680      	mov	r8, r0
 8006d8c:	b928      	cbnz	r0, 8006d9a <__multadd+0x5a>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	4b0c      	ldr	r3, [pc, #48]	; (8006dc4 <__multadd+0x84>)
 8006d92:	480d      	ldr	r0, [pc, #52]	; (8006dc8 <__multadd+0x88>)
 8006d94:	21ba      	movs	r1, #186	; 0xba
 8006d96:	f001 fecb 	bl	8008b30 <__assert_func>
 8006d9a:	6922      	ldr	r2, [r4, #16]
 8006d9c:	3202      	adds	r2, #2
 8006d9e:	f104 010c 	add.w	r1, r4, #12
 8006da2:	0092      	lsls	r2, r2, #2
 8006da4:	300c      	adds	r0, #12
 8006da6:	f7ff f88e 	bl	8005ec6 <memcpy>
 8006daa:	4621      	mov	r1, r4
 8006dac:	4638      	mov	r0, r7
 8006dae:	f7ff ffa5 	bl	8006cfc <_Bfree>
 8006db2:	4644      	mov	r4, r8
 8006db4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006db8:	3501      	adds	r5, #1
 8006dba:	615e      	str	r6, [r3, #20]
 8006dbc:	6125      	str	r5, [r4, #16]
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dc4:	08009601 	.word	0x08009601
 8006dc8:	08009612 	.word	0x08009612

08006dcc <__s2b>:
 8006dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd0:	460c      	mov	r4, r1
 8006dd2:	4615      	mov	r5, r2
 8006dd4:	461f      	mov	r7, r3
 8006dd6:	2209      	movs	r2, #9
 8006dd8:	3308      	adds	r3, #8
 8006dda:	4606      	mov	r6, r0
 8006ddc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006de0:	2100      	movs	r1, #0
 8006de2:	2201      	movs	r2, #1
 8006de4:	429a      	cmp	r2, r3
 8006de6:	db09      	blt.n	8006dfc <__s2b+0x30>
 8006de8:	4630      	mov	r0, r6
 8006dea:	f7ff ff47 	bl	8006c7c <_Balloc>
 8006dee:	b940      	cbnz	r0, 8006e02 <__s2b+0x36>
 8006df0:	4602      	mov	r2, r0
 8006df2:	4b19      	ldr	r3, [pc, #100]	; (8006e58 <__s2b+0x8c>)
 8006df4:	4819      	ldr	r0, [pc, #100]	; (8006e5c <__s2b+0x90>)
 8006df6:	21d3      	movs	r1, #211	; 0xd3
 8006df8:	f001 fe9a 	bl	8008b30 <__assert_func>
 8006dfc:	0052      	lsls	r2, r2, #1
 8006dfe:	3101      	adds	r1, #1
 8006e00:	e7f0      	b.n	8006de4 <__s2b+0x18>
 8006e02:	9b08      	ldr	r3, [sp, #32]
 8006e04:	6143      	str	r3, [r0, #20]
 8006e06:	2d09      	cmp	r5, #9
 8006e08:	f04f 0301 	mov.w	r3, #1
 8006e0c:	6103      	str	r3, [r0, #16]
 8006e0e:	dd16      	ble.n	8006e3e <__s2b+0x72>
 8006e10:	f104 0909 	add.w	r9, r4, #9
 8006e14:	46c8      	mov	r8, r9
 8006e16:	442c      	add	r4, r5
 8006e18:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006e1c:	4601      	mov	r1, r0
 8006e1e:	3b30      	subs	r3, #48	; 0x30
 8006e20:	220a      	movs	r2, #10
 8006e22:	4630      	mov	r0, r6
 8006e24:	f7ff ff8c 	bl	8006d40 <__multadd>
 8006e28:	45a0      	cmp	r8, r4
 8006e2a:	d1f5      	bne.n	8006e18 <__s2b+0x4c>
 8006e2c:	f1a5 0408 	sub.w	r4, r5, #8
 8006e30:	444c      	add	r4, r9
 8006e32:	1b2d      	subs	r5, r5, r4
 8006e34:	1963      	adds	r3, r4, r5
 8006e36:	42bb      	cmp	r3, r7
 8006e38:	db04      	blt.n	8006e44 <__s2b+0x78>
 8006e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e3e:	340a      	adds	r4, #10
 8006e40:	2509      	movs	r5, #9
 8006e42:	e7f6      	b.n	8006e32 <__s2b+0x66>
 8006e44:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e48:	4601      	mov	r1, r0
 8006e4a:	3b30      	subs	r3, #48	; 0x30
 8006e4c:	220a      	movs	r2, #10
 8006e4e:	4630      	mov	r0, r6
 8006e50:	f7ff ff76 	bl	8006d40 <__multadd>
 8006e54:	e7ee      	b.n	8006e34 <__s2b+0x68>
 8006e56:	bf00      	nop
 8006e58:	08009601 	.word	0x08009601
 8006e5c:	08009612 	.word	0x08009612

08006e60 <__hi0bits>:
 8006e60:	0c03      	lsrs	r3, r0, #16
 8006e62:	041b      	lsls	r3, r3, #16
 8006e64:	b9d3      	cbnz	r3, 8006e9c <__hi0bits+0x3c>
 8006e66:	0400      	lsls	r0, r0, #16
 8006e68:	2310      	movs	r3, #16
 8006e6a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006e6e:	bf04      	itt	eq
 8006e70:	0200      	lsleq	r0, r0, #8
 8006e72:	3308      	addeq	r3, #8
 8006e74:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006e78:	bf04      	itt	eq
 8006e7a:	0100      	lsleq	r0, r0, #4
 8006e7c:	3304      	addeq	r3, #4
 8006e7e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e82:	bf04      	itt	eq
 8006e84:	0080      	lsleq	r0, r0, #2
 8006e86:	3302      	addeq	r3, #2
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	db05      	blt.n	8006e98 <__hi0bits+0x38>
 8006e8c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006e90:	f103 0301 	add.w	r3, r3, #1
 8006e94:	bf08      	it	eq
 8006e96:	2320      	moveq	r3, #32
 8006e98:	4618      	mov	r0, r3
 8006e9a:	4770      	bx	lr
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	e7e4      	b.n	8006e6a <__hi0bits+0xa>

08006ea0 <__lo0bits>:
 8006ea0:	6803      	ldr	r3, [r0, #0]
 8006ea2:	f013 0207 	ands.w	r2, r3, #7
 8006ea6:	d00c      	beq.n	8006ec2 <__lo0bits+0x22>
 8006ea8:	07d9      	lsls	r1, r3, #31
 8006eaa:	d422      	bmi.n	8006ef2 <__lo0bits+0x52>
 8006eac:	079a      	lsls	r2, r3, #30
 8006eae:	bf49      	itett	mi
 8006eb0:	085b      	lsrmi	r3, r3, #1
 8006eb2:	089b      	lsrpl	r3, r3, #2
 8006eb4:	6003      	strmi	r3, [r0, #0]
 8006eb6:	2201      	movmi	r2, #1
 8006eb8:	bf5c      	itt	pl
 8006eba:	6003      	strpl	r3, [r0, #0]
 8006ebc:	2202      	movpl	r2, #2
 8006ebe:	4610      	mov	r0, r2
 8006ec0:	4770      	bx	lr
 8006ec2:	b299      	uxth	r1, r3
 8006ec4:	b909      	cbnz	r1, 8006eca <__lo0bits+0x2a>
 8006ec6:	0c1b      	lsrs	r3, r3, #16
 8006ec8:	2210      	movs	r2, #16
 8006eca:	b2d9      	uxtb	r1, r3
 8006ecc:	b909      	cbnz	r1, 8006ed2 <__lo0bits+0x32>
 8006ece:	3208      	adds	r2, #8
 8006ed0:	0a1b      	lsrs	r3, r3, #8
 8006ed2:	0719      	lsls	r1, r3, #28
 8006ed4:	bf04      	itt	eq
 8006ed6:	091b      	lsreq	r3, r3, #4
 8006ed8:	3204      	addeq	r2, #4
 8006eda:	0799      	lsls	r1, r3, #30
 8006edc:	bf04      	itt	eq
 8006ede:	089b      	lsreq	r3, r3, #2
 8006ee0:	3202      	addeq	r2, #2
 8006ee2:	07d9      	lsls	r1, r3, #31
 8006ee4:	d403      	bmi.n	8006eee <__lo0bits+0x4e>
 8006ee6:	085b      	lsrs	r3, r3, #1
 8006ee8:	f102 0201 	add.w	r2, r2, #1
 8006eec:	d003      	beq.n	8006ef6 <__lo0bits+0x56>
 8006eee:	6003      	str	r3, [r0, #0]
 8006ef0:	e7e5      	b.n	8006ebe <__lo0bits+0x1e>
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	e7e3      	b.n	8006ebe <__lo0bits+0x1e>
 8006ef6:	2220      	movs	r2, #32
 8006ef8:	e7e1      	b.n	8006ebe <__lo0bits+0x1e>
	...

08006efc <__i2b>:
 8006efc:	b510      	push	{r4, lr}
 8006efe:	460c      	mov	r4, r1
 8006f00:	2101      	movs	r1, #1
 8006f02:	f7ff febb 	bl	8006c7c <_Balloc>
 8006f06:	4602      	mov	r2, r0
 8006f08:	b928      	cbnz	r0, 8006f16 <__i2b+0x1a>
 8006f0a:	4b05      	ldr	r3, [pc, #20]	; (8006f20 <__i2b+0x24>)
 8006f0c:	4805      	ldr	r0, [pc, #20]	; (8006f24 <__i2b+0x28>)
 8006f0e:	f240 1145 	movw	r1, #325	; 0x145
 8006f12:	f001 fe0d 	bl	8008b30 <__assert_func>
 8006f16:	2301      	movs	r3, #1
 8006f18:	6144      	str	r4, [r0, #20]
 8006f1a:	6103      	str	r3, [r0, #16]
 8006f1c:	bd10      	pop	{r4, pc}
 8006f1e:	bf00      	nop
 8006f20:	08009601 	.word	0x08009601
 8006f24:	08009612 	.word	0x08009612

08006f28 <__multiply>:
 8006f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2c:	4691      	mov	r9, r2
 8006f2e:	690a      	ldr	r2, [r1, #16]
 8006f30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006f34:	429a      	cmp	r2, r3
 8006f36:	bfb8      	it	lt
 8006f38:	460b      	movlt	r3, r1
 8006f3a:	460c      	mov	r4, r1
 8006f3c:	bfbc      	itt	lt
 8006f3e:	464c      	movlt	r4, r9
 8006f40:	4699      	movlt	r9, r3
 8006f42:	6927      	ldr	r7, [r4, #16]
 8006f44:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f48:	68a3      	ldr	r3, [r4, #8]
 8006f4a:	6861      	ldr	r1, [r4, #4]
 8006f4c:	eb07 060a 	add.w	r6, r7, sl
 8006f50:	42b3      	cmp	r3, r6
 8006f52:	b085      	sub	sp, #20
 8006f54:	bfb8      	it	lt
 8006f56:	3101      	addlt	r1, #1
 8006f58:	f7ff fe90 	bl	8006c7c <_Balloc>
 8006f5c:	b930      	cbnz	r0, 8006f6c <__multiply+0x44>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	4b44      	ldr	r3, [pc, #272]	; (8007074 <__multiply+0x14c>)
 8006f62:	4845      	ldr	r0, [pc, #276]	; (8007078 <__multiply+0x150>)
 8006f64:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006f68:	f001 fde2 	bl	8008b30 <__assert_func>
 8006f6c:	f100 0514 	add.w	r5, r0, #20
 8006f70:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f74:	462b      	mov	r3, r5
 8006f76:	2200      	movs	r2, #0
 8006f78:	4543      	cmp	r3, r8
 8006f7a:	d321      	bcc.n	8006fc0 <__multiply+0x98>
 8006f7c:	f104 0314 	add.w	r3, r4, #20
 8006f80:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f84:	f109 0314 	add.w	r3, r9, #20
 8006f88:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f8c:	9202      	str	r2, [sp, #8]
 8006f8e:	1b3a      	subs	r2, r7, r4
 8006f90:	3a15      	subs	r2, #21
 8006f92:	f022 0203 	bic.w	r2, r2, #3
 8006f96:	3204      	adds	r2, #4
 8006f98:	f104 0115 	add.w	r1, r4, #21
 8006f9c:	428f      	cmp	r7, r1
 8006f9e:	bf38      	it	cc
 8006fa0:	2204      	movcc	r2, #4
 8006fa2:	9201      	str	r2, [sp, #4]
 8006fa4:	9a02      	ldr	r2, [sp, #8]
 8006fa6:	9303      	str	r3, [sp, #12]
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d80c      	bhi.n	8006fc6 <__multiply+0x9e>
 8006fac:	2e00      	cmp	r6, #0
 8006fae:	dd03      	ble.n	8006fb8 <__multiply+0x90>
 8006fb0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d05b      	beq.n	8007070 <__multiply+0x148>
 8006fb8:	6106      	str	r6, [r0, #16]
 8006fba:	b005      	add	sp, #20
 8006fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc0:	f843 2b04 	str.w	r2, [r3], #4
 8006fc4:	e7d8      	b.n	8006f78 <__multiply+0x50>
 8006fc6:	f8b3 a000 	ldrh.w	sl, [r3]
 8006fca:	f1ba 0f00 	cmp.w	sl, #0
 8006fce:	d024      	beq.n	800701a <__multiply+0xf2>
 8006fd0:	f104 0e14 	add.w	lr, r4, #20
 8006fd4:	46a9      	mov	r9, r5
 8006fd6:	f04f 0c00 	mov.w	ip, #0
 8006fda:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006fde:	f8d9 1000 	ldr.w	r1, [r9]
 8006fe2:	fa1f fb82 	uxth.w	fp, r2
 8006fe6:	b289      	uxth	r1, r1
 8006fe8:	fb0a 110b 	mla	r1, sl, fp, r1
 8006fec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006ff0:	f8d9 2000 	ldr.w	r2, [r9]
 8006ff4:	4461      	add	r1, ip
 8006ff6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006ffa:	fb0a c20b 	mla	r2, sl, fp, ip
 8006ffe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007002:	b289      	uxth	r1, r1
 8007004:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007008:	4577      	cmp	r7, lr
 800700a:	f849 1b04 	str.w	r1, [r9], #4
 800700e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007012:	d8e2      	bhi.n	8006fda <__multiply+0xb2>
 8007014:	9a01      	ldr	r2, [sp, #4]
 8007016:	f845 c002 	str.w	ip, [r5, r2]
 800701a:	9a03      	ldr	r2, [sp, #12]
 800701c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007020:	3304      	adds	r3, #4
 8007022:	f1b9 0f00 	cmp.w	r9, #0
 8007026:	d021      	beq.n	800706c <__multiply+0x144>
 8007028:	6829      	ldr	r1, [r5, #0]
 800702a:	f104 0c14 	add.w	ip, r4, #20
 800702e:	46ae      	mov	lr, r5
 8007030:	f04f 0a00 	mov.w	sl, #0
 8007034:	f8bc b000 	ldrh.w	fp, [ip]
 8007038:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800703c:	fb09 220b 	mla	r2, r9, fp, r2
 8007040:	4452      	add	r2, sl
 8007042:	b289      	uxth	r1, r1
 8007044:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007048:	f84e 1b04 	str.w	r1, [lr], #4
 800704c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007050:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007054:	f8be 1000 	ldrh.w	r1, [lr]
 8007058:	fb09 110a 	mla	r1, r9, sl, r1
 800705c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007060:	4567      	cmp	r7, ip
 8007062:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007066:	d8e5      	bhi.n	8007034 <__multiply+0x10c>
 8007068:	9a01      	ldr	r2, [sp, #4]
 800706a:	50a9      	str	r1, [r5, r2]
 800706c:	3504      	adds	r5, #4
 800706e:	e799      	b.n	8006fa4 <__multiply+0x7c>
 8007070:	3e01      	subs	r6, #1
 8007072:	e79b      	b.n	8006fac <__multiply+0x84>
 8007074:	08009601 	.word	0x08009601
 8007078:	08009612 	.word	0x08009612

0800707c <__pow5mult>:
 800707c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007080:	4615      	mov	r5, r2
 8007082:	f012 0203 	ands.w	r2, r2, #3
 8007086:	4606      	mov	r6, r0
 8007088:	460f      	mov	r7, r1
 800708a:	d007      	beq.n	800709c <__pow5mult+0x20>
 800708c:	4c25      	ldr	r4, [pc, #148]	; (8007124 <__pow5mult+0xa8>)
 800708e:	3a01      	subs	r2, #1
 8007090:	2300      	movs	r3, #0
 8007092:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007096:	f7ff fe53 	bl	8006d40 <__multadd>
 800709a:	4607      	mov	r7, r0
 800709c:	10ad      	asrs	r5, r5, #2
 800709e:	d03d      	beq.n	800711c <__pow5mult+0xa0>
 80070a0:	69f4      	ldr	r4, [r6, #28]
 80070a2:	b97c      	cbnz	r4, 80070c4 <__pow5mult+0x48>
 80070a4:	2010      	movs	r0, #16
 80070a6:	f7fd fe1d 	bl	8004ce4 <malloc>
 80070aa:	4602      	mov	r2, r0
 80070ac:	61f0      	str	r0, [r6, #28]
 80070ae:	b928      	cbnz	r0, 80070bc <__pow5mult+0x40>
 80070b0:	4b1d      	ldr	r3, [pc, #116]	; (8007128 <__pow5mult+0xac>)
 80070b2:	481e      	ldr	r0, [pc, #120]	; (800712c <__pow5mult+0xb0>)
 80070b4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80070b8:	f001 fd3a 	bl	8008b30 <__assert_func>
 80070bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070c0:	6004      	str	r4, [r0, #0]
 80070c2:	60c4      	str	r4, [r0, #12]
 80070c4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80070c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80070cc:	b94c      	cbnz	r4, 80070e2 <__pow5mult+0x66>
 80070ce:	f240 2171 	movw	r1, #625	; 0x271
 80070d2:	4630      	mov	r0, r6
 80070d4:	f7ff ff12 	bl	8006efc <__i2b>
 80070d8:	2300      	movs	r3, #0
 80070da:	f8c8 0008 	str.w	r0, [r8, #8]
 80070de:	4604      	mov	r4, r0
 80070e0:	6003      	str	r3, [r0, #0]
 80070e2:	f04f 0900 	mov.w	r9, #0
 80070e6:	07eb      	lsls	r3, r5, #31
 80070e8:	d50a      	bpl.n	8007100 <__pow5mult+0x84>
 80070ea:	4639      	mov	r1, r7
 80070ec:	4622      	mov	r2, r4
 80070ee:	4630      	mov	r0, r6
 80070f0:	f7ff ff1a 	bl	8006f28 <__multiply>
 80070f4:	4639      	mov	r1, r7
 80070f6:	4680      	mov	r8, r0
 80070f8:	4630      	mov	r0, r6
 80070fa:	f7ff fdff 	bl	8006cfc <_Bfree>
 80070fe:	4647      	mov	r7, r8
 8007100:	106d      	asrs	r5, r5, #1
 8007102:	d00b      	beq.n	800711c <__pow5mult+0xa0>
 8007104:	6820      	ldr	r0, [r4, #0]
 8007106:	b938      	cbnz	r0, 8007118 <__pow5mult+0x9c>
 8007108:	4622      	mov	r2, r4
 800710a:	4621      	mov	r1, r4
 800710c:	4630      	mov	r0, r6
 800710e:	f7ff ff0b 	bl	8006f28 <__multiply>
 8007112:	6020      	str	r0, [r4, #0]
 8007114:	f8c0 9000 	str.w	r9, [r0]
 8007118:	4604      	mov	r4, r0
 800711a:	e7e4      	b.n	80070e6 <__pow5mult+0x6a>
 800711c:	4638      	mov	r0, r7
 800711e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007122:	bf00      	nop
 8007124:	08009760 	.word	0x08009760
 8007128:	08009592 	.word	0x08009592
 800712c:	08009612 	.word	0x08009612

08007130 <__lshift>:
 8007130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007134:	460c      	mov	r4, r1
 8007136:	6849      	ldr	r1, [r1, #4]
 8007138:	6923      	ldr	r3, [r4, #16]
 800713a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800713e:	68a3      	ldr	r3, [r4, #8]
 8007140:	4607      	mov	r7, r0
 8007142:	4691      	mov	r9, r2
 8007144:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007148:	f108 0601 	add.w	r6, r8, #1
 800714c:	42b3      	cmp	r3, r6
 800714e:	db0b      	blt.n	8007168 <__lshift+0x38>
 8007150:	4638      	mov	r0, r7
 8007152:	f7ff fd93 	bl	8006c7c <_Balloc>
 8007156:	4605      	mov	r5, r0
 8007158:	b948      	cbnz	r0, 800716e <__lshift+0x3e>
 800715a:	4602      	mov	r2, r0
 800715c:	4b28      	ldr	r3, [pc, #160]	; (8007200 <__lshift+0xd0>)
 800715e:	4829      	ldr	r0, [pc, #164]	; (8007204 <__lshift+0xd4>)
 8007160:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007164:	f001 fce4 	bl	8008b30 <__assert_func>
 8007168:	3101      	adds	r1, #1
 800716a:	005b      	lsls	r3, r3, #1
 800716c:	e7ee      	b.n	800714c <__lshift+0x1c>
 800716e:	2300      	movs	r3, #0
 8007170:	f100 0114 	add.w	r1, r0, #20
 8007174:	f100 0210 	add.w	r2, r0, #16
 8007178:	4618      	mov	r0, r3
 800717a:	4553      	cmp	r3, sl
 800717c:	db33      	blt.n	80071e6 <__lshift+0xb6>
 800717e:	6920      	ldr	r0, [r4, #16]
 8007180:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007184:	f104 0314 	add.w	r3, r4, #20
 8007188:	f019 091f 	ands.w	r9, r9, #31
 800718c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007190:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007194:	d02b      	beq.n	80071ee <__lshift+0xbe>
 8007196:	f1c9 0e20 	rsb	lr, r9, #32
 800719a:	468a      	mov	sl, r1
 800719c:	2200      	movs	r2, #0
 800719e:	6818      	ldr	r0, [r3, #0]
 80071a0:	fa00 f009 	lsl.w	r0, r0, r9
 80071a4:	4310      	orrs	r0, r2
 80071a6:	f84a 0b04 	str.w	r0, [sl], #4
 80071aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80071ae:	459c      	cmp	ip, r3
 80071b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80071b4:	d8f3      	bhi.n	800719e <__lshift+0x6e>
 80071b6:	ebac 0304 	sub.w	r3, ip, r4
 80071ba:	3b15      	subs	r3, #21
 80071bc:	f023 0303 	bic.w	r3, r3, #3
 80071c0:	3304      	adds	r3, #4
 80071c2:	f104 0015 	add.w	r0, r4, #21
 80071c6:	4584      	cmp	ip, r0
 80071c8:	bf38      	it	cc
 80071ca:	2304      	movcc	r3, #4
 80071cc:	50ca      	str	r2, [r1, r3]
 80071ce:	b10a      	cbz	r2, 80071d4 <__lshift+0xa4>
 80071d0:	f108 0602 	add.w	r6, r8, #2
 80071d4:	3e01      	subs	r6, #1
 80071d6:	4638      	mov	r0, r7
 80071d8:	612e      	str	r6, [r5, #16]
 80071da:	4621      	mov	r1, r4
 80071dc:	f7ff fd8e 	bl	8006cfc <_Bfree>
 80071e0:	4628      	mov	r0, r5
 80071e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80071ea:	3301      	adds	r3, #1
 80071ec:	e7c5      	b.n	800717a <__lshift+0x4a>
 80071ee:	3904      	subs	r1, #4
 80071f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80071f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80071f8:	459c      	cmp	ip, r3
 80071fa:	d8f9      	bhi.n	80071f0 <__lshift+0xc0>
 80071fc:	e7ea      	b.n	80071d4 <__lshift+0xa4>
 80071fe:	bf00      	nop
 8007200:	08009601 	.word	0x08009601
 8007204:	08009612 	.word	0x08009612

08007208 <__mcmp>:
 8007208:	b530      	push	{r4, r5, lr}
 800720a:	6902      	ldr	r2, [r0, #16]
 800720c:	690c      	ldr	r4, [r1, #16]
 800720e:	1b12      	subs	r2, r2, r4
 8007210:	d10e      	bne.n	8007230 <__mcmp+0x28>
 8007212:	f100 0314 	add.w	r3, r0, #20
 8007216:	3114      	adds	r1, #20
 8007218:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800721c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007220:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007224:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007228:	42a5      	cmp	r5, r4
 800722a:	d003      	beq.n	8007234 <__mcmp+0x2c>
 800722c:	d305      	bcc.n	800723a <__mcmp+0x32>
 800722e:	2201      	movs	r2, #1
 8007230:	4610      	mov	r0, r2
 8007232:	bd30      	pop	{r4, r5, pc}
 8007234:	4283      	cmp	r3, r0
 8007236:	d3f3      	bcc.n	8007220 <__mcmp+0x18>
 8007238:	e7fa      	b.n	8007230 <__mcmp+0x28>
 800723a:	f04f 32ff 	mov.w	r2, #4294967295
 800723e:	e7f7      	b.n	8007230 <__mcmp+0x28>

08007240 <__mdiff>:
 8007240:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007244:	460c      	mov	r4, r1
 8007246:	4606      	mov	r6, r0
 8007248:	4611      	mov	r1, r2
 800724a:	4620      	mov	r0, r4
 800724c:	4690      	mov	r8, r2
 800724e:	f7ff ffdb 	bl	8007208 <__mcmp>
 8007252:	1e05      	subs	r5, r0, #0
 8007254:	d110      	bne.n	8007278 <__mdiff+0x38>
 8007256:	4629      	mov	r1, r5
 8007258:	4630      	mov	r0, r6
 800725a:	f7ff fd0f 	bl	8006c7c <_Balloc>
 800725e:	b930      	cbnz	r0, 800726e <__mdiff+0x2e>
 8007260:	4b3a      	ldr	r3, [pc, #232]	; (800734c <__mdiff+0x10c>)
 8007262:	4602      	mov	r2, r0
 8007264:	f240 2137 	movw	r1, #567	; 0x237
 8007268:	4839      	ldr	r0, [pc, #228]	; (8007350 <__mdiff+0x110>)
 800726a:	f001 fc61 	bl	8008b30 <__assert_func>
 800726e:	2301      	movs	r3, #1
 8007270:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007274:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007278:	bfa4      	itt	ge
 800727a:	4643      	movge	r3, r8
 800727c:	46a0      	movge	r8, r4
 800727e:	4630      	mov	r0, r6
 8007280:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007284:	bfa6      	itte	ge
 8007286:	461c      	movge	r4, r3
 8007288:	2500      	movge	r5, #0
 800728a:	2501      	movlt	r5, #1
 800728c:	f7ff fcf6 	bl	8006c7c <_Balloc>
 8007290:	b920      	cbnz	r0, 800729c <__mdiff+0x5c>
 8007292:	4b2e      	ldr	r3, [pc, #184]	; (800734c <__mdiff+0x10c>)
 8007294:	4602      	mov	r2, r0
 8007296:	f240 2145 	movw	r1, #581	; 0x245
 800729a:	e7e5      	b.n	8007268 <__mdiff+0x28>
 800729c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80072a0:	6926      	ldr	r6, [r4, #16]
 80072a2:	60c5      	str	r5, [r0, #12]
 80072a4:	f104 0914 	add.w	r9, r4, #20
 80072a8:	f108 0514 	add.w	r5, r8, #20
 80072ac:	f100 0e14 	add.w	lr, r0, #20
 80072b0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80072b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80072b8:	f108 0210 	add.w	r2, r8, #16
 80072bc:	46f2      	mov	sl, lr
 80072be:	2100      	movs	r1, #0
 80072c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80072c4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80072c8:	fa11 f88b 	uxtah	r8, r1, fp
 80072cc:	b299      	uxth	r1, r3
 80072ce:	0c1b      	lsrs	r3, r3, #16
 80072d0:	eba8 0801 	sub.w	r8, r8, r1
 80072d4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80072d8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80072dc:	fa1f f888 	uxth.w	r8, r8
 80072e0:	1419      	asrs	r1, r3, #16
 80072e2:	454e      	cmp	r6, r9
 80072e4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80072e8:	f84a 3b04 	str.w	r3, [sl], #4
 80072ec:	d8e8      	bhi.n	80072c0 <__mdiff+0x80>
 80072ee:	1b33      	subs	r3, r6, r4
 80072f0:	3b15      	subs	r3, #21
 80072f2:	f023 0303 	bic.w	r3, r3, #3
 80072f6:	3304      	adds	r3, #4
 80072f8:	3415      	adds	r4, #21
 80072fa:	42a6      	cmp	r6, r4
 80072fc:	bf38      	it	cc
 80072fe:	2304      	movcc	r3, #4
 8007300:	441d      	add	r5, r3
 8007302:	4473      	add	r3, lr
 8007304:	469e      	mov	lr, r3
 8007306:	462e      	mov	r6, r5
 8007308:	4566      	cmp	r6, ip
 800730a:	d30e      	bcc.n	800732a <__mdiff+0xea>
 800730c:	f10c 0203 	add.w	r2, ip, #3
 8007310:	1b52      	subs	r2, r2, r5
 8007312:	f022 0203 	bic.w	r2, r2, #3
 8007316:	3d03      	subs	r5, #3
 8007318:	45ac      	cmp	ip, r5
 800731a:	bf38      	it	cc
 800731c:	2200      	movcc	r2, #0
 800731e:	4413      	add	r3, r2
 8007320:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007324:	b17a      	cbz	r2, 8007346 <__mdiff+0x106>
 8007326:	6107      	str	r7, [r0, #16]
 8007328:	e7a4      	b.n	8007274 <__mdiff+0x34>
 800732a:	f856 8b04 	ldr.w	r8, [r6], #4
 800732e:	fa11 f288 	uxtah	r2, r1, r8
 8007332:	1414      	asrs	r4, r2, #16
 8007334:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007338:	b292      	uxth	r2, r2
 800733a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800733e:	f84e 2b04 	str.w	r2, [lr], #4
 8007342:	1421      	asrs	r1, r4, #16
 8007344:	e7e0      	b.n	8007308 <__mdiff+0xc8>
 8007346:	3f01      	subs	r7, #1
 8007348:	e7ea      	b.n	8007320 <__mdiff+0xe0>
 800734a:	bf00      	nop
 800734c:	08009601 	.word	0x08009601
 8007350:	08009612 	.word	0x08009612

08007354 <__ulp>:
 8007354:	b082      	sub	sp, #8
 8007356:	ed8d 0b00 	vstr	d0, [sp]
 800735a:	9a01      	ldr	r2, [sp, #4]
 800735c:	4b0f      	ldr	r3, [pc, #60]	; (800739c <__ulp+0x48>)
 800735e:	4013      	ands	r3, r2
 8007360:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007364:	2b00      	cmp	r3, #0
 8007366:	dc08      	bgt.n	800737a <__ulp+0x26>
 8007368:	425b      	negs	r3, r3
 800736a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800736e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007372:	da04      	bge.n	800737e <__ulp+0x2a>
 8007374:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007378:	4113      	asrs	r3, r2
 800737a:	2200      	movs	r2, #0
 800737c:	e008      	b.n	8007390 <__ulp+0x3c>
 800737e:	f1a2 0314 	sub.w	r3, r2, #20
 8007382:	2b1e      	cmp	r3, #30
 8007384:	bfda      	itte	le
 8007386:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800738a:	40da      	lsrle	r2, r3
 800738c:	2201      	movgt	r2, #1
 800738e:	2300      	movs	r3, #0
 8007390:	4619      	mov	r1, r3
 8007392:	4610      	mov	r0, r2
 8007394:	ec41 0b10 	vmov	d0, r0, r1
 8007398:	b002      	add	sp, #8
 800739a:	4770      	bx	lr
 800739c:	7ff00000 	.word	0x7ff00000

080073a0 <__b2d>:
 80073a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073a4:	6906      	ldr	r6, [r0, #16]
 80073a6:	f100 0814 	add.w	r8, r0, #20
 80073aa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80073ae:	1f37      	subs	r7, r6, #4
 80073b0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80073b4:	4610      	mov	r0, r2
 80073b6:	f7ff fd53 	bl	8006e60 <__hi0bits>
 80073ba:	f1c0 0320 	rsb	r3, r0, #32
 80073be:	280a      	cmp	r0, #10
 80073c0:	600b      	str	r3, [r1, #0]
 80073c2:	491b      	ldr	r1, [pc, #108]	; (8007430 <__b2d+0x90>)
 80073c4:	dc15      	bgt.n	80073f2 <__b2d+0x52>
 80073c6:	f1c0 0c0b 	rsb	ip, r0, #11
 80073ca:	fa22 f30c 	lsr.w	r3, r2, ip
 80073ce:	45b8      	cmp	r8, r7
 80073d0:	ea43 0501 	orr.w	r5, r3, r1
 80073d4:	bf34      	ite	cc
 80073d6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80073da:	2300      	movcs	r3, #0
 80073dc:	3015      	adds	r0, #21
 80073de:	fa02 f000 	lsl.w	r0, r2, r0
 80073e2:	fa23 f30c 	lsr.w	r3, r3, ip
 80073e6:	4303      	orrs	r3, r0
 80073e8:	461c      	mov	r4, r3
 80073ea:	ec45 4b10 	vmov	d0, r4, r5
 80073ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073f2:	45b8      	cmp	r8, r7
 80073f4:	bf3a      	itte	cc
 80073f6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80073fa:	f1a6 0708 	subcc.w	r7, r6, #8
 80073fe:	2300      	movcs	r3, #0
 8007400:	380b      	subs	r0, #11
 8007402:	d012      	beq.n	800742a <__b2d+0x8a>
 8007404:	f1c0 0120 	rsb	r1, r0, #32
 8007408:	fa23 f401 	lsr.w	r4, r3, r1
 800740c:	4082      	lsls	r2, r0
 800740e:	4322      	orrs	r2, r4
 8007410:	4547      	cmp	r7, r8
 8007412:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8007416:	bf8c      	ite	hi
 8007418:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800741c:	2200      	movls	r2, #0
 800741e:	4083      	lsls	r3, r0
 8007420:	40ca      	lsrs	r2, r1
 8007422:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007426:	4313      	orrs	r3, r2
 8007428:	e7de      	b.n	80073e8 <__b2d+0x48>
 800742a:	ea42 0501 	orr.w	r5, r2, r1
 800742e:	e7db      	b.n	80073e8 <__b2d+0x48>
 8007430:	3ff00000 	.word	0x3ff00000

08007434 <__d2b>:
 8007434:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007438:	460f      	mov	r7, r1
 800743a:	2101      	movs	r1, #1
 800743c:	ec59 8b10 	vmov	r8, r9, d0
 8007440:	4616      	mov	r6, r2
 8007442:	f7ff fc1b 	bl	8006c7c <_Balloc>
 8007446:	4604      	mov	r4, r0
 8007448:	b930      	cbnz	r0, 8007458 <__d2b+0x24>
 800744a:	4602      	mov	r2, r0
 800744c:	4b24      	ldr	r3, [pc, #144]	; (80074e0 <__d2b+0xac>)
 800744e:	4825      	ldr	r0, [pc, #148]	; (80074e4 <__d2b+0xb0>)
 8007450:	f240 310f 	movw	r1, #783	; 0x30f
 8007454:	f001 fb6c 	bl	8008b30 <__assert_func>
 8007458:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800745c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007460:	bb2d      	cbnz	r5, 80074ae <__d2b+0x7a>
 8007462:	9301      	str	r3, [sp, #4]
 8007464:	f1b8 0300 	subs.w	r3, r8, #0
 8007468:	d026      	beq.n	80074b8 <__d2b+0x84>
 800746a:	4668      	mov	r0, sp
 800746c:	9300      	str	r3, [sp, #0]
 800746e:	f7ff fd17 	bl	8006ea0 <__lo0bits>
 8007472:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007476:	b1e8      	cbz	r0, 80074b4 <__d2b+0x80>
 8007478:	f1c0 0320 	rsb	r3, r0, #32
 800747c:	fa02 f303 	lsl.w	r3, r2, r3
 8007480:	430b      	orrs	r3, r1
 8007482:	40c2      	lsrs	r2, r0
 8007484:	6163      	str	r3, [r4, #20]
 8007486:	9201      	str	r2, [sp, #4]
 8007488:	9b01      	ldr	r3, [sp, #4]
 800748a:	61a3      	str	r3, [r4, #24]
 800748c:	2b00      	cmp	r3, #0
 800748e:	bf14      	ite	ne
 8007490:	2202      	movne	r2, #2
 8007492:	2201      	moveq	r2, #1
 8007494:	6122      	str	r2, [r4, #16]
 8007496:	b1bd      	cbz	r5, 80074c8 <__d2b+0x94>
 8007498:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800749c:	4405      	add	r5, r0
 800749e:	603d      	str	r5, [r7, #0]
 80074a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80074a4:	6030      	str	r0, [r6, #0]
 80074a6:	4620      	mov	r0, r4
 80074a8:	b003      	add	sp, #12
 80074aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80074b2:	e7d6      	b.n	8007462 <__d2b+0x2e>
 80074b4:	6161      	str	r1, [r4, #20]
 80074b6:	e7e7      	b.n	8007488 <__d2b+0x54>
 80074b8:	a801      	add	r0, sp, #4
 80074ba:	f7ff fcf1 	bl	8006ea0 <__lo0bits>
 80074be:	9b01      	ldr	r3, [sp, #4]
 80074c0:	6163      	str	r3, [r4, #20]
 80074c2:	3020      	adds	r0, #32
 80074c4:	2201      	movs	r2, #1
 80074c6:	e7e5      	b.n	8007494 <__d2b+0x60>
 80074c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80074d0:	6038      	str	r0, [r7, #0]
 80074d2:	6918      	ldr	r0, [r3, #16]
 80074d4:	f7ff fcc4 	bl	8006e60 <__hi0bits>
 80074d8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074dc:	e7e2      	b.n	80074a4 <__d2b+0x70>
 80074de:	bf00      	nop
 80074e0:	08009601 	.word	0x08009601
 80074e4:	08009612 	.word	0x08009612

080074e8 <__ratio>:
 80074e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ec:	4688      	mov	r8, r1
 80074ee:	4669      	mov	r1, sp
 80074f0:	4681      	mov	r9, r0
 80074f2:	f7ff ff55 	bl	80073a0 <__b2d>
 80074f6:	a901      	add	r1, sp, #4
 80074f8:	4640      	mov	r0, r8
 80074fa:	ec55 4b10 	vmov	r4, r5, d0
 80074fe:	f7ff ff4f 	bl	80073a0 <__b2d>
 8007502:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007506:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800750a:	eba3 0c02 	sub.w	ip, r3, r2
 800750e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007512:	1a9b      	subs	r3, r3, r2
 8007514:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007518:	ec51 0b10 	vmov	r0, r1, d0
 800751c:	2b00      	cmp	r3, #0
 800751e:	bfd6      	itet	le
 8007520:	460a      	movle	r2, r1
 8007522:	462a      	movgt	r2, r5
 8007524:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007528:	468b      	mov	fp, r1
 800752a:	462f      	mov	r7, r5
 800752c:	bfd4      	ite	le
 800752e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007532:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007536:	4620      	mov	r0, r4
 8007538:	ee10 2a10 	vmov	r2, s0
 800753c:	465b      	mov	r3, fp
 800753e:	4639      	mov	r1, r7
 8007540:	f7f9 f984 	bl	800084c <__aeabi_ddiv>
 8007544:	ec41 0b10 	vmov	d0, r0, r1
 8007548:	b003      	add	sp, #12
 800754a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800754e <__copybits>:
 800754e:	3901      	subs	r1, #1
 8007550:	b570      	push	{r4, r5, r6, lr}
 8007552:	1149      	asrs	r1, r1, #5
 8007554:	6914      	ldr	r4, [r2, #16]
 8007556:	3101      	adds	r1, #1
 8007558:	f102 0314 	add.w	r3, r2, #20
 800755c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007560:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007564:	1f05      	subs	r5, r0, #4
 8007566:	42a3      	cmp	r3, r4
 8007568:	d30c      	bcc.n	8007584 <__copybits+0x36>
 800756a:	1aa3      	subs	r3, r4, r2
 800756c:	3b11      	subs	r3, #17
 800756e:	f023 0303 	bic.w	r3, r3, #3
 8007572:	3211      	adds	r2, #17
 8007574:	42a2      	cmp	r2, r4
 8007576:	bf88      	it	hi
 8007578:	2300      	movhi	r3, #0
 800757a:	4418      	add	r0, r3
 800757c:	2300      	movs	r3, #0
 800757e:	4288      	cmp	r0, r1
 8007580:	d305      	bcc.n	800758e <__copybits+0x40>
 8007582:	bd70      	pop	{r4, r5, r6, pc}
 8007584:	f853 6b04 	ldr.w	r6, [r3], #4
 8007588:	f845 6f04 	str.w	r6, [r5, #4]!
 800758c:	e7eb      	b.n	8007566 <__copybits+0x18>
 800758e:	f840 3b04 	str.w	r3, [r0], #4
 8007592:	e7f4      	b.n	800757e <__copybits+0x30>

08007594 <__any_on>:
 8007594:	f100 0214 	add.w	r2, r0, #20
 8007598:	6900      	ldr	r0, [r0, #16]
 800759a:	114b      	asrs	r3, r1, #5
 800759c:	4298      	cmp	r0, r3
 800759e:	b510      	push	{r4, lr}
 80075a0:	db11      	blt.n	80075c6 <__any_on+0x32>
 80075a2:	dd0a      	ble.n	80075ba <__any_on+0x26>
 80075a4:	f011 011f 	ands.w	r1, r1, #31
 80075a8:	d007      	beq.n	80075ba <__any_on+0x26>
 80075aa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80075ae:	fa24 f001 	lsr.w	r0, r4, r1
 80075b2:	fa00 f101 	lsl.w	r1, r0, r1
 80075b6:	428c      	cmp	r4, r1
 80075b8:	d10b      	bne.n	80075d2 <__any_on+0x3e>
 80075ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80075be:	4293      	cmp	r3, r2
 80075c0:	d803      	bhi.n	80075ca <__any_on+0x36>
 80075c2:	2000      	movs	r0, #0
 80075c4:	bd10      	pop	{r4, pc}
 80075c6:	4603      	mov	r3, r0
 80075c8:	e7f7      	b.n	80075ba <__any_on+0x26>
 80075ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80075ce:	2900      	cmp	r1, #0
 80075d0:	d0f5      	beq.n	80075be <__any_on+0x2a>
 80075d2:	2001      	movs	r0, #1
 80075d4:	e7f6      	b.n	80075c4 <__any_on+0x30>

080075d6 <sulp>:
 80075d6:	b570      	push	{r4, r5, r6, lr}
 80075d8:	4604      	mov	r4, r0
 80075da:	460d      	mov	r5, r1
 80075dc:	ec45 4b10 	vmov	d0, r4, r5
 80075e0:	4616      	mov	r6, r2
 80075e2:	f7ff feb7 	bl	8007354 <__ulp>
 80075e6:	ec51 0b10 	vmov	r0, r1, d0
 80075ea:	b17e      	cbz	r6, 800760c <sulp+0x36>
 80075ec:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80075f0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	dd09      	ble.n	800760c <sulp+0x36>
 80075f8:	051b      	lsls	r3, r3, #20
 80075fa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80075fe:	2400      	movs	r4, #0
 8007600:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007604:	4622      	mov	r2, r4
 8007606:	462b      	mov	r3, r5
 8007608:	f7f8 fff6 	bl	80005f8 <__aeabi_dmul>
 800760c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007610 <_strtod_l>:
 8007610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007614:	ed2d 8b02 	vpush	{d8}
 8007618:	b09b      	sub	sp, #108	; 0x6c
 800761a:	4604      	mov	r4, r0
 800761c:	9213      	str	r2, [sp, #76]	; 0x4c
 800761e:	2200      	movs	r2, #0
 8007620:	9216      	str	r2, [sp, #88]	; 0x58
 8007622:	460d      	mov	r5, r1
 8007624:	f04f 0800 	mov.w	r8, #0
 8007628:	f04f 0900 	mov.w	r9, #0
 800762c:	460a      	mov	r2, r1
 800762e:	9215      	str	r2, [sp, #84]	; 0x54
 8007630:	7811      	ldrb	r1, [r2, #0]
 8007632:	292b      	cmp	r1, #43	; 0x2b
 8007634:	d04c      	beq.n	80076d0 <_strtod_l+0xc0>
 8007636:	d83a      	bhi.n	80076ae <_strtod_l+0x9e>
 8007638:	290d      	cmp	r1, #13
 800763a:	d834      	bhi.n	80076a6 <_strtod_l+0x96>
 800763c:	2908      	cmp	r1, #8
 800763e:	d834      	bhi.n	80076aa <_strtod_l+0x9a>
 8007640:	2900      	cmp	r1, #0
 8007642:	d03d      	beq.n	80076c0 <_strtod_l+0xb0>
 8007644:	2200      	movs	r2, #0
 8007646:	920a      	str	r2, [sp, #40]	; 0x28
 8007648:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800764a:	7832      	ldrb	r2, [r6, #0]
 800764c:	2a30      	cmp	r2, #48	; 0x30
 800764e:	f040 80b4 	bne.w	80077ba <_strtod_l+0x1aa>
 8007652:	7872      	ldrb	r2, [r6, #1]
 8007654:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007658:	2a58      	cmp	r2, #88	; 0x58
 800765a:	d170      	bne.n	800773e <_strtod_l+0x12e>
 800765c:	9302      	str	r3, [sp, #8]
 800765e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007660:	9301      	str	r3, [sp, #4]
 8007662:	ab16      	add	r3, sp, #88	; 0x58
 8007664:	9300      	str	r3, [sp, #0]
 8007666:	4a8e      	ldr	r2, [pc, #568]	; (80078a0 <_strtod_l+0x290>)
 8007668:	ab17      	add	r3, sp, #92	; 0x5c
 800766a:	a915      	add	r1, sp, #84	; 0x54
 800766c:	4620      	mov	r0, r4
 800766e:	f001 fafb 	bl	8008c68 <__gethex>
 8007672:	f010 070f 	ands.w	r7, r0, #15
 8007676:	4605      	mov	r5, r0
 8007678:	d005      	beq.n	8007686 <_strtod_l+0x76>
 800767a:	2f06      	cmp	r7, #6
 800767c:	d12a      	bne.n	80076d4 <_strtod_l+0xc4>
 800767e:	3601      	adds	r6, #1
 8007680:	2300      	movs	r3, #0
 8007682:	9615      	str	r6, [sp, #84]	; 0x54
 8007684:	930a      	str	r3, [sp, #40]	; 0x28
 8007686:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007688:	2b00      	cmp	r3, #0
 800768a:	f040 857f 	bne.w	800818c <_strtod_l+0xb7c>
 800768e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007690:	b1db      	cbz	r3, 80076ca <_strtod_l+0xba>
 8007692:	4642      	mov	r2, r8
 8007694:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007698:	ec43 2b10 	vmov	d0, r2, r3
 800769c:	b01b      	add	sp, #108	; 0x6c
 800769e:	ecbd 8b02 	vpop	{d8}
 80076a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a6:	2920      	cmp	r1, #32
 80076a8:	d1cc      	bne.n	8007644 <_strtod_l+0x34>
 80076aa:	3201      	adds	r2, #1
 80076ac:	e7bf      	b.n	800762e <_strtod_l+0x1e>
 80076ae:	292d      	cmp	r1, #45	; 0x2d
 80076b0:	d1c8      	bne.n	8007644 <_strtod_l+0x34>
 80076b2:	2101      	movs	r1, #1
 80076b4:	910a      	str	r1, [sp, #40]	; 0x28
 80076b6:	1c51      	adds	r1, r2, #1
 80076b8:	9115      	str	r1, [sp, #84]	; 0x54
 80076ba:	7852      	ldrb	r2, [r2, #1]
 80076bc:	2a00      	cmp	r2, #0
 80076be:	d1c3      	bne.n	8007648 <_strtod_l+0x38>
 80076c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80076c2:	9515      	str	r5, [sp, #84]	; 0x54
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	f040 855f 	bne.w	8008188 <_strtod_l+0xb78>
 80076ca:	4642      	mov	r2, r8
 80076cc:	464b      	mov	r3, r9
 80076ce:	e7e3      	b.n	8007698 <_strtod_l+0x88>
 80076d0:	2100      	movs	r1, #0
 80076d2:	e7ef      	b.n	80076b4 <_strtod_l+0xa4>
 80076d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80076d6:	b13a      	cbz	r2, 80076e8 <_strtod_l+0xd8>
 80076d8:	2135      	movs	r1, #53	; 0x35
 80076da:	a818      	add	r0, sp, #96	; 0x60
 80076dc:	f7ff ff37 	bl	800754e <__copybits>
 80076e0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80076e2:	4620      	mov	r0, r4
 80076e4:	f7ff fb0a 	bl	8006cfc <_Bfree>
 80076e8:	3f01      	subs	r7, #1
 80076ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80076ec:	2f04      	cmp	r7, #4
 80076ee:	d806      	bhi.n	80076fe <_strtod_l+0xee>
 80076f0:	e8df f007 	tbb	[pc, r7]
 80076f4:	201d0314 	.word	0x201d0314
 80076f8:	14          	.byte	0x14
 80076f9:	00          	.byte	0x00
 80076fa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80076fe:	05e9      	lsls	r1, r5, #23
 8007700:	bf48      	it	mi
 8007702:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007706:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800770a:	0d1b      	lsrs	r3, r3, #20
 800770c:	051b      	lsls	r3, r3, #20
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1b9      	bne.n	8007686 <_strtod_l+0x76>
 8007712:	f7fe fbab 	bl	8005e6c <__errno>
 8007716:	2322      	movs	r3, #34	; 0x22
 8007718:	6003      	str	r3, [r0, #0]
 800771a:	e7b4      	b.n	8007686 <_strtod_l+0x76>
 800771c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007720:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007724:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007728:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800772c:	e7e7      	b.n	80076fe <_strtod_l+0xee>
 800772e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80078a8 <_strtod_l+0x298>
 8007732:	e7e4      	b.n	80076fe <_strtod_l+0xee>
 8007734:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007738:	f04f 38ff 	mov.w	r8, #4294967295
 800773c:	e7df      	b.n	80076fe <_strtod_l+0xee>
 800773e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007740:	1c5a      	adds	r2, r3, #1
 8007742:	9215      	str	r2, [sp, #84]	; 0x54
 8007744:	785b      	ldrb	r3, [r3, #1]
 8007746:	2b30      	cmp	r3, #48	; 0x30
 8007748:	d0f9      	beq.n	800773e <_strtod_l+0x12e>
 800774a:	2b00      	cmp	r3, #0
 800774c:	d09b      	beq.n	8007686 <_strtod_l+0x76>
 800774e:	2301      	movs	r3, #1
 8007750:	f04f 0a00 	mov.w	sl, #0
 8007754:	9304      	str	r3, [sp, #16]
 8007756:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007758:	930b      	str	r3, [sp, #44]	; 0x2c
 800775a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800775e:	46d3      	mov	fp, sl
 8007760:	220a      	movs	r2, #10
 8007762:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007764:	7806      	ldrb	r6, [r0, #0]
 8007766:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800776a:	b2d9      	uxtb	r1, r3
 800776c:	2909      	cmp	r1, #9
 800776e:	d926      	bls.n	80077be <_strtod_l+0x1ae>
 8007770:	494c      	ldr	r1, [pc, #304]	; (80078a4 <_strtod_l+0x294>)
 8007772:	2201      	movs	r2, #1
 8007774:	f001 f9c0 	bl	8008af8 <strncmp>
 8007778:	2800      	cmp	r0, #0
 800777a:	d030      	beq.n	80077de <_strtod_l+0x1ce>
 800777c:	2000      	movs	r0, #0
 800777e:	4632      	mov	r2, r6
 8007780:	9005      	str	r0, [sp, #20]
 8007782:	465e      	mov	r6, fp
 8007784:	4603      	mov	r3, r0
 8007786:	2a65      	cmp	r2, #101	; 0x65
 8007788:	d001      	beq.n	800778e <_strtod_l+0x17e>
 800778a:	2a45      	cmp	r2, #69	; 0x45
 800778c:	d113      	bne.n	80077b6 <_strtod_l+0x1a6>
 800778e:	b91e      	cbnz	r6, 8007798 <_strtod_l+0x188>
 8007790:	9a04      	ldr	r2, [sp, #16]
 8007792:	4302      	orrs	r2, r0
 8007794:	d094      	beq.n	80076c0 <_strtod_l+0xb0>
 8007796:	2600      	movs	r6, #0
 8007798:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800779a:	1c6a      	adds	r2, r5, #1
 800779c:	9215      	str	r2, [sp, #84]	; 0x54
 800779e:	786a      	ldrb	r2, [r5, #1]
 80077a0:	2a2b      	cmp	r2, #43	; 0x2b
 80077a2:	d074      	beq.n	800788e <_strtod_l+0x27e>
 80077a4:	2a2d      	cmp	r2, #45	; 0x2d
 80077a6:	d078      	beq.n	800789a <_strtod_l+0x28a>
 80077a8:	f04f 0c00 	mov.w	ip, #0
 80077ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80077b0:	2909      	cmp	r1, #9
 80077b2:	d97f      	bls.n	80078b4 <_strtod_l+0x2a4>
 80077b4:	9515      	str	r5, [sp, #84]	; 0x54
 80077b6:	2700      	movs	r7, #0
 80077b8:	e09e      	b.n	80078f8 <_strtod_l+0x2e8>
 80077ba:	2300      	movs	r3, #0
 80077bc:	e7c8      	b.n	8007750 <_strtod_l+0x140>
 80077be:	f1bb 0f08 	cmp.w	fp, #8
 80077c2:	bfd8      	it	le
 80077c4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80077c6:	f100 0001 	add.w	r0, r0, #1
 80077ca:	bfda      	itte	le
 80077cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80077d0:	9309      	strle	r3, [sp, #36]	; 0x24
 80077d2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80077d6:	f10b 0b01 	add.w	fp, fp, #1
 80077da:	9015      	str	r0, [sp, #84]	; 0x54
 80077dc:	e7c1      	b.n	8007762 <_strtod_l+0x152>
 80077de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077e0:	1c5a      	adds	r2, r3, #1
 80077e2:	9215      	str	r2, [sp, #84]	; 0x54
 80077e4:	785a      	ldrb	r2, [r3, #1]
 80077e6:	f1bb 0f00 	cmp.w	fp, #0
 80077ea:	d037      	beq.n	800785c <_strtod_l+0x24c>
 80077ec:	9005      	str	r0, [sp, #20]
 80077ee:	465e      	mov	r6, fp
 80077f0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80077f4:	2b09      	cmp	r3, #9
 80077f6:	d912      	bls.n	800781e <_strtod_l+0x20e>
 80077f8:	2301      	movs	r3, #1
 80077fa:	e7c4      	b.n	8007786 <_strtod_l+0x176>
 80077fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077fe:	1c5a      	adds	r2, r3, #1
 8007800:	9215      	str	r2, [sp, #84]	; 0x54
 8007802:	785a      	ldrb	r2, [r3, #1]
 8007804:	3001      	adds	r0, #1
 8007806:	2a30      	cmp	r2, #48	; 0x30
 8007808:	d0f8      	beq.n	80077fc <_strtod_l+0x1ec>
 800780a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800780e:	2b08      	cmp	r3, #8
 8007810:	f200 84c1 	bhi.w	8008196 <_strtod_l+0xb86>
 8007814:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007816:	9005      	str	r0, [sp, #20]
 8007818:	2000      	movs	r0, #0
 800781a:	930b      	str	r3, [sp, #44]	; 0x2c
 800781c:	4606      	mov	r6, r0
 800781e:	3a30      	subs	r2, #48	; 0x30
 8007820:	f100 0301 	add.w	r3, r0, #1
 8007824:	d014      	beq.n	8007850 <_strtod_l+0x240>
 8007826:	9905      	ldr	r1, [sp, #20]
 8007828:	4419      	add	r1, r3
 800782a:	9105      	str	r1, [sp, #20]
 800782c:	4633      	mov	r3, r6
 800782e:	eb00 0c06 	add.w	ip, r0, r6
 8007832:	210a      	movs	r1, #10
 8007834:	4563      	cmp	r3, ip
 8007836:	d113      	bne.n	8007860 <_strtod_l+0x250>
 8007838:	1833      	adds	r3, r6, r0
 800783a:	2b08      	cmp	r3, #8
 800783c:	f106 0601 	add.w	r6, r6, #1
 8007840:	4406      	add	r6, r0
 8007842:	dc1a      	bgt.n	800787a <_strtod_l+0x26a>
 8007844:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007846:	230a      	movs	r3, #10
 8007848:	fb03 2301 	mla	r3, r3, r1, r2
 800784c:	9309      	str	r3, [sp, #36]	; 0x24
 800784e:	2300      	movs	r3, #0
 8007850:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007852:	1c51      	adds	r1, r2, #1
 8007854:	9115      	str	r1, [sp, #84]	; 0x54
 8007856:	7852      	ldrb	r2, [r2, #1]
 8007858:	4618      	mov	r0, r3
 800785a:	e7c9      	b.n	80077f0 <_strtod_l+0x1e0>
 800785c:	4658      	mov	r0, fp
 800785e:	e7d2      	b.n	8007806 <_strtod_l+0x1f6>
 8007860:	2b08      	cmp	r3, #8
 8007862:	f103 0301 	add.w	r3, r3, #1
 8007866:	dc03      	bgt.n	8007870 <_strtod_l+0x260>
 8007868:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800786a:	434f      	muls	r7, r1
 800786c:	9709      	str	r7, [sp, #36]	; 0x24
 800786e:	e7e1      	b.n	8007834 <_strtod_l+0x224>
 8007870:	2b10      	cmp	r3, #16
 8007872:	bfd8      	it	le
 8007874:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007878:	e7dc      	b.n	8007834 <_strtod_l+0x224>
 800787a:	2e10      	cmp	r6, #16
 800787c:	bfdc      	itt	le
 800787e:	230a      	movle	r3, #10
 8007880:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007884:	e7e3      	b.n	800784e <_strtod_l+0x23e>
 8007886:	2300      	movs	r3, #0
 8007888:	9305      	str	r3, [sp, #20]
 800788a:	2301      	movs	r3, #1
 800788c:	e780      	b.n	8007790 <_strtod_l+0x180>
 800788e:	f04f 0c00 	mov.w	ip, #0
 8007892:	1caa      	adds	r2, r5, #2
 8007894:	9215      	str	r2, [sp, #84]	; 0x54
 8007896:	78aa      	ldrb	r2, [r5, #2]
 8007898:	e788      	b.n	80077ac <_strtod_l+0x19c>
 800789a:	f04f 0c01 	mov.w	ip, #1
 800789e:	e7f8      	b.n	8007892 <_strtod_l+0x282>
 80078a0:	08009770 	.word	0x08009770
 80078a4:	0800976c 	.word	0x0800976c
 80078a8:	7ff00000 	.word	0x7ff00000
 80078ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80078ae:	1c51      	adds	r1, r2, #1
 80078b0:	9115      	str	r1, [sp, #84]	; 0x54
 80078b2:	7852      	ldrb	r2, [r2, #1]
 80078b4:	2a30      	cmp	r2, #48	; 0x30
 80078b6:	d0f9      	beq.n	80078ac <_strtod_l+0x29c>
 80078b8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80078bc:	2908      	cmp	r1, #8
 80078be:	f63f af7a 	bhi.w	80077b6 <_strtod_l+0x1a6>
 80078c2:	3a30      	subs	r2, #48	; 0x30
 80078c4:	9208      	str	r2, [sp, #32]
 80078c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80078c8:	920c      	str	r2, [sp, #48]	; 0x30
 80078ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80078cc:	1c57      	adds	r7, r2, #1
 80078ce:	9715      	str	r7, [sp, #84]	; 0x54
 80078d0:	7852      	ldrb	r2, [r2, #1]
 80078d2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80078d6:	f1be 0f09 	cmp.w	lr, #9
 80078da:	d938      	bls.n	800794e <_strtod_l+0x33e>
 80078dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80078de:	1a7f      	subs	r7, r7, r1
 80078e0:	2f08      	cmp	r7, #8
 80078e2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80078e6:	dc03      	bgt.n	80078f0 <_strtod_l+0x2e0>
 80078e8:	9908      	ldr	r1, [sp, #32]
 80078ea:	428f      	cmp	r7, r1
 80078ec:	bfa8      	it	ge
 80078ee:	460f      	movge	r7, r1
 80078f0:	f1bc 0f00 	cmp.w	ip, #0
 80078f4:	d000      	beq.n	80078f8 <_strtod_l+0x2e8>
 80078f6:	427f      	negs	r7, r7
 80078f8:	2e00      	cmp	r6, #0
 80078fa:	d14f      	bne.n	800799c <_strtod_l+0x38c>
 80078fc:	9904      	ldr	r1, [sp, #16]
 80078fe:	4301      	orrs	r1, r0
 8007900:	f47f aec1 	bne.w	8007686 <_strtod_l+0x76>
 8007904:	2b00      	cmp	r3, #0
 8007906:	f47f aedb 	bne.w	80076c0 <_strtod_l+0xb0>
 800790a:	2a69      	cmp	r2, #105	; 0x69
 800790c:	d029      	beq.n	8007962 <_strtod_l+0x352>
 800790e:	dc26      	bgt.n	800795e <_strtod_l+0x34e>
 8007910:	2a49      	cmp	r2, #73	; 0x49
 8007912:	d026      	beq.n	8007962 <_strtod_l+0x352>
 8007914:	2a4e      	cmp	r2, #78	; 0x4e
 8007916:	f47f aed3 	bne.w	80076c0 <_strtod_l+0xb0>
 800791a:	499b      	ldr	r1, [pc, #620]	; (8007b88 <_strtod_l+0x578>)
 800791c:	a815      	add	r0, sp, #84	; 0x54
 800791e:	f001 fbe3 	bl	80090e8 <__match>
 8007922:	2800      	cmp	r0, #0
 8007924:	f43f aecc 	beq.w	80076c0 <_strtod_l+0xb0>
 8007928:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800792a:	781b      	ldrb	r3, [r3, #0]
 800792c:	2b28      	cmp	r3, #40	; 0x28
 800792e:	d12f      	bne.n	8007990 <_strtod_l+0x380>
 8007930:	4996      	ldr	r1, [pc, #600]	; (8007b8c <_strtod_l+0x57c>)
 8007932:	aa18      	add	r2, sp, #96	; 0x60
 8007934:	a815      	add	r0, sp, #84	; 0x54
 8007936:	f001 fbeb 	bl	8009110 <__hexnan>
 800793a:	2805      	cmp	r0, #5
 800793c:	d128      	bne.n	8007990 <_strtod_l+0x380>
 800793e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007940:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007944:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007948:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800794c:	e69b      	b.n	8007686 <_strtod_l+0x76>
 800794e:	9f08      	ldr	r7, [sp, #32]
 8007950:	210a      	movs	r1, #10
 8007952:	fb01 2107 	mla	r1, r1, r7, r2
 8007956:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800795a:	9208      	str	r2, [sp, #32]
 800795c:	e7b5      	b.n	80078ca <_strtod_l+0x2ba>
 800795e:	2a6e      	cmp	r2, #110	; 0x6e
 8007960:	e7d9      	b.n	8007916 <_strtod_l+0x306>
 8007962:	498b      	ldr	r1, [pc, #556]	; (8007b90 <_strtod_l+0x580>)
 8007964:	a815      	add	r0, sp, #84	; 0x54
 8007966:	f001 fbbf 	bl	80090e8 <__match>
 800796a:	2800      	cmp	r0, #0
 800796c:	f43f aea8 	beq.w	80076c0 <_strtod_l+0xb0>
 8007970:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007972:	4988      	ldr	r1, [pc, #544]	; (8007b94 <_strtod_l+0x584>)
 8007974:	3b01      	subs	r3, #1
 8007976:	a815      	add	r0, sp, #84	; 0x54
 8007978:	9315      	str	r3, [sp, #84]	; 0x54
 800797a:	f001 fbb5 	bl	80090e8 <__match>
 800797e:	b910      	cbnz	r0, 8007986 <_strtod_l+0x376>
 8007980:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007982:	3301      	adds	r3, #1
 8007984:	9315      	str	r3, [sp, #84]	; 0x54
 8007986:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007ba4 <_strtod_l+0x594>
 800798a:	f04f 0800 	mov.w	r8, #0
 800798e:	e67a      	b.n	8007686 <_strtod_l+0x76>
 8007990:	4881      	ldr	r0, [pc, #516]	; (8007b98 <_strtod_l+0x588>)
 8007992:	f001 f8c5 	bl	8008b20 <nan>
 8007996:	ec59 8b10 	vmov	r8, r9, d0
 800799a:	e674      	b.n	8007686 <_strtod_l+0x76>
 800799c:	9b05      	ldr	r3, [sp, #20]
 800799e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079a0:	1afb      	subs	r3, r7, r3
 80079a2:	f1bb 0f00 	cmp.w	fp, #0
 80079a6:	bf08      	it	eq
 80079a8:	46b3      	moveq	fp, r6
 80079aa:	2e10      	cmp	r6, #16
 80079ac:	9308      	str	r3, [sp, #32]
 80079ae:	4635      	mov	r5, r6
 80079b0:	bfa8      	it	ge
 80079b2:	2510      	movge	r5, #16
 80079b4:	f7f8 fda6 	bl	8000504 <__aeabi_ui2d>
 80079b8:	2e09      	cmp	r6, #9
 80079ba:	4680      	mov	r8, r0
 80079bc:	4689      	mov	r9, r1
 80079be:	dd13      	ble.n	80079e8 <_strtod_l+0x3d8>
 80079c0:	4b76      	ldr	r3, [pc, #472]	; (8007b9c <_strtod_l+0x58c>)
 80079c2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80079c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80079ca:	f7f8 fe15 	bl	80005f8 <__aeabi_dmul>
 80079ce:	4680      	mov	r8, r0
 80079d0:	4650      	mov	r0, sl
 80079d2:	4689      	mov	r9, r1
 80079d4:	f7f8 fd96 	bl	8000504 <__aeabi_ui2d>
 80079d8:	4602      	mov	r2, r0
 80079da:	460b      	mov	r3, r1
 80079dc:	4640      	mov	r0, r8
 80079de:	4649      	mov	r1, r9
 80079e0:	f7f8 fc54 	bl	800028c <__adddf3>
 80079e4:	4680      	mov	r8, r0
 80079e6:	4689      	mov	r9, r1
 80079e8:	2e0f      	cmp	r6, #15
 80079ea:	dc38      	bgt.n	8007a5e <_strtod_l+0x44e>
 80079ec:	9b08      	ldr	r3, [sp, #32]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f43f ae49 	beq.w	8007686 <_strtod_l+0x76>
 80079f4:	dd24      	ble.n	8007a40 <_strtod_l+0x430>
 80079f6:	2b16      	cmp	r3, #22
 80079f8:	dc0b      	bgt.n	8007a12 <_strtod_l+0x402>
 80079fa:	4968      	ldr	r1, [pc, #416]	; (8007b9c <_strtod_l+0x58c>)
 80079fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a04:	4642      	mov	r2, r8
 8007a06:	464b      	mov	r3, r9
 8007a08:	f7f8 fdf6 	bl	80005f8 <__aeabi_dmul>
 8007a0c:	4680      	mov	r8, r0
 8007a0e:	4689      	mov	r9, r1
 8007a10:	e639      	b.n	8007686 <_strtod_l+0x76>
 8007a12:	9a08      	ldr	r2, [sp, #32]
 8007a14:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	db20      	blt.n	8007a5e <_strtod_l+0x44e>
 8007a1c:	4c5f      	ldr	r4, [pc, #380]	; (8007b9c <_strtod_l+0x58c>)
 8007a1e:	f1c6 060f 	rsb	r6, r6, #15
 8007a22:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007a26:	4642      	mov	r2, r8
 8007a28:	464b      	mov	r3, r9
 8007a2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a2e:	f7f8 fde3 	bl	80005f8 <__aeabi_dmul>
 8007a32:	9b08      	ldr	r3, [sp, #32]
 8007a34:	1b9e      	subs	r6, r3, r6
 8007a36:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007a3a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007a3e:	e7e3      	b.n	8007a08 <_strtod_l+0x3f8>
 8007a40:	9b08      	ldr	r3, [sp, #32]
 8007a42:	3316      	adds	r3, #22
 8007a44:	db0b      	blt.n	8007a5e <_strtod_l+0x44e>
 8007a46:	9b05      	ldr	r3, [sp, #20]
 8007a48:	1bdf      	subs	r7, r3, r7
 8007a4a:	4b54      	ldr	r3, [pc, #336]	; (8007b9c <_strtod_l+0x58c>)
 8007a4c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007a50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a54:	4640      	mov	r0, r8
 8007a56:	4649      	mov	r1, r9
 8007a58:	f7f8 fef8 	bl	800084c <__aeabi_ddiv>
 8007a5c:	e7d6      	b.n	8007a0c <_strtod_l+0x3fc>
 8007a5e:	9b08      	ldr	r3, [sp, #32]
 8007a60:	1b75      	subs	r5, r6, r5
 8007a62:	441d      	add	r5, r3
 8007a64:	2d00      	cmp	r5, #0
 8007a66:	dd70      	ble.n	8007b4a <_strtod_l+0x53a>
 8007a68:	f015 030f 	ands.w	r3, r5, #15
 8007a6c:	d00a      	beq.n	8007a84 <_strtod_l+0x474>
 8007a6e:	494b      	ldr	r1, [pc, #300]	; (8007b9c <_strtod_l+0x58c>)
 8007a70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a74:	4642      	mov	r2, r8
 8007a76:	464b      	mov	r3, r9
 8007a78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a7c:	f7f8 fdbc 	bl	80005f8 <__aeabi_dmul>
 8007a80:	4680      	mov	r8, r0
 8007a82:	4689      	mov	r9, r1
 8007a84:	f035 050f 	bics.w	r5, r5, #15
 8007a88:	d04d      	beq.n	8007b26 <_strtod_l+0x516>
 8007a8a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007a8e:	dd22      	ble.n	8007ad6 <_strtod_l+0x4c6>
 8007a90:	2500      	movs	r5, #0
 8007a92:	46ab      	mov	fp, r5
 8007a94:	9509      	str	r5, [sp, #36]	; 0x24
 8007a96:	9505      	str	r5, [sp, #20]
 8007a98:	2322      	movs	r3, #34	; 0x22
 8007a9a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007ba4 <_strtod_l+0x594>
 8007a9e:	6023      	str	r3, [r4, #0]
 8007aa0:	f04f 0800 	mov.w	r8, #0
 8007aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	f43f aded 	beq.w	8007686 <_strtod_l+0x76>
 8007aac:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f7ff f924 	bl	8006cfc <_Bfree>
 8007ab4:	9905      	ldr	r1, [sp, #20]
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	f7ff f920 	bl	8006cfc <_Bfree>
 8007abc:	4659      	mov	r1, fp
 8007abe:	4620      	mov	r0, r4
 8007ac0:	f7ff f91c 	bl	8006cfc <_Bfree>
 8007ac4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	f7ff f918 	bl	8006cfc <_Bfree>
 8007acc:	4629      	mov	r1, r5
 8007ace:	4620      	mov	r0, r4
 8007ad0:	f7ff f914 	bl	8006cfc <_Bfree>
 8007ad4:	e5d7      	b.n	8007686 <_strtod_l+0x76>
 8007ad6:	4b32      	ldr	r3, [pc, #200]	; (8007ba0 <_strtod_l+0x590>)
 8007ad8:	9304      	str	r3, [sp, #16]
 8007ada:	2300      	movs	r3, #0
 8007adc:	112d      	asrs	r5, r5, #4
 8007ade:	4640      	mov	r0, r8
 8007ae0:	4649      	mov	r1, r9
 8007ae2:	469a      	mov	sl, r3
 8007ae4:	2d01      	cmp	r5, #1
 8007ae6:	dc21      	bgt.n	8007b2c <_strtod_l+0x51c>
 8007ae8:	b10b      	cbz	r3, 8007aee <_strtod_l+0x4de>
 8007aea:	4680      	mov	r8, r0
 8007aec:	4689      	mov	r9, r1
 8007aee:	492c      	ldr	r1, [pc, #176]	; (8007ba0 <_strtod_l+0x590>)
 8007af0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007af4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007af8:	4642      	mov	r2, r8
 8007afa:	464b      	mov	r3, r9
 8007afc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b00:	f7f8 fd7a 	bl	80005f8 <__aeabi_dmul>
 8007b04:	4b27      	ldr	r3, [pc, #156]	; (8007ba4 <_strtod_l+0x594>)
 8007b06:	460a      	mov	r2, r1
 8007b08:	400b      	ands	r3, r1
 8007b0a:	4927      	ldr	r1, [pc, #156]	; (8007ba8 <_strtod_l+0x598>)
 8007b0c:	428b      	cmp	r3, r1
 8007b0e:	4680      	mov	r8, r0
 8007b10:	d8be      	bhi.n	8007a90 <_strtod_l+0x480>
 8007b12:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007b16:	428b      	cmp	r3, r1
 8007b18:	bf86      	itte	hi
 8007b1a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007bac <_strtod_l+0x59c>
 8007b1e:	f04f 38ff 	movhi.w	r8, #4294967295
 8007b22:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007b26:	2300      	movs	r3, #0
 8007b28:	9304      	str	r3, [sp, #16]
 8007b2a:	e07b      	b.n	8007c24 <_strtod_l+0x614>
 8007b2c:	07ea      	lsls	r2, r5, #31
 8007b2e:	d505      	bpl.n	8007b3c <_strtod_l+0x52c>
 8007b30:	9b04      	ldr	r3, [sp, #16]
 8007b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b36:	f7f8 fd5f 	bl	80005f8 <__aeabi_dmul>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	9a04      	ldr	r2, [sp, #16]
 8007b3e:	3208      	adds	r2, #8
 8007b40:	f10a 0a01 	add.w	sl, sl, #1
 8007b44:	106d      	asrs	r5, r5, #1
 8007b46:	9204      	str	r2, [sp, #16]
 8007b48:	e7cc      	b.n	8007ae4 <_strtod_l+0x4d4>
 8007b4a:	d0ec      	beq.n	8007b26 <_strtod_l+0x516>
 8007b4c:	426d      	negs	r5, r5
 8007b4e:	f015 020f 	ands.w	r2, r5, #15
 8007b52:	d00a      	beq.n	8007b6a <_strtod_l+0x55a>
 8007b54:	4b11      	ldr	r3, [pc, #68]	; (8007b9c <_strtod_l+0x58c>)
 8007b56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b5a:	4640      	mov	r0, r8
 8007b5c:	4649      	mov	r1, r9
 8007b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b62:	f7f8 fe73 	bl	800084c <__aeabi_ddiv>
 8007b66:	4680      	mov	r8, r0
 8007b68:	4689      	mov	r9, r1
 8007b6a:	112d      	asrs	r5, r5, #4
 8007b6c:	d0db      	beq.n	8007b26 <_strtod_l+0x516>
 8007b6e:	2d1f      	cmp	r5, #31
 8007b70:	dd1e      	ble.n	8007bb0 <_strtod_l+0x5a0>
 8007b72:	2500      	movs	r5, #0
 8007b74:	46ab      	mov	fp, r5
 8007b76:	9509      	str	r5, [sp, #36]	; 0x24
 8007b78:	9505      	str	r5, [sp, #20]
 8007b7a:	2322      	movs	r3, #34	; 0x22
 8007b7c:	f04f 0800 	mov.w	r8, #0
 8007b80:	f04f 0900 	mov.w	r9, #0
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	e78d      	b.n	8007aa4 <_strtod_l+0x494>
 8007b88:	08009559 	.word	0x08009559
 8007b8c:	08009784 	.word	0x08009784
 8007b90:	08009551 	.word	0x08009551
 8007b94:	08009588 	.word	0x08009588
 8007b98:	08009915 	.word	0x08009915
 8007b9c:	08009698 	.word	0x08009698
 8007ba0:	08009670 	.word	0x08009670
 8007ba4:	7ff00000 	.word	0x7ff00000
 8007ba8:	7ca00000 	.word	0x7ca00000
 8007bac:	7fefffff 	.word	0x7fefffff
 8007bb0:	f015 0310 	ands.w	r3, r5, #16
 8007bb4:	bf18      	it	ne
 8007bb6:	236a      	movne	r3, #106	; 0x6a
 8007bb8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8007f5c <_strtod_l+0x94c>
 8007bbc:	9304      	str	r3, [sp, #16]
 8007bbe:	4640      	mov	r0, r8
 8007bc0:	4649      	mov	r1, r9
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	07ea      	lsls	r2, r5, #31
 8007bc6:	d504      	bpl.n	8007bd2 <_strtod_l+0x5c2>
 8007bc8:	e9da 2300 	ldrd	r2, r3, [sl]
 8007bcc:	f7f8 fd14 	bl	80005f8 <__aeabi_dmul>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	106d      	asrs	r5, r5, #1
 8007bd4:	f10a 0a08 	add.w	sl, sl, #8
 8007bd8:	d1f4      	bne.n	8007bc4 <_strtod_l+0x5b4>
 8007bda:	b10b      	cbz	r3, 8007be0 <_strtod_l+0x5d0>
 8007bdc:	4680      	mov	r8, r0
 8007bde:	4689      	mov	r9, r1
 8007be0:	9b04      	ldr	r3, [sp, #16]
 8007be2:	b1bb      	cbz	r3, 8007c14 <_strtod_l+0x604>
 8007be4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007be8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	4649      	mov	r1, r9
 8007bf0:	dd10      	ble.n	8007c14 <_strtod_l+0x604>
 8007bf2:	2b1f      	cmp	r3, #31
 8007bf4:	f340 811e 	ble.w	8007e34 <_strtod_l+0x824>
 8007bf8:	2b34      	cmp	r3, #52	; 0x34
 8007bfa:	bfde      	ittt	le
 8007bfc:	f04f 33ff 	movle.w	r3, #4294967295
 8007c00:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007c04:	4093      	lslle	r3, r2
 8007c06:	f04f 0800 	mov.w	r8, #0
 8007c0a:	bfcc      	ite	gt
 8007c0c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007c10:	ea03 0901 	andle.w	r9, r3, r1
 8007c14:	2200      	movs	r2, #0
 8007c16:	2300      	movs	r3, #0
 8007c18:	4640      	mov	r0, r8
 8007c1a:	4649      	mov	r1, r9
 8007c1c:	f7f8 ff54 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c20:	2800      	cmp	r0, #0
 8007c22:	d1a6      	bne.n	8007b72 <_strtod_l+0x562>
 8007c24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c2a:	4633      	mov	r3, r6
 8007c2c:	465a      	mov	r2, fp
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f7ff f8cc 	bl	8006dcc <__s2b>
 8007c34:	9009      	str	r0, [sp, #36]	; 0x24
 8007c36:	2800      	cmp	r0, #0
 8007c38:	f43f af2a 	beq.w	8007a90 <_strtod_l+0x480>
 8007c3c:	9a08      	ldr	r2, [sp, #32]
 8007c3e:	9b05      	ldr	r3, [sp, #20]
 8007c40:	2a00      	cmp	r2, #0
 8007c42:	eba3 0307 	sub.w	r3, r3, r7
 8007c46:	bfa8      	it	ge
 8007c48:	2300      	movge	r3, #0
 8007c4a:	930c      	str	r3, [sp, #48]	; 0x30
 8007c4c:	2500      	movs	r5, #0
 8007c4e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007c52:	9312      	str	r3, [sp, #72]	; 0x48
 8007c54:	46ab      	mov	fp, r5
 8007c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c58:	4620      	mov	r0, r4
 8007c5a:	6859      	ldr	r1, [r3, #4]
 8007c5c:	f7ff f80e 	bl	8006c7c <_Balloc>
 8007c60:	9005      	str	r0, [sp, #20]
 8007c62:	2800      	cmp	r0, #0
 8007c64:	f43f af18 	beq.w	8007a98 <_strtod_l+0x488>
 8007c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c6a:	691a      	ldr	r2, [r3, #16]
 8007c6c:	3202      	adds	r2, #2
 8007c6e:	f103 010c 	add.w	r1, r3, #12
 8007c72:	0092      	lsls	r2, r2, #2
 8007c74:	300c      	adds	r0, #12
 8007c76:	f7fe f926 	bl	8005ec6 <memcpy>
 8007c7a:	ec49 8b10 	vmov	d0, r8, r9
 8007c7e:	aa18      	add	r2, sp, #96	; 0x60
 8007c80:	a917      	add	r1, sp, #92	; 0x5c
 8007c82:	4620      	mov	r0, r4
 8007c84:	f7ff fbd6 	bl	8007434 <__d2b>
 8007c88:	ec49 8b18 	vmov	d8, r8, r9
 8007c8c:	9016      	str	r0, [sp, #88]	; 0x58
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	f43f af02 	beq.w	8007a98 <_strtod_l+0x488>
 8007c94:	2101      	movs	r1, #1
 8007c96:	4620      	mov	r0, r4
 8007c98:	f7ff f930 	bl	8006efc <__i2b>
 8007c9c:	4683      	mov	fp, r0
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	f43f aefa 	beq.w	8007a98 <_strtod_l+0x488>
 8007ca4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007ca6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007ca8:	2e00      	cmp	r6, #0
 8007caa:	bfab      	itete	ge
 8007cac:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007cae:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007cb0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007cb2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007cb6:	bfac      	ite	ge
 8007cb8:	eb06 0a03 	addge.w	sl, r6, r3
 8007cbc:	1b9f      	sublt	r7, r3, r6
 8007cbe:	9b04      	ldr	r3, [sp, #16]
 8007cc0:	1af6      	subs	r6, r6, r3
 8007cc2:	4416      	add	r6, r2
 8007cc4:	4ba0      	ldr	r3, [pc, #640]	; (8007f48 <_strtod_l+0x938>)
 8007cc6:	3e01      	subs	r6, #1
 8007cc8:	429e      	cmp	r6, r3
 8007cca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007cce:	f280 80c4 	bge.w	8007e5a <_strtod_l+0x84a>
 8007cd2:	1b9b      	subs	r3, r3, r6
 8007cd4:	2b1f      	cmp	r3, #31
 8007cd6:	eba2 0203 	sub.w	r2, r2, r3
 8007cda:	f04f 0101 	mov.w	r1, #1
 8007cde:	f300 80b0 	bgt.w	8007e42 <_strtod_l+0x832>
 8007ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce6:	930e      	str	r3, [sp, #56]	; 0x38
 8007ce8:	2300      	movs	r3, #0
 8007cea:	930d      	str	r3, [sp, #52]	; 0x34
 8007cec:	eb0a 0602 	add.w	r6, sl, r2
 8007cf0:	9b04      	ldr	r3, [sp, #16]
 8007cf2:	45b2      	cmp	sl, r6
 8007cf4:	4417      	add	r7, r2
 8007cf6:	441f      	add	r7, r3
 8007cf8:	4653      	mov	r3, sl
 8007cfa:	bfa8      	it	ge
 8007cfc:	4633      	movge	r3, r6
 8007cfe:	42bb      	cmp	r3, r7
 8007d00:	bfa8      	it	ge
 8007d02:	463b      	movge	r3, r7
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	bfc2      	ittt	gt
 8007d08:	1af6      	subgt	r6, r6, r3
 8007d0a:	1aff      	subgt	r7, r7, r3
 8007d0c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007d10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	dd17      	ble.n	8007d46 <_strtod_l+0x736>
 8007d16:	4659      	mov	r1, fp
 8007d18:	461a      	mov	r2, r3
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	f7ff f9ae 	bl	800707c <__pow5mult>
 8007d20:	4683      	mov	fp, r0
 8007d22:	2800      	cmp	r0, #0
 8007d24:	f43f aeb8 	beq.w	8007a98 <_strtod_l+0x488>
 8007d28:	4601      	mov	r1, r0
 8007d2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	f7ff f8fb 	bl	8006f28 <__multiply>
 8007d32:	900b      	str	r0, [sp, #44]	; 0x2c
 8007d34:	2800      	cmp	r0, #0
 8007d36:	f43f aeaf 	beq.w	8007a98 <_strtod_l+0x488>
 8007d3a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007d3c:	4620      	mov	r0, r4
 8007d3e:	f7fe ffdd 	bl	8006cfc <_Bfree>
 8007d42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d44:	9316      	str	r3, [sp, #88]	; 0x58
 8007d46:	2e00      	cmp	r6, #0
 8007d48:	f300 808c 	bgt.w	8007e64 <_strtod_l+0x854>
 8007d4c:	9b08      	ldr	r3, [sp, #32]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	dd08      	ble.n	8007d64 <_strtod_l+0x754>
 8007d52:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d54:	9905      	ldr	r1, [sp, #20]
 8007d56:	4620      	mov	r0, r4
 8007d58:	f7ff f990 	bl	800707c <__pow5mult>
 8007d5c:	9005      	str	r0, [sp, #20]
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	f43f ae9a 	beq.w	8007a98 <_strtod_l+0x488>
 8007d64:	2f00      	cmp	r7, #0
 8007d66:	dd08      	ble.n	8007d7a <_strtod_l+0x76a>
 8007d68:	9905      	ldr	r1, [sp, #20]
 8007d6a:	463a      	mov	r2, r7
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	f7ff f9df 	bl	8007130 <__lshift>
 8007d72:	9005      	str	r0, [sp, #20]
 8007d74:	2800      	cmp	r0, #0
 8007d76:	f43f ae8f 	beq.w	8007a98 <_strtod_l+0x488>
 8007d7a:	f1ba 0f00 	cmp.w	sl, #0
 8007d7e:	dd08      	ble.n	8007d92 <_strtod_l+0x782>
 8007d80:	4659      	mov	r1, fp
 8007d82:	4652      	mov	r2, sl
 8007d84:	4620      	mov	r0, r4
 8007d86:	f7ff f9d3 	bl	8007130 <__lshift>
 8007d8a:	4683      	mov	fp, r0
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	f43f ae83 	beq.w	8007a98 <_strtod_l+0x488>
 8007d92:	9a05      	ldr	r2, [sp, #20]
 8007d94:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007d96:	4620      	mov	r0, r4
 8007d98:	f7ff fa52 	bl	8007240 <__mdiff>
 8007d9c:	4605      	mov	r5, r0
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	f43f ae7a 	beq.w	8007a98 <_strtod_l+0x488>
 8007da4:	68c3      	ldr	r3, [r0, #12]
 8007da6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007da8:	2300      	movs	r3, #0
 8007daa:	60c3      	str	r3, [r0, #12]
 8007dac:	4659      	mov	r1, fp
 8007dae:	f7ff fa2b 	bl	8007208 <__mcmp>
 8007db2:	2800      	cmp	r0, #0
 8007db4:	da60      	bge.n	8007e78 <_strtod_l+0x868>
 8007db6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007db8:	ea53 0308 	orrs.w	r3, r3, r8
 8007dbc:	f040 8084 	bne.w	8007ec8 <_strtod_l+0x8b8>
 8007dc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d17f      	bne.n	8007ec8 <_strtod_l+0x8b8>
 8007dc8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007dcc:	0d1b      	lsrs	r3, r3, #20
 8007dce:	051b      	lsls	r3, r3, #20
 8007dd0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007dd4:	d978      	bls.n	8007ec8 <_strtod_l+0x8b8>
 8007dd6:	696b      	ldr	r3, [r5, #20]
 8007dd8:	b913      	cbnz	r3, 8007de0 <_strtod_l+0x7d0>
 8007dda:	692b      	ldr	r3, [r5, #16]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	dd73      	ble.n	8007ec8 <_strtod_l+0x8b8>
 8007de0:	4629      	mov	r1, r5
 8007de2:	2201      	movs	r2, #1
 8007de4:	4620      	mov	r0, r4
 8007de6:	f7ff f9a3 	bl	8007130 <__lshift>
 8007dea:	4659      	mov	r1, fp
 8007dec:	4605      	mov	r5, r0
 8007dee:	f7ff fa0b 	bl	8007208 <__mcmp>
 8007df2:	2800      	cmp	r0, #0
 8007df4:	dd68      	ble.n	8007ec8 <_strtod_l+0x8b8>
 8007df6:	9904      	ldr	r1, [sp, #16]
 8007df8:	4a54      	ldr	r2, [pc, #336]	; (8007f4c <_strtod_l+0x93c>)
 8007dfa:	464b      	mov	r3, r9
 8007dfc:	2900      	cmp	r1, #0
 8007dfe:	f000 8084 	beq.w	8007f0a <_strtod_l+0x8fa>
 8007e02:	ea02 0109 	and.w	r1, r2, r9
 8007e06:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007e0a:	dc7e      	bgt.n	8007f0a <_strtod_l+0x8fa>
 8007e0c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007e10:	f77f aeb3 	ble.w	8007b7a <_strtod_l+0x56a>
 8007e14:	4b4e      	ldr	r3, [pc, #312]	; (8007f50 <_strtod_l+0x940>)
 8007e16:	4640      	mov	r0, r8
 8007e18:	4649      	mov	r1, r9
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f7f8 fbec 	bl	80005f8 <__aeabi_dmul>
 8007e20:	4b4a      	ldr	r3, [pc, #296]	; (8007f4c <_strtod_l+0x93c>)
 8007e22:	400b      	ands	r3, r1
 8007e24:	4680      	mov	r8, r0
 8007e26:	4689      	mov	r9, r1
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f47f ae3f 	bne.w	8007aac <_strtod_l+0x49c>
 8007e2e:	2322      	movs	r3, #34	; 0x22
 8007e30:	6023      	str	r3, [r4, #0]
 8007e32:	e63b      	b.n	8007aac <_strtod_l+0x49c>
 8007e34:	f04f 32ff 	mov.w	r2, #4294967295
 8007e38:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3c:	ea03 0808 	and.w	r8, r3, r8
 8007e40:	e6e8      	b.n	8007c14 <_strtod_l+0x604>
 8007e42:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007e46:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007e4a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007e4e:	36e2      	adds	r6, #226	; 0xe2
 8007e50:	fa01 f306 	lsl.w	r3, r1, r6
 8007e54:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007e58:	e748      	b.n	8007cec <_strtod_l+0x6dc>
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007e62:	e743      	b.n	8007cec <_strtod_l+0x6dc>
 8007e64:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e66:	4632      	mov	r2, r6
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f7ff f961 	bl	8007130 <__lshift>
 8007e6e:	9016      	str	r0, [sp, #88]	; 0x58
 8007e70:	2800      	cmp	r0, #0
 8007e72:	f47f af6b 	bne.w	8007d4c <_strtod_l+0x73c>
 8007e76:	e60f      	b.n	8007a98 <_strtod_l+0x488>
 8007e78:	46ca      	mov	sl, r9
 8007e7a:	d171      	bne.n	8007f60 <_strtod_l+0x950>
 8007e7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e82:	b352      	cbz	r2, 8007eda <_strtod_l+0x8ca>
 8007e84:	4a33      	ldr	r2, [pc, #204]	; (8007f54 <_strtod_l+0x944>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d12a      	bne.n	8007ee0 <_strtod_l+0x8d0>
 8007e8a:	9b04      	ldr	r3, [sp, #16]
 8007e8c:	4641      	mov	r1, r8
 8007e8e:	b1fb      	cbz	r3, 8007ed0 <_strtod_l+0x8c0>
 8007e90:	4b2e      	ldr	r3, [pc, #184]	; (8007f4c <_strtod_l+0x93c>)
 8007e92:	ea09 0303 	and.w	r3, r9, r3
 8007e96:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e9e:	d81a      	bhi.n	8007ed6 <_strtod_l+0x8c6>
 8007ea0:	0d1b      	lsrs	r3, r3, #20
 8007ea2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eaa:	4299      	cmp	r1, r3
 8007eac:	d118      	bne.n	8007ee0 <_strtod_l+0x8d0>
 8007eae:	4b2a      	ldr	r3, [pc, #168]	; (8007f58 <_strtod_l+0x948>)
 8007eb0:	459a      	cmp	sl, r3
 8007eb2:	d102      	bne.n	8007eba <_strtod_l+0x8aa>
 8007eb4:	3101      	adds	r1, #1
 8007eb6:	f43f adef 	beq.w	8007a98 <_strtod_l+0x488>
 8007eba:	4b24      	ldr	r3, [pc, #144]	; (8007f4c <_strtod_l+0x93c>)
 8007ebc:	ea0a 0303 	and.w	r3, sl, r3
 8007ec0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007ec4:	f04f 0800 	mov.w	r8, #0
 8007ec8:	9b04      	ldr	r3, [sp, #16]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d1a2      	bne.n	8007e14 <_strtod_l+0x804>
 8007ece:	e5ed      	b.n	8007aac <_strtod_l+0x49c>
 8007ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ed4:	e7e9      	b.n	8007eaa <_strtod_l+0x89a>
 8007ed6:	4613      	mov	r3, r2
 8007ed8:	e7e7      	b.n	8007eaa <_strtod_l+0x89a>
 8007eda:	ea53 0308 	orrs.w	r3, r3, r8
 8007ede:	d08a      	beq.n	8007df6 <_strtod_l+0x7e6>
 8007ee0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ee2:	b1e3      	cbz	r3, 8007f1e <_strtod_l+0x90e>
 8007ee4:	ea13 0f0a 	tst.w	r3, sl
 8007ee8:	d0ee      	beq.n	8007ec8 <_strtod_l+0x8b8>
 8007eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007eec:	9a04      	ldr	r2, [sp, #16]
 8007eee:	4640      	mov	r0, r8
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	b1c3      	cbz	r3, 8007f26 <_strtod_l+0x916>
 8007ef4:	f7ff fb6f 	bl	80075d6 <sulp>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	460b      	mov	r3, r1
 8007efc:	ec51 0b18 	vmov	r0, r1, d8
 8007f00:	f7f8 f9c4 	bl	800028c <__adddf3>
 8007f04:	4680      	mov	r8, r0
 8007f06:	4689      	mov	r9, r1
 8007f08:	e7de      	b.n	8007ec8 <_strtod_l+0x8b8>
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007f10:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007f14:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007f18:	f04f 38ff 	mov.w	r8, #4294967295
 8007f1c:	e7d4      	b.n	8007ec8 <_strtod_l+0x8b8>
 8007f1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f20:	ea13 0f08 	tst.w	r3, r8
 8007f24:	e7e0      	b.n	8007ee8 <_strtod_l+0x8d8>
 8007f26:	f7ff fb56 	bl	80075d6 <sulp>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	ec51 0b18 	vmov	r0, r1, d8
 8007f32:	f7f8 f9a9 	bl	8000288 <__aeabi_dsub>
 8007f36:	2200      	movs	r2, #0
 8007f38:	2300      	movs	r3, #0
 8007f3a:	4680      	mov	r8, r0
 8007f3c:	4689      	mov	r9, r1
 8007f3e:	f7f8 fdc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f42:	2800      	cmp	r0, #0
 8007f44:	d0c0      	beq.n	8007ec8 <_strtod_l+0x8b8>
 8007f46:	e618      	b.n	8007b7a <_strtod_l+0x56a>
 8007f48:	fffffc02 	.word	0xfffffc02
 8007f4c:	7ff00000 	.word	0x7ff00000
 8007f50:	39500000 	.word	0x39500000
 8007f54:	000fffff 	.word	0x000fffff
 8007f58:	7fefffff 	.word	0x7fefffff
 8007f5c:	08009798 	.word	0x08009798
 8007f60:	4659      	mov	r1, fp
 8007f62:	4628      	mov	r0, r5
 8007f64:	f7ff fac0 	bl	80074e8 <__ratio>
 8007f68:	ec57 6b10 	vmov	r6, r7, d0
 8007f6c:	ee10 0a10 	vmov	r0, s0
 8007f70:	2200      	movs	r2, #0
 8007f72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007f76:	4639      	mov	r1, r7
 8007f78:	f7f8 fdba 	bl	8000af0 <__aeabi_dcmple>
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	d071      	beq.n	8008064 <_strtod_l+0xa54>
 8007f80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d17c      	bne.n	8008080 <_strtod_l+0xa70>
 8007f86:	f1b8 0f00 	cmp.w	r8, #0
 8007f8a:	d15a      	bne.n	8008042 <_strtod_l+0xa32>
 8007f8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d15d      	bne.n	8008050 <_strtod_l+0xa40>
 8007f94:	4b90      	ldr	r3, [pc, #576]	; (80081d8 <_strtod_l+0xbc8>)
 8007f96:	2200      	movs	r2, #0
 8007f98:	4630      	mov	r0, r6
 8007f9a:	4639      	mov	r1, r7
 8007f9c:	f7f8 fd9e 	bl	8000adc <__aeabi_dcmplt>
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	d15c      	bne.n	800805e <_strtod_l+0xa4e>
 8007fa4:	4630      	mov	r0, r6
 8007fa6:	4639      	mov	r1, r7
 8007fa8:	4b8c      	ldr	r3, [pc, #560]	; (80081dc <_strtod_l+0xbcc>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	f7f8 fb24 	bl	80005f8 <__aeabi_dmul>
 8007fb0:	4606      	mov	r6, r0
 8007fb2:	460f      	mov	r7, r1
 8007fb4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007fb8:	9606      	str	r6, [sp, #24]
 8007fba:	9307      	str	r3, [sp, #28]
 8007fbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007fc0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007fc4:	4b86      	ldr	r3, [pc, #536]	; (80081e0 <_strtod_l+0xbd0>)
 8007fc6:	ea0a 0303 	and.w	r3, sl, r3
 8007fca:	930d      	str	r3, [sp, #52]	; 0x34
 8007fcc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007fce:	4b85      	ldr	r3, [pc, #532]	; (80081e4 <_strtod_l+0xbd4>)
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	f040 8090 	bne.w	80080f6 <_strtod_l+0xae6>
 8007fd6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007fda:	ec49 8b10 	vmov	d0, r8, r9
 8007fde:	f7ff f9b9 	bl	8007354 <__ulp>
 8007fe2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007fe6:	ec51 0b10 	vmov	r0, r1, d0
 8007fea:	f7f8 fb05 	bl	80005f8 <__aeabi_dmul>
 8007fee:	4642      	mov	r2, r8
 8007ff0:	464b      	mov	r3, r9
 8007ff2:	f7f8 f94b 	bl	800028c <__adddf3>
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	4979      	ldr	r1, [pc, #484]	; (80081e0 <_strtod_l+0xbd0>)
 8007ffa:	4a7b      	ldr	r2, [pc, #492]	; (80081e8 <_strtod_l+0xbd8>)
 8007ffc:	4019      	ands	r1, r3
 8007ffe:	4291      	cmp	r1, r2
 8008000:	4680      	mov	r8, r0
 8008002:	d944      	bls.n	800808e <_strtod_l+0xa7e>
 8008004:	ee18 2a90 	vmov	r2, s17
 8008008:	4b78      	ldr	r3, [pc, #480]	; (80081ec <_strtod_l+0xbdc>)
 800800a:	429a      	cmp	r2, r3
 800800c:	d104      	bne.n	8008018 <_strtod_l+0xa08>
 800800e:	ee18 3a10 	vmov	r3, s16
 8008012:	3301      	adds	r3, #1
 8008014:	f43f ad40 	beq.w	8007a98 <_strtod_l+0x488>
 8008018:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80081ec <_strtod_l+0xbdc>
 800801c:	f04f 38ff 	mov.w	r8, #4294967295
 8008020:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008022:	4620      	mov	r0, r4
 8008024:	f7fe fe6a 	bl	8006cfc <_Bfree>
 8008028:	9905      	ldr	r1, [sp, #20]
 800802a:	4620      	mov	r0, r4
 800802c:	f7fe fe66 	bl	8006cfc <_Bfree>
 8008030:	4659      	mov	r1, fp
 8008032:	4620      	mov	r0, r4
 8008034:	f7fe fe62 	bl	8006cfc <_Bfree>
 8008038:	4629      	mov	r1, r5
 800803a:	4620      	mov	r0, r4
 800803c:	f7fe fe5e 	bl	8006cfc <_Bfree>
 8008040:	e609      	b.n	8007c56 <_strtod_l+0x646>
 8008042:	f1b8 0f01 	cmp.w	r8, #1
 8008046:	d103      	bne.n	8008050 <_strtod_l+0xa40>
 8008048:	f1b9 0f00 	cmp.w	r9, #0
 800804c:	f43f ad95 	beq.w	8007b7a <_strtod_l+0x56a>
 8008050:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80081a8 <_strtod_l+0xb98>
 8008054:	4f60      	ldr	r7, [pc, #384]	; (80081d8 <_strtod_l+0xbc8>)
 8008056:	ed8d 7b06 	vstr	d7, [sp, #24]
 800805a:	2600      	movs	r6, #0
 800805c:	e7ae      	b.n	8007fbc <_strtod_l+0x9ac>
 800805e:	4f5f      	ldr	r7, [pc, #380]	; (80081dc <_strtod_l+0xbcc>)
 8008060:	2600      	movs	r6, #0
 8008062:	e7a7      	b.n	8007fb4 <_strtod_l+0x9a4>
 8008064:	4b5d      	ldr	r3, [pc, #372]	; (80081dc <_strtod_l+0xbcc>)
 8008066:	4630      	mov	r0, r6
 8008068:	4639      	mov	r1, r7
 800806a:	2200      	movs	r2, #0
 800806c:	f7f8 fac4 	bl	80005f8 <__aeabi_dmul>
 8008070:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008072:	4606      	mov	r6, r0
 8008074:	460f      	mov	r7, r1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d09c      	beq.n	8007fb4 <_strtod_l+0x9a4>
 800807a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800807e:	e79d      	b.n	8007fbc <_strtod_l+0x9ac>
 8008080:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80081b0 <_strtod_l+0xba0>
 8008084:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008088:	ec57 6b17 	vmov	r6, r7, d7
 800808c:	e796      	b.n	8007fbc <_strtod_l+0x9ac>
 800808e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008092:	9b04      	ldr	r3, [sp, #16]
 8008094:	46ca      	mov	sl, r9
 8008096:	2b00      	cmp	r3, #0
 8008098:	d1c2      	bne.n	8008020 <_strtod_l+0xa10>
 800809a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800809e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080a0:	0d1b      	lsrs	r3, r3, #20
 80080a2:	051b      	lsls	r3, r3, #20
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d1bb      	bne.n	8008020 <_strtod_l+0xa10>
 80080a8:	4630      	mov	r0, r6
 80080aa:	4639      	mov	r1, r7
 80080ac:	f7f8 fe04 	bl	8000cb8 <__aeabi_d2lz>
 80080b0:	f7f8 fa74 	bl	800059c <__aeabi_l2d>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	4630      	mov	r0, r6
 80080ba:	4639      	mov	r1, r7
 80080bc:	f7f8 f8e4 	bl	8000288 <__aeabi_dsub>
 80080c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080c2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080c6:	ea43 0308 	orr.w	r3, r3, r8
 80080ca:	4313      	orrs	r3, r2
 80080cc:	4606      	mov	r6, r0
 80080ce:	460f      	mov	r7, r1
 80080d0:	d054      	beq.n	800817c <_strtod_l+0xb6c>
 80080d2:	a339      	add	r3, pc, #228	; (adr r3, 80081b8 <_strtod_l+0xba8>)
 80080d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d8:	f7f8 fd00 	bl	8000adc <__aeabi_dcmplt>
 80080dc:	2800      	cmp	r0, #0
 80080de:	f47f ace5 	bne.w	8007aac <_strtod_l+0x49c>
 80080e2:	a337      	add	r3, pc, #220	; (adr r3, 80081c0 <_strtod_l+0xbb0>)
 80080e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e8:	4630      	mov	r0, r6
 80080ea:	4639      	mov	r1, r7
 80080ec:	f7f8 fd14 	bl	8000b18 <__aeabi_dcmpgt>
 80080f0:	2800      	cmp	r0, #0
 80080f2:	d095      	beq.n	8008020 <_strtod_l+0xa10>
 80080f4:	e4da      	b.n	8007aac <_strtod_l+0x49c>
 80080f6:	9b04      	ldr	r3, [sp, #16]
 80080f8:	b333      	cbz	r3, 8008148 <_strtod_l+0xb38>
 80080fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080fc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008100:	d822      	bhi.n	8008148 <_strtod_l+0xb38>
 8008102:	a331      	add	r3, pc, #196	; (adr r3, 80081c8 <_strtod_l+0xbb8>)
 8008104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008108:	4630      	mov	r0, r6
 800810a:	4639      	mov	r1, r7
 800810c:	f7f8 fcf0 	bl	8000af0 <__aeabi_dcmple>
 8008110:	b1a0      	cbz	r0, 800813c <_strtod_l+0xb2c>
 8008112:	4639      	mov	r1, r7
 8008114:	4630      	mov	r0, r6
 8008116:	f7f8 fd47 	bl	8000ba8 <__aeabi_d2uiz>
 800811a:	2801      	cmp	r0, #1
 800811c:	bf38      	it	cc
 800811e:	2001      	movcc	r0, #1
 8008120:	f7f8 f9f0 	bl	8000504 <__aeabi_ui2d>
 8008124:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008126:	4606      	mov	r6, r0
 8008128:	460f      	mov	r7, r1
 800812a:	bb23      	cbnz	r3, 8008176 <_strtod_l+0xb66>
 800812c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008130:	9010      	str	r0, [sp, #64]	; 0x40
 8008132:	9311      	str	r3, [sp, #68]	; 0x44
 8008134:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008138:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800813c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800813e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008140:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008144:	1a9b      	subs	r3, r3, r2
 8008146:	930f      	str	r3, [sp, #60]	; 0x3c
 8008148:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800814c:	eeb0 0a48 	vmov.f32	s0, s16
 8008150:	eef0 0a68 	vmov.f32	s1, s17
 8008154:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008158:	f7ff f8fc 	bl	8007354 <__ulp>
 800815c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008160:	ec53 2b10 	vmov	r2, r3, d0
 8008164:	f7f8 fa48 	bl	80005f8 <__aeabi_dmul>
 8008168:	ec53 2b18 	vmov	r2, r3, d8
 800816c:	f7f8 f88e 	bl	800028c <__adddf3>
 8008170:	4680      	mov	r8, r0
 8008172:	4689      	mov	r9, r1
 8008174:	e78d      	b.n	8008092 <_strtod_l+0xa82>
 8008176:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800817a:	e7db      	b.n	8008134 <_strtod_l+0xb24>
 800817c:	a314      	add	r3, pc, #80	; (adr r3, 80081d0 <_strtod_l+0xbc0>)
 800817e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008182:	f7f8 fcab 	bl	8000adc <__aeabi_dcmplt>
 8008186:	e7b3      	b.n	80080f0 <_strtod_l+0xae0>
 8008188:	2300      	movs	r3, #0
 800818a:	930a      	str	r3, [sp, #40]	; 0x28
 800818c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800818e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008190:	6013      	str	r3, [r2, #0]
 8008192:	f7ff ba7c 	b.w	800768e <_strtod_l+0x7e>
 8008196:	2a65      	cmp	r2, #101	; 0x65
 8008198:	f43f ab75 	beq.w	8007886 <_strtod_l+0x276>
 800819c:	2a45      	cmp	r2, #69	; 0x45
 800819e:	f43f ab72 	beq.w	8007886 <_strtod_l+0x276>
 80081a2:	2301      	movs	r3, #1
 80081a4:	f7ff bbaa 	b.w	80078fc <_strtod_l+0x2ec>
 80081a8:	00000000 	.word	0x00000000
 80081ac:	bff00000 	.word	0xbff00000
 80081b0:	00000000 	.word	0x00000000
 80081b4:	3ff00000 	.word	0x3ff00000
 80081b8:	94a03595 	.word	0x94a03595
 80081bc:	3fdfffff 	.word	0x3fdfffff
 80081c0:	35afe535 	.word	0x35afe535
 80081c4:	3fe00000 	.word	0x3fe00000
 80081c8:	ffc00000 	.word	0xffc00000
 80081cc:	41dfffff 	.word	0x41dfffff
 80081d0:	94a03595 	.word	0x94a03595
 80081d4:	3fcfffff 	.word	0x3fcfffff
 80081d8:	3ff00000 	.word	0x3ff00000
 80081dc:	3fe00000 	.word	0x3fe00000
 80081e0:	7ff00000 	.word	0x7ff00000
 80081e4:	7fe00000 	.word	0x7fe00000
 80081e8:	7c9fffff 	.word	0x7c9fffff
 80081ec:	7fefffff 	.word	0x7fefffff

080081f0 <_strtod_r>:
 80081f0:	4b01      	ldr	r3, [pc, #4]	; (80081f8 <_strtod_r+0x8>)
 80081f2:	f7ff ba0d 	b.w	8007610 <_strtod_l>
 80081f6:	bf00      	nop
 80081f8:	20000070 	.word	0x20000070

080081fc <_strtol_l.constprop.0>:
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008202:	d001      	beq.n	8008208 <_strtol_l.constprop.0+0xc>
 8008204:	2b24      	cmp	r3, #36	; 0x24
 8008206:	d906      	bls.n	8008216 <_strtol_l.constprop.0+0x1a>
 8008208:	f7fd fe30 	bl	8005e6c <__errno>
 800820c:	2316      	movs	r3, #22
 800820e:	6003      	str	r3, [r0, #0]
 8008210:	2000      	movs	r0, #0
 8008212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008216:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80082fc <_strtol_l.constprop.0+0x100>
 800821a:	460d      	mov	r5, r1
 800821c:	462e      	mov	r6, r5
 800821e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008222:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8008226:	f017 0708 	ands.w	r7, r7, #8
 800822a:	d1f7      	bne.n	800821c <_strtol_l.constprop.0+0x20>
 800822c:	2c2d      	cmp	r4, #45	; 0x2d
 800822e:	d132      	bne.n	8008296 <_strtol_l.constprop.0+0x9a>
 8008230:	782c      	ldrb	r4, [r5, #0]
 8008232:	2701      	movs	r7, #1
 8008234:	1cb5      	adds	r5, r6, #2
 8008236:	2b00      	cmp	r3, #0
 8008238:	d05b      	beq.n	80082f2 <_strtol_l.constprop.0+0xf6>
 800823a:	2b10      	cmp	r3, #16
 800823c:	d109      	bne.n	8008252 <_strtol_l.constprop.0+0x56>
 800823e:	2c30      	cmp	r4, #48	; 0x30
 8008240:	d107      	bne.n	8008252 <_strtol_l.constprop.0+0x56>
 8008242:	782c      	ldrb	r4, [r5, #0]
 8008244:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008248:	2c58      	cmp	r4, #88	; 0x58
 800824a:	d14d      	bne.n	80082e8 <_strtol_l.constprop.0+0xec>
 800824c:	786c      	ldrb	r4, [r5, #1]
 800824e:	2310      	movs	r3, #16
 8008250:	3502      	adds	r5, #2
 8008252:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008256:	f108 38ff 	add.w	r8, r8, #4294967295
 800825a:	f04f 0e00 	mov.w	lr, #0
 800825e:	fbb8 f9f3 	udiv	r9, r8, r3
 8008262:	4676      	mov	r6, lr
 8008264:	fb03 8a19 	mls	sl, r3, r9, r8
 8008268:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800826c:	f1bc 0f09 	cmp.w	ip, #9
 8008270:	d816      	bhi.n	80082a0 <_strtol_l.constprop.0+0xa4>
 8008272:	4664      	mov	r4, ip
 8008274:	42a3      	cmp	r3, r4
 8008276:	dd24      	ble.n	80082c2 <_strtol_l.constprop.0+0xc6>
 8008278:	f1be 3fff 	cmp.w	lr, #4294967295
 800827c:	d008      	beq.n	8008290 <_strtol_l.constprop.0+0x94>
 800827e:	45b1      	cmp	r9, r6
 8008280:	d31c      	bcc.n	80082bc <_strtol_l.constprop.0+0xc0>
 8008282:	d101      	bne.n	8008288 <_strtol_l.constprop.0+0x8c>
 8008284:	45a2      	cmp	sl, r4
 8008286:	db19      	blt.n	80082bc <_strtol_l.constprop.0+0xc0>
 8008288:	fb06 4603 	mla	r6, r6, r3, r4
 800828c:	f04f 0e01 	mov.w	lr, #1
 8008290:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008294:	e7e8      	b.n	8008268 <_strtol_l.constprop.0+0x6c>
 8008296:	2c2b      	cmp	r4, #43	; 0x2b
 8008298:	bf04      	itt	eq
 800829a:	782c      	ldrbeq	r4, [r5, #0]
 800829c:	1cb5      	addeq	r5, r6, #2
 800829e:	e7ca      	b.n	8008236 <_strtol_l.constprop.0+0x3a>
 80082a0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80082a4:	f1bc 0f19 	cmp.w	ip, #25
 80082a8:	d801      	bhi.n	80082ae <_strtol_l.constprop.0+0xb2>
 80082aa:	3c37      	subs	r4, #55	; 0x37
 80082ac:	e7e2      	b.n	8008274 <_strtol_l.constprop.0+0x78>
 80082ae:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80082b2:	f1bc 0f19 	cmp.w	ip, #25
 80082b6:	d804      	bhi.n	80082c2 <_strtol_l.constprop.0+0xc6>
 80082b8:	3c57      	subs	r4, #87	; 0x57
 80082ba:	e7db      	b.n	8008274 <_strtol_l.constprop.0+0x78>
 80082bc:	f04f 3eff 	mov.w	lr, #4294967295
 80082c0:	e7e6      	b.n	8008290 <_strtol_l.constprop.0+0x94>
 80082c2:	f1be 3fff 	cmp.w	lr, #4294967295
 80082c6:	d105      	bne.n	80082d4 <_strtol_l.constprop.0+0xd8>
 80082c8:	2322      	movs	r3, #34	; 0x22
 80082ca:	6003      	str	r3, [r0, #0]
 80082cc:	4646      	mov	r6, r8
 80082ce:	b942      	cbnz	r2, 80082e2 <_strtol_l.constprop.0+0xe6>
 80082d0:	4630      	mov	r0, r6
 80082d2:	e79e      	b.n	8008212 <_strtol_l.constprop.0+0x16>
 80082d4:	b107      	cbz	r7, 80082d8 <_strtol_l.constprop.0+0xdc>
 80082d6:	4276      	negs	r6, r6
 80082d8:	2a00      	cmp	r2, #0
 80082da:	d0f9      	beq.n	80082d0 <_strtol_l.constprop.0+0xd4>
 80082dc:	f1be 0f00 	cmp.w	lr, #0
 80082e0:	d000      	beq.n	80082e4 <_strtol_l.constprop.0+0xe8>
 80082e2:	1e69      	subs	r1, r5, #1
 80082e4:	6011      	str	r1, [r2, #0]
 80082e6:	e7f3      	b.n	80082d0 <_strtol_l.constprop.0+0xd4>
 80082e8:	2430      	movs	r4, #48	; 0x30
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1b1      	bne.n	8008252 <_strtol_l.constprop.0+0x56>
 80082ee:	2308      	movs	r3, #8
 80082f0:	e7af      	b.n	8008252 <_strtol_l.constprop.0+0x56>
 80082f2:	2c30      	cmp	r4, #48	; 0x30
 80082f4:	d0a5      	beq.n	8008242 <_strtol_l.constprop.0+0x46>
 80082f6:	230a      	movs	r3, #10
 80082f8:	e7ab      	b.n	8008252 <_strtol_l.constprop.0+0x56>
 80082fa:	bf00      	nop
 80082fc:	080097c1 	.word	0x080097c1

08008300 <_strtol_r>:
 8008300:	f7ff bf7c 	b.w	80081fc <_strtol_l.constprop.0>

08008304 <__ssputs_r>:
 8008304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008308:	688e      	ldr	r6, [r1, #8]
 800830a:	461f      	mov	r7, r3
 800830c:	42be      	cmp	r6, r7
 800830e:	680b      	ldr	r3, [r1, #0]
 8008310:	4682      	mov	sl, r0
 8008312:	460c      	mov	r4, r1
 8008314:	4690      	mov	r8, r2
 8008316:	d82c      	bhi.n	8008372 <__ssputs_r+0x6e>
 8008318:	898a      	ldrh	r2, [r1, #12]
 800831a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800831e:	d026      	beq.n	800836e <__ssputs_r+0x6a>
 8008320:	6965      	ldr	r5, [r4, #20]
 8008322:	6909      	ldr	r1, [r1, #16]
 8008324:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008328:	eba3 0901 	sub.w	r9, r3, r1
 800832c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008330:	1c7b      	adds	r3, r7, #1
 8008332:	444b      	add	r3, r9
 8008334:	106d      	asrs	r5, r5, #1
 8008336:	429d      	cmp	r5, r3
 8008338:	bf38      	it	cc
 800833a:	461d      	movcc	r5, r3
 800833c:	0553      	lsls	r3, r2, #21
 800833e:	d527      	bpl.n	8008390 <__ssputs_r+0x8c>
 8008340:	4629      	mov	r1, r5
 8008342:	f7fc fcf7 	bl	8004d34 <_malloc_r>
 8008346:	4606      	mov	r6, r0
 8008348:	b360      	cbz	r0, 80083a4 <__ssputs_r+0xa0>
 800834a:	6921      	ldr	r1, [r4, #16]
 800834c:	464a      	mov	r2, r9
 800834e:	f7fd fdba 	bl	8005ec6 <memcpy>
 8008352:	89a3      	ldrh	r3, [r4, #12]
 8008354:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800835c:	81a3      	strh	r3, [r4, #12]
 800835e:	6126      	str	r6, [r4, #16]
 8008360:	6165      	str	r5, [r4, #20]
 8008362:	444e      	add	r6, r9
 8008364:	eba5 0509 	sub.w	r5, r5, r9
 8008368:	6026      	str	r6, [r4, #0]
 800836a:	60a5      	str	r5, [r4, #8]
 800836c:	463e      	mov	r6, r7
 800836e:	42be      	cmp	r6, r7
 8008370:	d900      	bls.n	8008374 <__ssputs_r+0x70>
 8008372:	463e      	mov	r6, r7
 8008374:	6820      	ldr	r0, [r4, #0]
 8008376:	4632      	mov	r2, r6
 8008378:	4641      	mov	r1, r8
 800837a:	f000 fba3 	bl	8008ac4 <memmove>
 800837e:	68a3      	ldr	r3, [r4, #8]
 8008380:	1b9b      	subs	r3, r3, r6
 8008382:	60a3      	str	r3, [r4, #8]
 8008384:	6823      	ldr	r3, [r4, #0]
 8008386:	4433      	add	r3, r6
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	2000      	movs	r0, #0
 800838c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008390:	462a      	mov	r2, r5
 8008392:	f000 ff6a 	bl	800926a <_realloc_r>
 8008396:	4606      	mov	r6, r0
 8008398:	2800      	cmp	r0, #0
 800839a:	d1e0      	bne.n	800835e <__ssputs_r+0x5a>
 800839c:	6921      	ldr	r1, [r4, #16]
 800839e:	4650      	mov	r0, sl
 80083a0:	f7fe fc20 	bl	8006be4 <_free_r>
 80083a4:	230c      	movs	r3, #12
 80083a6:	f8ca 3000 	str.w	r3, [sl]
 80083aa:	89a3      	ldrh	r3, [r4, #12]
 80083ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083b0:	81a3      	strh	r3, [r4, #12]
 80083b2:	f04f 30ff 	mov.w	r0, #4294967295
 80083b6:	e7e9      	b.n	800838c <__ssputs_r+0x88>

080083b8 <_svfiprintf_r>:
 80083b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083bc:	4698      	mov	r8, r3
 80083be:	898b      	ldrh	r3, [r1, #12]
 80083c0:	061b      	lsls	r3, r3, #24
 80083c2:	b09d      	sub	sp, #116	; 0x74
 80083c4:	4607      	mov	r7, r0
 80083c6:	460d      	mov	r5, r1
 80083c8:	4614      	mov	r4, r2
 80083ca:	d50e      	bpl.n	80083ea <_svfiprintf_r+0x32>
 80083cc:	690b      	ldr	r3, [r1, #16]
 80083ce:	b963      	cbnz	r3, 80083ea <_svfiprintf_r+0x32>
 80083d0:	2140      	movs	r1, #64	; 0x40
 80083d2:	f7fc fcaf 	bl	8004d34 <_malloc_r>
 80083d6:	6028      	str	r0, [r5, #0]
 80083d8:	6128      	str	r0, [r5, #16]
 80083da:	b920      	cbnz	r0, 80083e6 <_svfiprintf_r+0x2e>
 80083dc:	230c      	movs	r3, #12
 80083de:	603b      	str	r3, [r7, #0]
 80083e0:	f04f 30ff 	mov.w	r0, #4294967295
 80083e4:	e0d0      	b.n	8008588 <_svfiprintf_r+0x1d0>
 80083e6:	2340      	movs	r3, #64	; 0x40
 80083e8:	616b      	str	r3, [r5, #20]
 80083ea:	2300      	movs	r3, #0
 80083ec:	9309      	str	r3, [sp, #36]	; 0x24
 80083ee:	2320      	movs	r3, #32
 80083f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80083f8:	2330      	movs	r3, #48	; 0x30
 80083fa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80085a0 <_svfiprintf_r+0x1e8>
 80083fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008402:	f04f 0901 	mov.w	r9, #1
 8008406:	4623      	mov	r3, r4
 8008408:	469a      	mov	sl, r3
 800840a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800840e:	b10a      	cbz	r2, 8008414 <_svfiprintf_r+0x5c>
 8008410:	2a25      	cmp	r2, #37	; 0x25
 8008412:	d1f9      	bne.n	8008408 <_svfiprintf_r+0x50>
 8008414:	ebba 0b04 	subs.w	fp, sl, r4
 8008418:	d00b      	beq.n	8008432 <_svfiprintf_r+0x7a>
 800841a:	465b      	mov	r3, fp
 800841c:	4622      	mov	r2, r4
 800841e:	4629      	mov	r1, r5
 8008420:	4638      	mov	r0, r7
 8008422:	f7ff ff6f 	bl	8008304 <__ssputs_r>
 8008426:	3001      	adds	r0, #1
 8008428:	f000 80a9 	beq.w	800857e <_svfiprintf_r+0x1c6>
 800842c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800842e:	445a      	add	r2, fp
 8008430:	9209      	str	r2, [sp, #36]	; 0x24
 8008432:	f89a 3000 	ldrb.w	r3, [sl]
 8008436:	2b00      	cmp	r3, #0
 8008438:	f000 80a1 	beq.w	800857e <_svfiprintf_r+0x1c6>
 800843c:	2300      	movs	r3, #0
 800843e:	f04f 32ff 	mov.w	r2, #4294967295
 8008442:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008446:	f10a 0a01 	add.w	sl, sl, #1
 800844a:	9304      	str	r3, [sp, #16]
 800844c:	9307      	str	r3, [sp, #28]
 800844e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008452:	931a      	str	r3, [sp, #104]	; 0x68
 8008454:	4654      	mov	r4, sl
 8008456:	2205      	movs	r2, #5
 8008458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800845c:	4850      	ldr	r0, [pc, #320]	; (80085a0 <_svfiprintf_r+0x1e8>)
 800845e:	f7f7 feb7 	bl	80001d0 <memchr>
 8008462:	9a04      	ldr	r2, [sp, #16]
 8008464:	b9d8      	cbnz	r0, 800849e <_svfiprintf_r+0xe6>
 8008466:	06d0      	lsls	r0, r2, #27
 8008468:	bf44      	itt	mi
 800846a:	2320      	movmi	r3, #32
 800846c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008470:	0711      	lsls	r1, r2, #28
 8008472:	bf44      	itt	mi
 8008474:	232b      	movmi	r3, #43	; 0x2b
 8008476:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800847a:	f89a 3000 	ldrb.w	r3, [sl]
 800847e:	2b2a      	cmp	r3, #42	; 0x2a
 8008480:	d015      	beq.n	80084ae <_svfiprintf_r+0xf6>
 8008482:	9a07      	ldr	r2, [sp, #28]
 8008484:	4654      	mov	r4, sl
 8008486:	2000      	movs	r0, #0
 8008488:	f04f 0c0a 	mov.w	ip, #10
 800848c:	4621      	mov	r1, r4
 800848e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008492:	3b30      	subs	r3, #48	; 0x30
 8008494:	2b09      	cmp	r3, #9
 8008496:	d94d      	bls.n	8008534 <_svfiprintf_r+0x17c>
 8008498:	b1b0      	cbz	r0, 80084c8 <_svfiprintf_r+0x110>
 800849a:	9207      	str	r2, [sp, #28]
 800849c:	e014      	b.n	80084c8 <_svfiprintf_r+0x110>
 800849e:	eba0 0308 	sub.w	r3, r0, r8
 80084a2:	fa09 f303 	lsl.w	r3, r9, r3
 80084a6:	4313      	orrs	r3, r2
 80084a8:	9304      	str	r3, [sp, #16]
 80084aa:	46a2      	mov	sl, r4
 80084ac:	e7d2      	b.n	8008454 <_svfiprintf_r+0x9c>
 80084ae:	9b03      	ldr	r3, [sp, #12]
 80084b0:	1d19      	adds	r1, r3, #4
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	9103      	str	r1, [sp, #12]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	bfbb      	ittet	lt
 80084ba:	425b      	neglt	r3, r3
 80084bc:	f042 0202 	orrlt.w	r2, r2, #2
 80084c0:	9307      	strge	r3, [sp, #28]
 80084c2:	9307      	strlt	r3, [sp, #28]
 80084c4:	bfb8      	it	lt
 80084c6:	9204      	strlt	r2, [sp, #16]
 80084c8:	7823      	ldrb	r3, [r4, #0]
 80084ca:	2b2e      	cmp	r3, #46	; 0x2e
 80084cc:	d10c      	bne.n	80084e8 <_svfiprintf_r+0x130>
 80084ce:	7863      	ldrb	r3, [r4, #1]
 80084d0:	2b2a      	cmp	r3, #42	; 0x2a
 80084d2:	d134      	bne.n	800853e <_svfiprintf_r+0x186>
 80084d4:	9b03      	ldr	r3, [sp, #12]
 80084d6:	1d1a      	adds	r2, r3, #4
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	9203      	str	r2, [sp, #12]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	bfb8      	it	lt
 80084e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80084e4:	3402      	adds	r4, #2
 80084e6:	9305      	str	r3, [sp, #20]
 80084e8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80085b0 <_svfiprintf_r+0x1f8>
 80084ec:	7821      	ldrb	r1, [r4, #0]
 80084ee:	2203      	movs	r2, #3
 80084f0:	4650      	mov	r0, sl
 80084f2:	f7f7 fe6d 	bl	80001d0 <memchr>
 80084f6:	b138      	cbz	r0, 8008508 <_svfiprintf_r+0x150>
 80084f8:	9b04      	ldr	r3, [sp, #16]
 80084fa:	eba0 000a 	sub.w	r0, r0, sl
 80084fe:	2240      	movs	r2, #64	; 0x40
 8008500:	4082      	lsls	r2, r0
 8008502:	4313      	orrs	r3, r2
 8008504:	3401      	adds	r4, #1
 8008506:	9304      	str	r3, [sp, #16]
 8008508:	f814 1b01 	ldrb.w	r1, [r4], #1
 800850c:	4825      	ldr	r0, [pc, #148]	; (80085a4 <_svfiprintf_r+0x1ec>)
 800850e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008512:	2206      	movs	r2, #6
 8008514:	f7f7 fe5c 	bl	80001d0 <memchr>
 8008518:	2800      	cmp	r0, #0
 800851a:	d038      	beq.n	800858e <_svfiprintf_r+0x1d6>
 800851c:	4b22      	ldr	r3, [pc, #136]	; (80085a8 <_svfiprintf_r+0x1f0>)
 800851e:	bb1b      	cbnz	r3, 8008568 <_svfiprintf_r+0x1b0>
 8008520:	9b03      	ldr	r3, [sp, #12]
 8008522:	3307      	adds	r3, #7
 8008524:	f023 0307 	bic.w	r3, r3, #7
 8008528:	3308      	adds	r3, #8
 800852a:	9303      	str	r3, [sp, #12]
 800852c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800852e:	4433      	add	r3, r6
 8008530:	9309      	str	r3, [sp, #36]	; 0x24
 8008532:	e768      	b.n	8008406 <_svfiprintf_r+0x4e>
 8008534:	fb0c 3202 	mla	r2, ip, r2, r3
 8008538:	460c      	mov	r4, r1
 800853a:	2001      	movs	r0, #1
 800853c:	e7a6      	b.n	800848c <_svfiprintf_r+0xd4>
 800853e:	2300      	movs	r3, #0
 8008540:	3401      	adds	r4, #1
 8008542:	9305      	str	r3, [sp, #20]
 8008544:	4619      	mov	r1, r3
 8008546:	f04f 0c0a 	mov.w	ip, #10
 800854a:	4620      	mov	r0, r4
 800854c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008550:	3a30      	subs	r2, #48	; 0x30
 8008552:	2a09      	cmp	r2, #9
 8008554:	d903      	bls.n	800855e <_svfiprintf_r+0x1a6>
 8008556:	2b00      	cmp	r3, #0
 8008558:	d0c6      	beq.n	80084e8 <_svfiprintf_r+0x130>
 800855a:	9105      	str	r1, [sp, #20]
 800855c:	e7c4      	b.n	80084e8 <_svfiprintf_r+0x130>
 800855e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008562:	4604      	mov	r4, r0
 8008564:	2301      	movs	r3, #1
 8008566:	e7f0      	b.n	800854a <_svfiprintf_r+0x192>
 8008568:	ab03      	add	r3, sp, #12
 800856a:	9300      	str	r3, [sp, #0]
 800856c:	462a      	mov	r2, r5
 800856e:	4b0f      	ldr	r3, [pc, #60]	; (80085ac <_svfiprintf_r+0x1f4>)
 8008570:	a904      	add	r1, sp, #16
 8008572:	4638      	mov	r0, r7
 8008574:	f7fc fd0a 	bl	8004f8c <_printf_float>
 8008578:	1c42      	adds	r2, r0, #1
 800857a:	4606      	mov	r6, r0
 800857c:	d1d6      	bne.n	800852c <_svfiprintf_r+0x174>
 800857e:	89ab      	ldrh	r3, [r5, #12]
 8008580:	065b      	lsls	r3, r3, #25
 8008582:	f53f af2d 	bmi.w	80083e0 <_svfiprintf_r+0x28>
 8008586:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008588:	b01d      	add	sp, #116	; 0x74
 800858a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800858e:	ab03      	add	r3, sp, #12
 8008590:	9300      	str	r3, [sp, #0]
 8008592:	462a      	mov	r2, r5
 8008594:	4b05      	ldr	r3, [pc, #20]	; (80085ac <_svfiprintf_r+0x1f4>)
 8008596:	a904      	add	r1, sp, #16
 8008598:	4638      	mov	r0, r7
 800859a:	f7fc ff9b 	bl	80054d4 <_printf_i>
 800859e:	e7eb      	b.n	8008578 <_svfiprintf_r+0x1c0>
 80085a0:	080098c1 	.word	0x080098c1
 80085a4:	080098cb 	.word	0x080098cb
 80085a8:	08004f8d 	.word	0x08004f8d
 80085ac:	08008305 	.word	0x08008305
 80085b0:	080098c7 	.word	0x080098c7

080085b4 <__sfputc_r>:
 80085b4:	6893      	ldr	r3, [r2, #8]
 80085b6:	3b01      	subs	r3, #1
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	b410      	push	{r4}
 80085bc:	6093      	str	r3, [r2, #8]
 80085be:	da08      	bge.n	80085d2 <__sfputc_r+0x1e>
 80085c0:	6994      	ldr	r4, [r2, #24]
 80085c2:	42a3      	cmp	r3, r4
 80085c4:	db01      	blt.n	80085ca <__sfputc_r+0x16>
 80085c6:	290a      	cmp	r1, #10
 80085c8:	d103      	bne.n	80085d2 <__sfputc_r+0x1e>
 80085ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085ce:	f000 b9e3 	b.w	8008998 <__swbuf_r>
 80085d2:	6813      	ldr	r3, [r2, #0]
 80085d4:	1c58      	adds	r0, r3, #1
 80085d6:	6010      	str	r0, [r2, #0]
 80085d8:	7019      	strb	r1, [r3, #0]
 80085da:	4608      	mov	r0, r1
 80085dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085e0:	4770      	bx	lr

080085e2 <__sfputs_r>:
 80085e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085e4:	4606      	mov	r6, r0
 80085e6:	460f      	mov	r7, r1
 80085e8:	4614      	mov	r4, r2
 80085ea:	18d5      	adds	r5, r2, r3
 80085ec:	42ac      	cmp	r4, r5
 80085ee:	d101      	bne.n	80085f4 <__sfputs_r+0x12>
 80085f0:	2000      	movs	r0, #0
 80085f2:	e007      	b.n	8008604 <__sfputs_r+0x22>
 80085f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085f8:	463a      	mov	r2, r7
 80085fa:	4630      	mov	r0, r6
 80085fc:	f7ff ffda 	bl	80085b4 <__sfputc_r>
 8008600:	1c43      	adds	r3, r0, #1
 8008602:	d1f3      	bne.n	80085ec <__sfputs_r+0xa>
 8008604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008608 <_vfiprintf_r>:
 8008608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800860c:	460d      	mov	r5, r1
 800860e:	b09d      	sub	sp, #116	; 0x74
 8008610:	4614      	mov	r4, r2
 8008612:	4698      	mov	r8, r3
 8008614:	4606      	mov	r6, r0
 8008616:	b118      	cbz	r0, 8008620 <_vfiprintf_r+0x18>
 8008618:	6a03      	ldr	r3, [r0, #32]
 800861a:	b90b      	cbnz	r3, 8008620 <_vfiprintf_r+0x18>
 800861c:	f7fd fb18 	bl	8005c50 <__sinit>
 8008620:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008622:	07d9      	lsls	r1, r3, #31
 8008624:	d405      	bmi.n	8008632 <_vfiprintf_r+0x2a>
 8008626:	89ab      	ldrh	r3, [r5, #12]
 8008628:	059a      	lsls	r2, r3, #22
 800862a:	d402      	bmi.n	8008632 <_vfiprintf_r+0x2a>
 800862c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800862e:	f7fd fc48 	bl	8005ec2 <__retarget_lock_acquire_recursive>
 8008632:	89ab      	ldrh	r3, [r5, #12]
 8008634:	071b      	lsls	r3, r3, #28
 8008636:	d501      	bpl.n	800863c <_vfiprintf_r+0x34>
 8008638:	692b      	ldr	r3, [r5, #16]
 800863a:	b99b      	cbnz	r3, 8008664 <_vfiprintf_r+0x5c>
 800863c:	4629      	mov	r1, r5
 800863e:	4630      	mov	r0, r6
 8008640:	f000 f9e8 	bl	8008a14 <__swsetup_r>
 8008644:	b170      	cbz	r0, 8008664 <_vfiprintf_r+0x5c>
 8008646:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008648:	07dc      	lsls	r4, r3, #31
 800864a:	d504      	bpl.n	8008656 <_vfiprintf_r+0x4e>
 800864c:	f04f 30ff 	mov.w	r0, #4294967295
 8008650:	b01d      	add	sp, #116	; 0x74
 8008652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008656:	89ab      	ldrh	r3, [r5, #12]
 8008658:	0598      	lsls	r0, r3, #22
 800865a:	d4f7      	bmi.n	800864c <_vfiprintf_r+0x44>
 800865c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800865e:	f7fd fc31 	bl	8005ec4 <__retarget_lock_release_recursive>
 8008662:	e7f3      	b.n	800864c <_vfiprintf_r+0x44>
 8008664:	2300      	movs	r3, #0
 8008666:	9309      	str	r3, [sp, #36]	; 0x24
 8008668:	2320      	movs	r3, #32
 800866a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800866e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008672:	2330      	movs	r3, #48	; 0x30
 8008674:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008828 <_vfiprintf_r+0x220>
 8008678:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800867c:	f04f 0901 	mov.w	r9, #1
 8008680:	4623      	mov	r3, r4
 8008682:	469a      	mov	sl, r3
 8008684:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008688:	b10a      	cbz	r2, 800868e <_vfiprintf_r+0x86>
 800868a:	2a25      	cmp	r2, #37	; 0x25
 800868c:	d1f9      	bne.n	8008682 <_vfiprintf_r+0x7a>
 800868e:	ebba 0b04 	subs.w	fp, sl, r4
 8008692:	d00b      	beq.n	80086ac <_vfiprintf_r+0xa4>
 8008694:	465b      	mov	r3, fp
 8008696:	4622      	mov	r2, r4
 8008698:	4629      	mov	r1, r5
 800869a:	4630      	mov	r0, r6
 800869c:	f7ff ffa1 	bl	80085e2 <__sfputs_r>
 80086a0:	3001      	adds	r0, #1
 80086a2:	f000 80a9 	beq.w	80087f8 <_vfiprintf_r+0x1f0>
 80086a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086a8:	445a      	add	r2, fp
 80086aa:	9209      	str	r2, [sp, #36]	; 0x24
 80086ac:	f89a 3000 	ldrb.w	r3, [sl]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f000 80a1 	beq.w	80087f8 <_vfiprintf_r+0x1f0>
 80086b6:	2300      	movs	r3, #0
 80086b8:	f04f 32ff 	mov.w	r2, #4294967295
 80086bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086c0:	f10a 0a01 	add.w	sl, sl, #1
 80086c4:	9304      	str	r3, [sp, #16]
 80086c6:	9307      	str	r3, [sp, #28]
 80086c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80086cc:	931a      	str	r3, [sp, #104]	; 0x68
 80086ce:	4654      	mov	r4, sl
 80086d0:	2205      	movs	r2, #5
 80086d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086d6:	4854      	ldr	r0, [pc, #336]	; (8008828 <_vfiprintf_r+0x220>)
 80086d8:	f7f7 fd7a 	bl	80001d0 <memchr>
 80086dc:	9a04      	ldr	r2, [sp, #16]
 80086de:	b9d8      	cbnz	r0, 8008718 <_vfiprintf_r+0x110>
 80086e0:	06d1      	lsls	r1, r2, #27
 80086e2:	bf44      	itt	mi
 80086e4:	2320      	movmi	r3, #32
 80086e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086ea:	0713      	lsls	r3, r2, #28
 80086ec:	bf44      	itt	mi
 80086ee:	232b      	movmi	r3, #43	; 0x2b
 80086f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086f4:	f89a 3000 	ldrb.w	r3, [sl]
 80086f8:	2b2a      	cmp	r3, #42	; 0x2a
 80086fa:	d015      	beq.n	8008728 <_vfiprintf_r+0x120>
 80086fc:	9a07      	ldr	r2, [sp, #28]
 80086fe:	4654      	mov	r4, sl
 8008700:	2000      	movs	r0, #0
 8008702:	f04f 0c0a 	mov.w	ip, #10
 8008706:	4621      	mov	r1, r4
 8008708:	f811 3b01 	ldrb.w	r3, [r1], #1
 800870c:	3b30      	subs	r3, #48	; 0x30
 800870e:	2b09      	cmp	r3, #9
 8008710:	d94d      	bls.n	80087ae <_vfiprintf_r+0x1a6>
 8008712:	b1b0      	cbz	r0, 8008742 <_vfiprintf_r+0x13a>
 8008714:	9207      	str	r2, [sp, #28]
 8008716:	e014      	b.n	8008742 <_vfiprintf_r+0x13a>
 8008718:	eba0 0308 	sub.w	r3, r0, r8
 800871c:	fa09 f303 	lsl.w	r3, r9, r3
 8008720:	4313      	orrs	r3, r2
 8008722:	9304      	str	r3, [sp, #16]
 8008724:	46a2      	mov	sl, r4
 8008726:	e7d2      	b.n	80086ce <_vfiprintf_r+0xc6>
 8008728:	9b03      	ldr	r3, [sp, #12]
 800872a:	1d19      	adds	r1, r3, #4
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	9103      	str	r1, [sp, #12]
 8008730:	2b00      	cmp	r3, #0
 8008732:	bfbb      	ittet	lt
 8008734:	425b      	neglt	r3, r3
 8008736:	f042 0202 	orrlt.w	r2, r2, #2
 800873a:	9307      	strge	r3, [sp, #28]
 800873c:	9307      	strlt	r3, [sp, #28]
 800873e:	bfb8      	it	lt
 8008740:	9204      	strlt	r2, [sp, #16]
 8008742:	7823      	ldrb	r3, [r4, #0]
 8008744:	2b2e      	cmp	r3, #46	; 0x2e
 8008746:	d10c      	bne.n	8008762 <_vfiprintf_r+0x15a>
 8008748:	7863      	ldrb	r3, [r4, #1]
 800874a:	2b2a      	cmp	r3, #42	; 0x2a
 800874c:	d134      	bne.n	80087b8 <_vfiprintf_r+0x1b0>
 800874e:	9b03      	ldr	r3, [sp, #12]
 8008750:	1d1a      	adds	r2, r3, #4
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	9203      	str	r2, [sp, #12]
 8008756:	2b00      	cmp	r3, #0
 8008758:	bfb8      	it	lt
 800875a:	f04f 33ff 	movlt.w	r3, #4294967295
 800875e:	3402      	adds	r4, #2
 8008760:	9305      	str	r3, [sp, #20]
 8008762:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008838 <_vfiprintf_r+0x230>
 8008766:	7821      	ldrb	r1, [r4, #0]
 8008768:	2203      	movs	r2, #3
 800876a:	4650      	mov	r0, sl
 800876c:	f7f7 fd30 	bl	80001d0 <memchr>
 8008770:	b138      	cbz	r0, 8008782 <_vfiprintf_r+0x17a>
 8008772:	9b04      	ldr	r3, [sp, #16]
 8008774:	eba0 000a 	sub.w	r0, r0, sl
 8008778:	2240      	movs	r2, #64	; 0x40
 800877a:	4082      	lsls	r2, r0
 800877c:	4313      	orrs	r3, r2
 800877e:	3401      	adds	r4, #1
 8008780:	9304      	str	r3, [sp, #16]
 8008782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008786:	4829      	ldr	r0, [pc, #164]	; (800882c <_vfiprintf_r+0x224>)
 8008788:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800878c:	2206      	movs	r2, #6
 800878e:	f7f7 fd1f 	bl	80001d0 <memchr>
 8008792:	2800      	cmp	r0, #0
 8008794:	d03f      	beq.n	8008816 <_vfiprintf_r+0x20e>
 8008796:	4b26      	ldr	r3, [pc, #152]	; (8008830 <_vfiprintf_r+0x228>)
 8008798:	bb1b      	cbnz	r3, 80087e2 <_vfiprintf_r+0x1da>
 800879a:	9b03      	ldr	r3, [sp, #12]
 800879c:	3307      	adds	r3, #7
 800879e:	f023 0307 	bic.w	r3, r3, #7
 80087a2:	3308      	adds	r3, #8
 80087a4:	9303      	str	r3, [sp, #12]
 80087a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087a8:	443b      	add	r3, r7
 80087aa:	9309      	str	r3, [sp, #36]	; 0x24
 80087ac:	e768      	b.n	8008680 <_vfiprintf_r+0x78>
 80087ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80087b2:	460c      	mov	r4, r1
 80087b4:	2001      	movs	r0, #1
 80087b6:	e7a6      	b.n	8008706 <_vfiprintf_r+0xfe>
 80087b8:	2300      	movs	r3, #0
 80087ba:	3401      	adds	r4, #1
 80087bc:	9305      	str	r3, [sp, #20]
 80087be:	4619      	mov	r1, r3
 80087c0:	f04f 0c0a 	mov.w	ip, #10
 80087c4:	4620      	mov	r0, r4
 80087c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087ca:	3a30      	subs	r2, #48	; 0x30
 80087cc:	2a09      	cmp	r2, #9
 80087ce:	d903      	bls.n	80087d8 <_vfiprintf_r+0x1d0>
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d0c6      	beq.n	8008762 <_vfiprintf_r+0x15a>
 80087d4:	9105      	str	r1, [sp, #20]
 80087d6:	e7c4      	b.n	8008762 <_vfiprintf_r+0x15a>
 80087d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80087dc:	4604      	mov	r4, r0
 80087de:	2301      	movs	r3, #1
 80087e0:	e7f0      	b.n	80087c4 <_vfiprintf_r+0x1bc>
 80087e2:	ab03      	add	r3, sp, #12
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	462a      	mov	r2, r5
 80087e8:	4b12      	ldr	r3, [pc, #72]	; (8008834 <_vfiprintf_r+0x22c>)
 80087ea:	a904      	add	r1, sp, #16
 80087ec:	4630      	mov	r0, r6
 80087ee:	f7fc fbcd 	bl	8004f8c <_printf_float>
 80087f2:	4607      	mov	r7, r0
 80087f4:	1c78      	adds	r0, r7, #1
 80087f6:	d1d6      	bne.n	80087a6 <_vfiprintf_r+0x19e>
 80087f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087fa:	07d9      	lsls	r1, r3, #31
 80087fc:	d405      	bmi.n	800880a <_vfiprintf_r+0x202>
 80087fe:	89ab      	ldrh	r3, [r5, #12]
 8008800:	059a      	lsls	r2, r3, #22
 8008802:	d402      	bmi.n	800880a <_vfiprintf_r+0x202>
 8008804:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008806:	f7fd fb5d 	bl	8005ec4 <__retarget_lock_release_recursive>
 800880a:	89ab      	ldrh	r3, [r5, #12]
 800880c:	065b      	lsls	r3, r3, #25
 800880e:	f53f af1d 	bmi.w	800864c <_vfiprintf_r+0x44>
 8008812:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008814:	e71c      	b.n	8008650 <_vfiprintf_r+0x48>
 8008816:	ab03      	add	r3, sp, #12
 8008818:	9300      	str	r3, [sp, #0]
 800881a:	462a      	mov	r2, r5
 800881c:	4b05      	ldr	r3, [pc, #20]	; (8008834 <_vfiprintf_r+0x22c>)
 800881e:	a904      	add	r1, sp, #16
 8008820:	4630      	mov	r0, r6
 8008822:	f7fc fe57 	bl	80054d4 <_printf_i>
 8008826:	e7e4      	b.n	80087f2 <_vfiprintf_r+0x1ea>
 8008828:	080098c1 	.word	0x080098c1
 800882c:	080098cb 	.word	0x080098cb
 8008830:	08004f8d 	.word	0x08004f8d
 8008834:	080085e3 	.word	0x080085e3
 8008838:	080098c7 	.word	0x080098c7

0800883c <__sflush_r>:
 800883c:	898a      	ldrh	r2, [r1, #12]
 800883e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008842:	4605      	mov	r5, r0
 8008844:	0710      	lsls	r0, r2, #28
 8008846:	460c      	mov	r4, r1
 8008848:	d458      	bmi.n	80088fc <__sflush_r+0xc0>
 800884a:	684b      	ldr	r3, [r1, #4]
 800884c:	2b00      	cmp	r3, #0
 800884e:	dc05      	bgt.n	800885c <__sflush_r+0x20>
 8008850:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008852:	2b00      	cmp	r3, #0
 8008854:	dc02      	bgt.n	800885c <__sflush_r+0x20>
 8008856:	2000      	movs	r0, #0
 8008858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800885c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800885e:	2e00      	cmp	r6, #0
 8008860:	d0f9      	beq.n	8008856 <__sflush_r+0x1a>
 8008862:	2300      	movs	r3, #0
 8008864:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008868:	682f      	ldr	r7, [r5, #0]
 800886a:	6a21      	ldr	r1, [r4, #32]
 800886c:	602b      	str	r3, [r5, #0]
 800886e:	d032      	beq.n	80088d6 <__sflush_r+0x9a>
 8008870:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008872:	89a3      	ldrh	r3, [r4, #12]
 8008874:	075a      	lsls	r2, r3, #29
 8008876:	d505      	bpl.n	8008884 <__sflush_r+0x48>
 8008878:	6863      	ldr	r3, [r4, #4]
 800887a:	1ac0      	subs	r0, r0, r3
 800887c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800887e:	b10b      	cbz	r3, 8008884 <__sflush_r+0x48>
 8008880:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008882:	1ac0      	subs	r0, r0, r3
 8008884:	2300      	movs	r3, #0
 8008886:	4602      	mov	r2, r0
 8008888:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800888a:	6a21      	ldr	r1, [r4, #32]
 800888c:	4628      	mov	r0, r5
 800888e:	47b0      	blx	r6
 8008890:	1c43      	adds	r3, r0, #1
 8008892:	89a3      	ldrh	r3, [r4, #12]
 8008894:	d106      	bne.n	80088a4 <__sflush_r+0x68>
 8008896:	6829      	ldr	r1, [r5, #0]
 8008898:	291d      	cmp	r1, #29
 800889a:	d82b      	bhi.n	80088f4 <__sflush_r+0xb8>
 800889c:	4a29      	ldr	r2, [pc, #164]	; (8008944 <__sflush_r+0x108>)
 800889e:	410a      	asrs	r2, r1
 80088a0:	07d6      	lsls	r6, r2, #31
 80088a2:	d427      	bmi.n	80088f4 <__sflush_r+0xb8>
 80088a4:	2200      	movs	r2, #0
 80088a6:	6062      	str	r2, [r4, #4]
 80088a8:	04d9      	lsls	r1, r3, #19
 80088aa:	6922      	ldr	r2, [r4, #16]
 80088ac:	6022      	str	r2, [r4, #0]
 80088ae:	d504      	bpl.n	80088ba <__sflush_r+0x7e>
 80088b0:	1c42      	adds	r2, r0, #1
 80088b2:	d101      	bne.n	80088b8 <__sflush_r+0x7c>
 80088b4:	682b      	ldr	r3, [r5, #0]
 80088b6:	b903      	cbnz	r3, 80088ba <__sflush_r+0x7e>
 80088b8:	6560      	str	r0, [r4, #84]	; 0x54
 80088ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088bc:	602f      	str	r7, [r5, #0]
 80088be:	2900      	cmp	r1, #0
 80088c0:	d0c9      	beq.n	8008856 <__sflush_r+0x1a>
 80088c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088c6:	4299      	cmp	r1, r3
 80088c8:	d002      	beq.n	80088d0 <__sflush_r+0x94>
 80088ca:	4628      	mov	r0, r5
 80088cc:	f7fe f98a 	bl	8006be4 <_free_r>
 80088d0:	2000      	movs	r0, #0
 80088d2:	6360      	str	r0, [r4, #52]	; 0x34
 80088d4:	e7c0      	b.n	8008858 <__sflush_r+0x1c>
 80088d6:	2301      	movs	r3, #1
 80088d8:	4628      	mov	r0, r5
 80088da:	47b0      	blx	r6
 80088dc:	1c41      	adds	r1, r0, #1
 80088de:	d1c8      	bne.n	8008872 <__sflush_r+0x36>
 80088e0:	682b      	ldr	r3, [r5, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d0c5      	beq.n	8008872 <__sflush_r+0x36>
 80088e6:	2b1d      	cmp	r3, #29
 80088e8:	d001      	beq.n	80088ee <__sflush_r+0xb2>
 80088ea:	2b16      	cmp	r3, #22
 80088ec:	d101      	bne.n	80088f2 <__sflush_r+0xb6>
 80088ee:	602f      	str	r7, [r5, #0]
 80088f0:	e7b1      	b.n	8008856 <__sflush_r+0x1a>
 80088f2:	89a3      	ldrh	r3, [r4, #12]
 80088f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088f8:	81a3      	strh	r3, [r4, #12]
 80088fa:	e7ad      	b.n	8008858 <__sflush_r+0x1c>
 80088fc:	690f      	ldr	r7, [r1, #16]
 80088fe:	2f00      	cmp	r7, #0
 8008900:	d0a9      	beq.n	8008856 <__sflush_r+0x1a>
 8008902:	0793      	lsls	r3, r2, #30
 8008904:	680e      	ldr	r6, [r1, #0]
 8008906:	bf08      	it	eq
 8008908:	694b      	ldreq	r3, [r1, #20]
 800890a:	600f      	str	r7, [r1, #0]
 800890c:	bf18      	it	ne
 800890e:	2300      	movne	r3, #0
 8008910:	eba6 0807 	sub.w	r8, r6, r7
 8008914:	608b      	str	r3, [r1, #8]
 8008916:	f1b8 0f00 	cmp.w	r8, #0
 800891a:	dd9c      	ble.n	8008856 <__sflush_r+0x1a>
 800891c:	6a21      	ldr	r1, [r4, #32]
 800891e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008920:	4643      	mov	r3, r8
 8008922:	463a      	mov	r2, r7
 8008924:	4628      	mov	r0, r5
 8008926:	47b0      	blx	r6
 8008928:	2800      	cmp	r0, #0
 800892a:	dc06      	bgt.n	800893a <__sflush_r+0xfe>
 800892c:	89a3      	ldrh	r3, [r4, #12]
 800892e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008932:	81a3      	strh	r3, [r4, #12]
 8008934:	f04f 30ff 	mov.w	r0, #4294967295
 8008938:	e78e      	b.n	8008858 <__sflush_r+0x1c>
 800893a:	4407      	add	r7, r0
 800893c:	eba8 0800 	sub.w	r8, r8, r0
 8008940:	e7e9      	b.n	8008916 <__sflush_r+0xda>
 8008942:	bf00      	nop
 8008944:	dfbffffe 	.word	0xdfbffffe

08008948 <_fflush_r>:
 8008948:	b538      	push	{r3, r4, r5, lr}
 800894a:	690b      	ldr	r3, [r1, #16]
 800894c:	4605      	mov	r5, r0
 800894e:	460c      	mov	r4, r1
 8008950:	b913      	cbnz	r3, 8008958 <_fflush_r+0x10>
 8008952:	2500      	movs	r5, #0
 8008954:	4628      	mov	r0, r5
 8008956:	bd38      	pop	{r3, r4, r5, pc}
 8008958:	b118      	cbz	r0, 8008962 <_fflush_r+0x1a>
 800895a:	6a03      	ldr	r3, [r0, #32]
 800895c:	b90b      	cbnz	r3, 8008962 <_fflush_r+0x1a>
 800895e:	f7fd f977 	bl	8005c50 <__sinit>
 8008962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d0f3      	beq.n	8008952 <_fflush_r+0xa>
 800896a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800896c:	07d0      	lsls	r0, r2, #31
 800896e:	d404      	bmi.n	800897a <_fflush_r+0x32>
 8008970:	0599      	lsls	r1, r3, #22
 8008972:	d402      	bmi.n	800897a <_fflush_r+0x32>
 8008974:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008976:	f7fd faa4 	bl	8005ec2 <__retarget_lock_acquire_recursive>
 800897a:	4628      	mov	r0, r5
 800897c:	4621      	mov	r1, r4
 800897e:	f7ff ff5d 	bl	800883c <__sflush_r>
 8008982:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008984:	07da      	lsls	r2, r3, #31
 8008986:	4605      	mov	r5, r0
 8008988:	d4e4      	bmi.n	8008954 <_fflush_r+0xc>
 800898a:	89a3      	ldrh	r3, [r4, #12]
 800898c:	059b      	lsls	r3, r3, #22
 800898e:	d4e1      	bmi.n	8008954 <_fflush_r+0xc>
 8008990:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008992:	f7fd fa97 	bl	8005ec4 <__retarget_lock_release_recursive>
 8008996:	e7dd      	b.n	8008954 <_fflush_r+0xc>

08008998 <__swbuf_r>:
 8008998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800899a:	460e      	mov	r6, r1
 800899c:	4614      	mov	r4, r2
 800899e:	4605      	mov	r5, r0
 80089a0:	b118      	cbz	r0, 80089aa <__swbuf_r+0x12>
 80089a2:	6a03      	ldr	r3, [r0, #32]
 80089a4:	b90b      	cbnz	r3, 80089aa <__swbuf_r+0x12>
 80089a6:	f7fd f953 	bl	8005c50 <__sinit>
 80089aa:	69a3      	ldr	r3, [r4, #24]
 80089ac:	60a3      	str	r3, [r4, #8]
 80089ae:	89a3      	ldrh	r3, [r4, #12]
 80089b0:	071a      	lsls	r2, r3, #28
 80089b2:	d525      	bpl.n	8008a00 <__swbuf_r+0x68>
 80089b4:	6923      	ldr	r3, [r4, #16]
 80089b6:	b31b      	cbz	r3, 8008a00 <__swbuf_r+0x68>
 80089b8:	6823      	ldr	r3, [r4, #0]
 80089ba:	6922      	ldr	r2, [r4, #16]
 80089bc:	1a98      	subs	r0, r3, r2
 80089be:	6963      	ldr	r3, [r4, #20]
 80089c0:	b2f6      	uxtb	r6, r6
 80089c2:	4283      	cmp	r3, r0
 80089c4:	4637      	mov	r7, r6
 80089c6:	dc04      	bgt.n	80089d2 <__swbuf_r+0x3a>
 80089c8:	4621      	mov	r1, r4
 80089ca:	4628      	mov	r0, r5
 80089cc:	f7ff ffbc 	bl	8008948 <_fflush_r>
 80089d0:	b9e0      	cbnz	r0, 8008a0c <__swbuf_r+0x74>
 80089d2:	68a3      	ldr	r3, [r4, #8]
 80089d4:	3b01      	subs	r3, #1
 80089d6:	60a3      	str	r3, [r4, #8]
 80089d8:	6823      	ldr	r3, [r4, #0]
 80089da:	1c5a      	adds	r2, r3, #1
 80089dc:	6022      	str	r2, [r4, #0]
 80089de:	701e      	strb	r6, [r3, #0]
 80089e0:	6962      	ldr	r2, [r4, #20]
 80089e2:	1c43      	adds	r3, r0, #1
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d004      	beq.n	80089f2 <__swbuf_r+0x5a>
 80089e8:	89a3      	ldrh	r3, [r4, #12]
 80089ea:	07db      	lsls	r3, r3, #31
 80089ec:	d506      	bpl.n	80089fc <__swbuf_r+0x64>
 80089ee:	2e0a      	cmp	r6, #10
 80089f0:	d104      	bne.n	80089fc <__swbuf_r+0x64>
 80089f2:	4621      	mov	r1, r4
 80089f4:	4628      	mov	r0, r5
 80089f6:	f7ff ffa7 	bl	8008948 <_fflush_r>
 80089fa:	b938      	cbnz	r0, 8008a0c <__swbuf_r+0x74>
 80089fc:	4638      	mov	r0, r7
 80089fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a00:	4621      	mov	r1, r4
 8008a02:	4628      	mov	r0, r5
 8008a04:	f000 f806 	bl	8008a14 <__swsetup_r>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	d0d5      	beq.n	80089b8 <__swbuf_r+0x20>
 8008a0c:	f04f 37ff 	mov.w	r7, #4294967295
 8008a10:	e7f4      	b.n	80089fc <__swbuf_r+0x64>
	...

08008a14 <__swsetup_r>:
 8008a14:	b538      	push	{r3, r4, r5, lr}
 8008a16:	4b2a      	ldr	r3, [pc, #168]	; (8008ac0 <__swsetup_r+0xac>)
 8008a18:	4605      	mov	r5, r0
 8008a1a:	6818      	ldr	r0, [r3, #0]
 8008a1c:	460c      	mov	r4, r1
 8008a1e:	b118      	cbz	r0, 8008a28 <__swsetup_r+0x14>
 8008a20:	6a03      	ldr	r3, [r0, #32]
 8008a22:	b90b      	cbnz	r3, 8008a28 <__swsetup_r+0x14>
 8008a24:	f7fd f914 	bl	8005c50 <__sinit>
 8008a28:	89a3      	ldrh	r3, [r4, #12]
 8008a2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a2e:	0718      	lsls	r0, r3, #28
 8008a30:	d422      	bmi.n	8008a78 <__swsetup_r+0x64>
 8008a32:	06d9      	lsls	r1, r3, #27
 8008a34:	d407      	bmi.n	8008a46 <__swsetup_r+0x32>
 8008a36:	2309      	movs	r3, #9
 8008a38:	602b      	str	r3, [r5, #0]
 8008a3a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a3e:	81a3      	strh	r3, [r4, #12]
 8008a40:	f04f 30ff 	mov.w	r0, #4294967295
 8008a44:	e034      	b.n	8008ab0 <__swsetup_r+0x9c>
 8008a46:	0758      	lsls	r0, r3, #29
 8008a48:	d512      	bpl.n	8008a70 <__swsetup_r+0x5c>
 8008a4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a4c:	b141      	cbz	r1, 8008a60 <__swsetup_r+0x4c>
 8008a4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a52:	4299      	cmp	r1, r3
 8008a54:	d002      	beq.n	8008a5c <__swsetup_r+0x48>
 8008a56:	4628      	mov	r0, r5
 8008a58:	f7fe f8c4 	bl	8006be4 <_free_r>
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	6363      	str	r3, [r4, #52]	; 0x34
 8008a60:	89a3      	ldrh	r3, [r4, #12]
 8008a62:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a66:	81a3      	strh	r3, [r4, #12]
 8008a68:	2300      	movs	r3, #0
 8008a6a:	6063      	str	r3, [r4, #4]
 8008a6c:	6923      	ldr	r3, [r4, #16]
 8008a6e:	6023      	str	r3, [r4, #0]
 8008a70:	89a3      	ldrh	r3, [r4, #12]
 8008a72:	f043 0308 	orr.w	r3, r3, #8
 8008a76:	81a3      	strh	r3, [r4, #12]
 8008a78:	6923      	ldr	r3, [r4, #16]
 8008a7a:	b94b      	cbnz	r3, 8008a90 <__swsetup_r+0x7c>
 8008a7c:	89a3      	ldrh	r3, [r4, #12]
 8008a7e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a86:	d003      	beq.n	8008a90 <__swsetup_r+0x7c>
 8008a88:	4621      	mov	r1, r4
 8008a8a:	4628      	mov	r0, r5
 8008a8c:	f000 fc62 	bl	8009354 <__smakebuf_r>
 8008a90:	89a0      	ldrh	r0, [r4, #12]
 8008a92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a96:	f010 0301 	ands.w	r3, r0, #1
 8008a9a:	d00a      	beq.n	8008ab2 <__swsetup_r+0x9e>
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	60a3      	str	r3, [r4, #8]
 8008aa0:	6963      	ldr	r3, [r4, #20]
 8008aa2:	425b      	negs	r3, r3
 8008aa4:	61a3      	str	r3, [r4, #24]
 8008aa6:	6923      	ldr	r3, [r4, #16]
 8008aa8:	b943      	cbnz	r3, 8008abc <__swsetup_r+0xa8>
 8008aaa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008aae:	d1c4      	bne.n	8008a3a <__swsetup_r+0x26>
 8008ab0:	bd38      	pop	{r3, r4, r5, pc}
 8008ab2:	0781      	lsls	r1, r0, #30
 8008ab4:	bf58      	it	pl
 8008ab6:	6963      	ldrpl	r3, [r4, #20]
 8008ab8:	60a3      	str	r3, [r4, #8]
 8008aba:	e7f4      	b.n	8008aa6 <__swsetup_r+0x92>
 8008abc:	2000      	movs	r0, #0
 8008abe:	e7f7      	b.n	8008ab0 <__swsetup_r+0x9c>
 8008ac0:	2000006c 	.word	0x2000006c

08008ac4 <memmove>:
 8008ac4:	4288      	cmp	r0, r1
 8008ac6:	b510      	push	{r4, lr}
 8008ac8:	eb01 0402 	add.w	r4, r1, r2
 8008acc:	d902      	bls.n	8008ad4 <memmove+0x10>
 8008ace:	4284      	cmp	r4, r0
 8008ad0:	4623      	mov	r3, r4
 8008ad2:	d807      	bhi.n	8008ae4 <memmove+0x20>
 8008ad4:	1e43      	subs	r3, r0, #1
 8008ad6:	42a1      	cmp	r1, r4
 8008ad8:	d008      	beq.n	8008aec <memmove+0x28>
 8008ada:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ade:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ae2:	e7f8      	b.n	8008ad6 <memmove+0x12>
 8008ae4:	4402      	add	r2, r0
 8008ae6:	4601      	mov	r1, r0
 8008ae8:	428a      	cmp	r2, r1
 8008aea:	d100      	bne.n	8008aee <memmove+0x2a>
 8008aec:	bd10      	pop	{r4, pc}
 8008aee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008af2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008af6:	e7f7      	b.n	8008ae8 <memmove+0x24>

08008af8 <strncmp>:
 8008af8:	b510      	push	{r4, lr}
 8008afa:	b16a      	cbz	r2, 8008b18 <strncmp+0x20>
 8008afc:	3901      	subs	r1, #1
 8008afe:	1884      	adds	r4, r0, r2
 8008b00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b04:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d103      	bne.n	8008b14 <strncmp+0x1c>
 8008b0c:	42a0      	cmp	r0, r4
 8008b0e:	d001      	beq.n	8008b14 <strncmp+0x1c>
 8008b10:	2a00      	cmp	r2, #0
 8008b12:	d1f5      	bne.n	8008b00 <strncmp+0x8>
 8008b14:	1ad0      	subs	r0, r2, r3
 8008b16:	bd10      	pop	{r4, pc}
 8008b18:	4610      	mov	r0, r2
 8008b1a:	e7fc      	b.n	8008b16 <strncmp+0x1e>
 8008b1c:	0000      	movs	r0, r0
	...

08008b20 <nan>:
 8008b20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008b28 <nan+0x8>
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop
 8008b28:	00000000 	.word	0x00000000
 8008b2c:	7ff80000 	.word	0x7ff80000

08008b30 <__assert_func>:
 8008b30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b32:	4614      	mov	r4, r2
 8008b34:	461a      	mov	r2, r3
 8008b36:	4b09      	ldr	r3, [pc, #36]	; (8008b5c <__assert_func+0x2c>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4605      	mov	r5, r0
 8008b3c:	68d8      	ldr	r0, [r3, #12]
 8008b3e:	b14c      	cbz	r4, 8008b54 <__assert_func+0x24>
 8008b40:	4b07      	ldr	r3, [pc, #28]	; (8008b60 <__assert_func+0x30>)
 8008b42:	9100      	str	r1, [sp, #0]
 8008b44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b48:	4906      	ldr	r1, [pc, #24]	; (8008b64 <__assert_func+0x34>)
 8008b4a:	462b      	mov	r3, r5
 8008b4c:	f000 fbca 	bl	80092e4 <fiprintf>
 8008b50:	f000 fc5e 	bl	8009410 <abort>
 8008b54:	4b04      	ldr	r3, [pc, #16]	; (8008b68 <__assert_func+0x38>)
 8008b56:	461c      	mov	r4, r3
 8008b58:	e7f3      	b.n	8008b42 <__assert_func+0x12>
 8008b5a:	bf00      	nop
 8008b5c:	2000006c 	.word	0x2000006c
 8008b60:	080098da 	.word	0x080098da
 8008b64:	080098e7 	.word	0x080098e7
 8008b68:	08009915 	.word	0x08009915

08008b6c <_calloc_r>:
 8008b6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b6e:	fba1 2402 	umull	r2, r4, r1, r2
 8008b72:	b94c      	cbnz	r4, 8008b88 <_calloc_r+0x1c>
 8008b74:	4611      	mov	r1, r2
 8008b76:	9201      	str	r2, [sp, #4]
 8008b78:	f7fc f8dc 	bl	8004d34 <_malloc_r>
 8008b7c:	9a01      	ldr	r2, [sp, #4]
 8008b7e:	4605      	mov	r5, r0
 8008b80:	b930      	cbnz	r0, 8008b90 <_calloc_r+0x24>
 8008b82:	4628      	mov	r0, r5
 8008b84:	b003      	add	sp, #12
 8008b86:	bd30      	pop	{r4, r5, pc}
 8008b88:	220c      	movs	r2, #12
 8008b8a:	6002      	str	r2, [r0, #0]
 8008b8c:	2500      	movs	r5, #0
 8008b8e:	e7f8      	b.n	8008b82 <_calloc_r+0x16>
 8008b90:	4621      	mov	r1, r4
 8008b92:	f7fd f908 	bl	8005da6 <memset>
 8008b96:	e7f4      	b.n	8008b82 <_calloc_r+0x16>

08008b98 <rshift>:
 8008b98:	6903      	ldr	r3, [r0, #16]
 8008b9a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008b9e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ba2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008ba6:	f100 0414 	add.w	r4, r0, #20
 8008baa:	dd45      	ble.n	8008c38 <rshift+0xa0>
 8008bac:	f011 011f 	ands.w	r1, r1, #31
 8008bb0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008bb4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008bb8:	d10c      	bne.n	8008bd4 <rshift+0x3c>
 8008bba:	f100 0710 	add.w	r7, r0, #16
 8008bbe:	4629      	mov	r1, r5
 8008bc0:	42b1      	cmp	r1, r6
 8008bc2:	d334      	bcc.n	8008c2e <rshift+0x96>
 8008bc4:	1a9b      	subs	r3, r3, r2
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	1eea      	subs	r2, r5, #3
 8008bca:	4296      	cmp	r6, r2
 8008bcc:	bf38      	it	cc
 8008bce:	2300      	movcc	r3, #0
 8008bd0:	4423      	add	r3, r4
 8008bd2:	e015      	b.n	8008c00 <rshift+0x68>
 8008bd4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008bd8:	f1c1 0820 	rsb	r8, r1, #32
 8008bdc:	40cf      	lsrs	r7, r1
 8008bde:	f105 0e04 	add.w	lr, r5, #4
 8008be2:	46a1      	mov	r9, r4
 8008be4:	4576      	cmp	r6, lr
 8008be6:	46f4      	mov	ip, lr
 8008be8:	d815      	bhi.n	8008c16 <rshift+0x7e>
 8008bea:	1a9a      	subs	r2, r3, r2
 8008bec:	0092      	lsls	r2, r2, #2
 8008bee:	3a04      	subs	r2, #4
 8008bf0:	3501      	adds	r5, #1
 8008bf2:	42ae      	cmp	r6, r5
 8008bf4:	bf38      	it	cc
 8008bf6:	2200      	movcc	r2, #0
 8008bf8:	18a3      	adds	r3, r4, r2
 8008bfa:	50a7      	str	r7, [r4, r2]
 8008bfc:	b107      	cbz	r7, 8008c00 <rshift+0x68>
 8008bfe:	3304      	adds	r3, #4
 8008c00:	1b1a      	subs	r2, r3, r4
 8008c02:	42a3      	cmp	r3, r4
 8008c04:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008c08:	bf08      	it	eq
 8008c0a:	2300      	moveq	r3, #0
 8008c0c:	6102      	str	r2, [r0, #16]
 8008c0e:	bf08      	it	eq
 8008c10:	6143      	streq	r3, [r0, #20]
 8008c12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c16:	f8dc c000 	ldr.w	ip, [ip]
 8008c1a:	fa0c fc08 	lsl.w	ip, ip, r8
 8008c1e:	ea4c 0707 	orr.w	r7, ip, r7
 8008c22:	f849 7b04 	str.w	r7, [r9], #4
 8008c26:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008c2a:	40cf      	lsrs	r7, r1
 8008c2c:	e7da      	b.n	8008be4 <rshift+0x4c>
 8008c2e:	f851 cb04 	ldr.w	ip, [r1], #4
 8008c32:	f847 cf04 	str.w	ip, [r7, #4]!
 8008c36:	e7c3      	b.n	8008bc0 <rshift+0x28>
 8008c38:	4623      	mov	r3, r4
 8008c3a:	e7e1      	b.n	8008c00 <rshift+0x68>

08008c3c <__hexdig_fun>:
 8008c3c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008c40:	2b09      	cmp	r3, #9
 8008c42:	d802      	bhi.n	8008c4a <__hexdig_fun+0xe>
 8008c44:	3820      	subs	r0, #32
 8008c46:	b2c0      	uxtb	r0, r0
 8008c48:	4770      	bx	lr
 8008c4a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008c4e:	2b05      	cmp	r3, #5
 8008c50:	d801      	bhi.n	8008c56 <__hexdig_fun+0x1a>
 8008c52:	3847      	subs	r0, #71	; 0x47
 8008c54:	e7f7      	b.n	8008c46 <__hexdig_fun+0xa>
 8008c56:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008c5a:	2b05      	cmp	r3, #5
 8008c5c:	d801      	bhi.n	8008c62 <__hexdig_fun+0x26>
 8008c5e:	3827      	subs	r0, #39	; 0x27
 8008c60:	e7f1      	b.n	8008c46 <__hexdig_fun+0xa>
 8008c62:	2000      	movs	r0, #0
 8008c64:	4770      	bx	lr
	...

08008c68 <__gethex>:
 8008c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c6c:	4617      	mov	r7, r2
 8008c6e:	680a      	ldr	r2, [r1, #0]
 8008c70:	b085      	sub	sp, #20
 8008c72:	f102 0b02 	add.w	fp, r2, #2
 8008c76:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008c7a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008c7e:	4681      	mov	r9, r0
 8008c80:	468a      	mov	sl, r1
 8008c82:	9302      	str	r3, [sp, #8]
 8008c84:	32fe      	adds	r2, #254	; 0xfe
 8008c86:	eb02 030b 	add.w	r3, r2, fp
 8008c8a:	46d8      	mov	r8, fp
 8008c8c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008c90:	9301      	str	r3, [sp, #4]
 8008c92:	2830      	cmp	r0, #48	; 0x30
 8008c94:	d0f7      	beq.n	8008c86 <__gethex+0x1e>
 8008c96:	f7ff ffd1 	bl	8008c3c <__hexdig_fun>
 8008c9a:	4604      	mov	r4, r0
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	d138      	bne.n	8008d12 <__gethex+0xaa>
 8008ca0:	49a7      	ldr	r1, [pc, #668]	; (8008f40 <__gethex+0x2d8>)
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	4640      	mov	r0, r8
 8008ca6:	f7ff ff27 	bl	8008af8 <strncmp>
 8008caa:	4606      	mov	r6, r0
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d169      	bne.n	8008d84 <__gethex+0x11c>
 8008cb0:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008cb4:	465d      	mov	r5, fp
 8008cb6:	f7ff ffc1 	bl	8008c3c <__hexdig_fun>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d064      	beq.n	8008d88 <__gethex+0x120>
 8008cbe:	465a      	mov	r2, fp
 8008cc0:	7810      	ldrb	r0, [r2, #0]
 8008cc2:	2830      	cmp	r0, #48	; 0x30
 8008cc4:	4690      	mov	r8, r2
 8008cc6:	f102 0201 	add.w	r2, r2, #1
 8008cca:	d0f9      	beq.n	8008cc0 <__gethex+0x58>
 8008ccc:	f7ff ffb6 	bl	8008c3c <__hexdig_fun>
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	fab0 f480 	clz	r4, r0
 8008cd6:	0964      	lsrs	r4, r4, #5
 8008cd8:	465e      	mov	r6, fp
 8008cda:	9301      	str	r3, [sp, #4]
 8008cdc:	4642      	mov	r2, r8
 8008cde:	4615      	mov	r5, r2
 8008ce0:	3201      	adds	r2, #1
 8008ce2:	7828      	ldrb	r0, [r5, #0]
 8008ce4:	f7ff ffaa 	bl	8008c3c <__hexdig_fun>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d1f8      	bne.n	8008cde <__gethex+0x76>
 8008cec:	4994      	ldr	r1, [pc, #592]	; (8008f40 <__gethex+0x2d8>)
 8008cee:	2201      	movs	r2, #1
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	f7ff ff01 	bl	8008af8 <strncmp>
 8008cf6:	b978      	cbnz	r0, 8008d18 <__gethex+0xb0>
 8008cf8:	b946      	cbnz	r6, 8008d0c <__gethex+0xa4>
 8008cfa:	1c6e      	adds	r6, r5, #1
 8008cfc:	4632      	mov	r2, r6
 8008cfe:	4615      	mov	r5, r2
 8008d00:	3201      	adds	r2, #1
 8008d02:	7828      	ldrb	r0, [r5, #0]
 8008d04:	f7ff ff9a 	bl	8008c3c <__hexdig_fun>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	d1f8      	bne.n	8008cfe <__gethex+0x96>
 8008d0c:	1b73      	subs	r3, r6, r5
 8008d0e:	009e      	lsls	r6, r3, #2
 8008d10:	e004      	b.n	8008d1c <__gethex+0xb4>
 8008d12:	2400      	movs	r4, #0
 8008d14:	4626      	mov	r6, r4
 8008d16:	e7e1      	b.n	8008cdc <__gethex+0x74>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d1f7      	bne.n	8008d0c <__gethex+0xa4>
 8008d1c:	782b      	ldrb	r3, [r5, #0]
 8008d1e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008d22:	2b50      	cmp	r3, #80	; 0x50
 8008d24:	d13d      	bne.n	8008da2 <__gethex+0x13a>
 8008d26:	786b      	ldrb	r3, [r5, #1]
 8008d28:	2b2b      	cmp	r3, #43	; 0x2b
 8008d2a:	d02f      	beq.n	8008d8c <__gethex+0x124>
 8008d2c:	2b2d      	cmp	r3, #45	; 0x2d
 8008d2e:	d031      	beq.n	8008d94 <__gethex+0x12c>
 8008d30:	1c69      	adds	r1, r5, #1
 8008d32:	f04f 0b00 	mov.w	fp, #0
 8008d36:	7808      	ldrb	r0, [r1, #0]
 8008d38:	f7ff ff80 	bl	8008c3c <__hexdig_fun>
 8008d3c:	1e42      	subs	r2, r0, #1
 8008d3e:	b2d2      	uxtb	r2, r2
 8008d40:	2a18      	cmp	r2, #24
 8008d42:	d82e      	bhi.n	8008da2 <__gethex+0x13a>
 8008d44:	f1a0 0210 	sub.w	r2, r0, #16
 8008d48:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d4c:	f7ff ff76 	bl	8008c3c <__hexdig_fun>
 8008d50:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d54:	fa5f fc8c 	uxtb.w	ip, ip
 8008d58:	f1bc 0f18 	cmp.w	ip, #24
 8008d5c:	d91d      	bls.n	8008d9a <__gethex+0x132>
 8008d5e:	f1bb 0f00 	cmp.w	fp, #0
 8008d62:	d000      	beq.n	8008d66 <__gethex+0xfe>
 8008d64:	4252      	negs	r2, r2
 8008d66:	4416      	add	r6, r2
 8008d68:	f8ca 1000 	str.w	r1, [sl]
 8008d6c:	b1dc      	cbz	r4, 8008da6 <__gethex+0x13e>
 8008d6e:	9b01      	ldr	r3, [sp, #4]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	bf14      	ite	ne
 8008d74:	f04f 0800 	movne.w	r8, #0
 8008d78:	f04f 0806 	moveq.w	r8, #6
 8008d7c:	4640      	mov	r0, r8
 8008d7e:	b005      	add	sp, #20
 8008d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d84:	4645      	mov	r5, r8
 8008d86:	4626      	mov	r6, r4
 8008d88:	2401      	movs	r4, #1
 8008d8a:	e7c7      	b.n	8008d1c <__gethex+0xb4>
 8008d8c:	f04f 0b00 	mov.w	fp, #0
 8008d90:	1ca9      	adds	r1, r5, #2
 8008d92:	e7d0      	b.n	8008d36 <__gethex+0xce>
 8008d94:	f04f 0b01 	mov.w	fp, #1
 8008d98:	e7fa      	b.n	8008d90 <__gethex+0x128>
 8008d9a:	230a      	movs	r3, #10
 8008d9c:	fb03 0002 	mla	r0, r3, r2, r0
 8008da0:	e7d0      	b.n	8008d44 <__gethex+0xdc>
 8008da2:	4629      	mov	r1, r5
 8008da4:	e7e0      	b.n	8008d68 <__gethex+0x100>
 8008da6:	eba5 0308 	sub.w	r3, r5, r8
 8008daa:	3b01      	subs	r3, #1
 8008dac:	4621      	mov	r1, r4
 8008dae:	2b07      	cmp	r3, #7
 8008db0:	dc0a      	bgt.n	8008dc8 <__gethex+0x160>
 8008db2:	4648      	mov	r0, r9
 8008db4:	f7fd ff62 	bl	8006c7c <_Balloc>
 8008db8:	4604      	mov	r4, r0
 8008dba:	b940      	cbnz	r0, 8008dce <__gethex+0x166>
 8008dbc:	4b61      	ldr	r3, [pc, #388]	; (8008f44 <__gethex+0x2dc>)
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	21e4      	movs	r1, #228	; 0xe4
 8008dc2:	4861      	ldr	r0, [pc, #388]	; (8008f48 <__gethex+0x2e0>)
 8008dc4:	f7ff feb4 	bl	8008b30 <__assert_func>
 8008dc8:	3101      	adds	r1, #1
 8008dca:	105b      	asrs	r3, r3, #1
 8008dcc:	e7ef      	b.n	8008dae <__gethex+0x146>
 8008dce:	f100 0a14 	add.w	sl, r0, #20
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	495a      	ldr	r1, [pc, #360]	; (8008f40 <__gethex+0x2d8>)
 8008dd6:	f8cd a004 	str.w	sl, [sp, #4]
 8008dda:	469b      	mov	fp, r3
 8008ddc:	45a8      	cmp	r8, r5
 8008dde:	d342      	bcc.n	8008e66 <__gethex+0x1fe>
 8008de0:	9801      	ldr	r0, [sp, #4]
 8008de2:	f840 bb04 	str.w	fp, [r0], #4
 8008de6:	eba0 000a 	sub.w	r0, r0, sl
 8008dea:	1080      	asrs	r0, r0, #2
 8008dec:	6120      	str	r0, [r4, #16]
 8008dee:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8008df2:	4658      	mov	r0, fp
 8008df4:	f7fe f834 	bl	8006e60 <__hi0bits>
 8008df8:	683d      	ldr	r5, [r7, #0]
 8008dfa:	eba8 0000 	sub.w	r0, r8, r0
 8008dfe:	42a8      	cmp	r0, r5
 8008e00:	dd59      	ble.n	8008eb6 <__gethex+0x24e>
 8008e02:	eba0 0805 	sub.w	r8, r0, r5
 8008e06:	4641      	mov	r1, r8
 8008e08:	4620      	mov	r0, r4
 8008e0a:	f7fe fbc3 	bl	8007594 <__any_on>
 8008e0e:	4683      	mov	fp, r0
 8008e10:	b1b8      	cbz	r0, 8008e42 <__gethex+0x1da>
 8008e12:	f108 33ff 	add.w	r3, r8, #4294967295
 8008e16:	1159      	asrs	r1, r3, #5
 8008e18:	f003 021f 	and.w	r2, r3, #31
 8008e1c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008e20:	f04f 0b01 	mov.w	fp, #1
 8008e24:	fa0b f202 	lsl.w	r2, fp, r2
 8008e28:	420a      	tst	r2, r1
 8008e2a:	d00a      	beq.n	8008e42 <__gethex+0x1da>
 8008e2c:	455b      	cmp	r3, fp
 8008e2e:	dd06      	ble.n	8008e3e <__gethex+0x1d6>
 8008e30:	f1a8 0102 	sub.w	r1, r8, #2
 8008e34:	4620      	mov	r0, r4
 8008e36:	f7fe fbad 	bl	8007594 <__any_on>
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	d138      	bne.n	8008eb0 <__gethex+0x248>
 8008e3e:	f04f 0b02 	mov.w	fp, #2
 8008e42:	4641      	mov	r1, r8
 8008e44:	4620      	mov	r0, r4
 8008e46:	f7ff fea7 	bl	8008b98 <rshift>
 8008e4a:	4446      	add	r6, r8
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	42b3      	cmp	r3, r6
 8008e50:	da41      	bge.n	8008ed6 <__gethex+0x26e>
 8008e52:	4621      	mov	r1, r4
 8008e54:	4648      	mov	r0, r9
 8008e56:	f7fd ff51 	bl	8006cfc <_Bfree>
 8008e5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	6013      	str	r3, [r2, #0]
 8008e60:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008e64:	e78a      	b.n	8008d7c <__gethex+0x114>
 8008e66:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008e6a:	2a2e      	cmp	r2, #46	; 0x2e
 8008e6c:	d014      	beq.n	8008e98 <__gethex+0x230>
 8008e6e:	2b20      	cmp	r3, #32
 8008e70:	d106      	bne.n	8008e80 <__gethex+0x218>
 8008e72:	9b01      	ldr	r3, [sp, #4]
 8008e74:	f843 bb04 	str.w	fp, [r3], #4
 8008e78:	f04f 0b00 	mov.w	fp, #0
 8008e7c:	9301      	str	r3, [sp, #4]
 8008e7e:	465b      	mov	r3, fp
 8008e80:	7828      	ldrb	r0, [r5, #0]
 8008e82:	9303      	str	r3, [sp, #12]
 8008e84:	f7ff feda 	bl	8008c3c <__hexdig_fun>
 8008e88:	9b03      	ldr	r3, [sp, #12]
 8008e8a:	f000 000f 	and.w	r0, r0, #15
 8008e8e:	4098      	lsls	r0, r3
 8008e90:	ea4b 0b00 	orr.w	fp, fp, r0
 8008e94:	3304      	adds	r3, #4
 8008e96:	e7a1      	b.n	8008ddc <__gethex+0x174>
 8008e98:	45a8      	cmp	r8, r5
 8008e9a:	d8e8      	bhi.n	8008e6e <__gethex+0x206>
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	9303      	str	r3, [sp, #12]
 8008ea2:	f7ff fe29 	bl	8008af8 <strncmp>
 8008ea6:	4926      	ldr	r1, [pc, #152]	; (8008f40 <__gethex+0x2d8>)
 8008ea8:	9b03      	ldr	r3, [sp, #12]
 8008eaa:	2800      	cmp	r0, #0
 8008eac:	d1df      	bne.n	8008e6e <__gethex+0x206>
 8008eae:	e795      	b.n	8008ddc <__gethex+0x174>
 8008eb0:	f04f 0b03 	mov.w	fp, #3
 8008eb4:	e7c5      	b.n	8008e42 <__gethex+0x1da>
 8008eb6:	da0b      	bge.n	8008ed0 <__gethex+0x268>
 8008eb8:	eba5 0800 	sub.w	r8, r5, r0
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	4642      	mov	r2, r8
 8008ec0:	4648      	mov	r0, r9
 8008ec2:	f7fe f935 	bl	8007130 <__lshift>
 8008ec6:	eba6 0608 	sub.w	r6, r6, r8
 8008eca:	4604      	mov	r4, r0
 8008ecc:	f100 0a14 	add.w	sl, r0, #20
 8008ed0:	f04f 0b00 	mov.w	fp, #0
 8008ed4:	e7ba      	b.n	8008e4c <__gethex+0x1e4>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	42b3      	cmp	r3, r6
 8008eda:	dd73      	ble.n	8008fc4 <__gethex+0x35c>
 8008edc:	1b9e      	subs	r6, r3, r6
 8008ede:	42b5      	cmp	r5, r6
 8008ee0:	dc34      	bgt.n	8008f4c <__gethex+0x2e4>
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d023      	beq.n	8008f30 <__gethex+0x2c8>
 8008ee8:	2b03      	cmp	r3, #3
 8008eea:	d025      	beq.n	8008f38 <__gethex+0x2d0>
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d115      	bne.n	8008f1c <__gethex+0x2b4>
 8008ef0:	42b5      	cmp	r5, r6
 8008ef2:	d113      	bne.n	8008f1c <__gethex+0x2b4>
 8008ef4:	2d01      	cmp	r5, #1
 8008ef6:	d10b      	bne.n	8008f10 <__gethex+0x2a8>
 8008ef8:	9a02      	ldr	r2, [sp, #8]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6013      	str	r3, [r2, #0]
 8008efe:	2301      	movs	r3, #1
 8008f00:	6123      	str	r3, [r4, #16]
 8008f02:	f8ca 3000 	str.w	r3, [sl]
 8008f06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f08:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008f0c:	601c      	str	r4, [r3, #0]
 8008f0e:	e735      	b.n	8008d7c <__gethex+0x114>
 8008f10:	1e69      	subs	r1, r5, #1
 8008f12:	4620      	mov	r0, r4
 8008f14:	f7fe fb3e 	bl	8007594 <__any_on>
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	d1ed      	bne.n	8008ef8 <__gethex+0x290>
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	4648      	mov	r0, r9
 8008f20:	f7fd feec 	bl	8006cfc <_Bfree>
 8008f24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f26:	2300      	movs	r3, #0
 8008f28:	6013      	str	r3, [r2, #0]
 8008f2a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008f2e:	e725      	b.n	8008d7c <__gethex+0x114>
 8008f30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d1f2      	bne.n	8008f1c <__gethex+0x2b4>
 8008f36:	e7df      	b.n	8008ef8 <__gethex+0x290>
 8008f38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1dc      	bne.n	8008ef8 <__gethex+0x290>
 8008f3e:	e7ed      	b.n	8008f1c <__gethex+0x2b4>
 8008f40:	0800976c 	.word	0x0800976c
 8008f44:	08009601 	.word	0x08009601
 8008f48:	08009916 	.word	0x08009916
 8008f4c:	f106 38ff 	add.w	r8, r6, #4294967295
 8008f50:	f1bb 0f00 	cmp.w	fp, #0
 8008f54:	d133      	bne.n	8008fbe <__gethex+0x356>
 8008f56:	f1b8 0f00 	cmp.w	r8, #0
 8008f5a:	d004      	beq.n	8008f66 <__gethex+0x2fe>
 8008f5c:	4641      	mov	r1, r8
 8008f5e:	4620      	mov	r0, r4
 8008f60:	f7fe fb18 	bl	8007594 <__any_on>
 8008f64:	4683      	mov	fp, r0
 8008f66:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008f70:	f008 081f 	and.w	r8, r8, #31
 8008f74:	fa03 f308 	lsl.w	r3, r3, r8
 8008f78:	4213      	tst	r3, r2
 8008f7a:	4631      	mov	r1, r6
 8008f7c:	4620      	mov	r0, r4
 8008f7e:	bf18      	it	ne
 8008f80:	f04b 0b02 	orrne.w	fp, fp, #2
 8008f84:	1bad      	subs	r5, r5, r6
 8008f86:	f7ff fe07 	bl	8008b98 <rshift>
 8008f8a:	687e      	ldr	r6, [r7, #4]
 8008f8c:	f04f 0802 	mov.w	r8, #2
 8008f90:	f1bb 0f00 	cmp.w	fp, #0
 8008f94:	d04a      	beq.n	800902c <__gethex+0x3c4>
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d016      	beq.n	8008fca <__gethex+0x362>
 8008f9c:	2b03      	cmp	r3, #3
 8008f9e:	d018      	beq.n	8008fd2 <__gethex+0x36a>
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d109      	bne.n	8008fb8 <__gethex+0x350>
 8008fa4:	f01b 0f02 	tst.w	fp, #2
 8008fa8:	d006      	beq.n	8008fb8 <__gethex+0x350>
 8008faa:	f8da 3000 	ldr.w	r3, [sl]
 8008fae:	ea4b 0b03 	orr.w	fp, fp, r3
 8008fb2:	f01b 0f01 	tst.w	fp, #1
 8008fb6:	d10f      	bne.n	8008fd8 <__gethex+0x370>
 8008fb8:	f048 0810 	orr.w	r8, r8, #16
 8008fbc:	e036      	b.n	800902c <__gethex+0x3c4>
 8008fbe:	f04f 0b01 	mov.w	fp, #1
 8008fc2:	e7d0      	b.n	8008f66 <__gethex+0x2fe>
 8008fc4:	f04f 0801 	mov.w	r8, #1
 8008fc8:	e7e2      	b.n	8008f90 <__gethex+0x328>
 8008fca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fcc:	f1c3 0301 	rsb	r3, r3, #1
 8008fd0:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d0ef      	beq.n	8008fb8 <__gethex+0x350>
 8008fd8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008fdc:	f104 0214 	add.w	r2, r4, #20
 8008fe0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008fe4:	9301      	str	r3, [sp, #4]
 8008fe6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008fea:	2300      	movs	r3, #0
 8008fec:	4694      	mov	ip, r2
 8008fee:	f852 1b04 	ldr.w	r1, [r2], #4
 8008ff2:	f1b1 3fff 	cmp.w	r1, #4294967295
 8008ff6:	d01e      	beq.n	8009036 <__gethex+0x3ce>
 8008ff8:	3101      	adds	r1, #1
 8008ffa:	f8cc 1000 	str.w	r1, [ip]
 8008ffe:	f1b8 0f02 	cmp.w	r8, #2
 8009002:	f104 0214 	add.w	r2, r4, #20
 8009006:	d13d      	bne.n	8009084 <__gethex+0x41c>
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	3b01      	subs	r3, #1
 800900c:	42ab      	cmp	r3, r5
 800900e:	d10b      	bne.n	8009028 <__gethex+0x3c0>
 8009010:	1169      	asrs	r1, r5, #5
 8009012:	2301      	movs	r3, #1
 8009014:	f005 051f 	and.w	r5, r5, #31
 8009018:	fa03 f505 	lsl.w	r5, r3, r5
 800901c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009020:	421d      	tst	r5, r3
 8009022:	bf18      	it	ne
 8009024:	f04f 0801 	movne.w	r8, #1
 8009028:	f048 0820 	orr.w	r8, r8, #32
 800902c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800902e:	601c      	str	r4, [r3, #0]
 8009030:	9b02      	ldr	r3, [sp, #8]
 8009032:	601e      	str	r6, [r3, #0]
 8009034:	e6a2      	b.n	8008d7c <__gethex+0x114>
 8009036:	4290      	cmp	r0, r2
 8009038:	f842 3c04 	str.w	r3, [r2, #-4]
 800903c:	d8d6      	bhi.n	8008fec <__gethex+0x384>
 800903e:	68a2      	ldr	r2, [r4, #8]
 8009040:	4593      	cmp	fp, r2
 8009042:	db17      	blt.n	8009074 <__gethex+0x40c>
 8009044:	6861      	ldr	r1, [r4, #4]
 8009046:	4648      	mov	r0, r9
 8009048:	3101      	adds	r1, #1
 800904a:	f7fd fe17 	bl	8006c7c <_Balloc>
 800904e:	4682      	mov	sl, r0
 8009050:	b918      	cbnz	r0, 800905a <__gethex+0x3f2>
 8009052:	4b1b      	ldr	r3, [pc, #108]	; (80090c0 <__gethex+0x458>)
 8009054:	4602      	mov	r2, r0
 8009056:	2184      	movs	r1, #132	; 0x84
 8009058:	e6b3      	b.n	8008dc2 <__gethex+0x15a>
 800905a:	6922      	ldr	r2, [r4, #16]
 800905c:	3202      	adds	r2, #2
 800905e:	f104 010c 	add.w	r1, r4, #12
 8009062:	0092      	lsls	r2, r2, #2
 8009064:	300c      	adds	r0, #12
 8009066:	f7fc ff2e 	bl	8005ec6 <memcpy>
 800906a:	4621      	mov	r1, r4
 800906c:	4648      	mov	r0, r9
 800906e:	f7fd fe45 	bl	8006cfc <_Bfree>
 8009072:	4654      	mov	r4, sl
 8009074:	6922      	ldr	r2, [r4, #16]
 8009076:	1c51      	adds	r1, r2, #1
 8009078:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800907c:	6121      	str	r1, [r4, #16]
 800907e:	2101      	movs	r1, #1
 8009080:	6151      	str	r1, [r2, #20]
 8009082:	e7bc      	b.n	8008ffe <__gethex+0x396>
 8009084:	6921      	ldr	r1, [r4, #16]
 8009086:	4559      	cmp	r1, fp
 8009088:	dd0b      	ble.n	80090a2 <__gethex+0x43a>
 800908a:	2101      	movs	r1, #1
 800908c:	4620      	mov	r0, r4
 800908e:	f7ff fd83 	bl	8008b98 <rshift>
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	3601      	adds	r6, #1
 8009096:	42b3      	cmp	r3, r6
 8009098:	f6ff aedb 	blt.w	8008e52 <__gethex+0x1ea>
 800909c:	f04f 0801 	mov.w	r8, #1
 80090a0:	e7c2      	b.n	8009028 <__gethex+0x3c0>
 80090a2:	f015 051f 	ands.w	r5, r5, #31
 80090a6:	d0f9      	beq.n	800909c <__gethex+0x434>
 80090a8:	9b01      	ldr	r3, [sp, #4]
 80090aa:	441a      	add	r2, r3
 80090ac:	f1c5 0520 	rsb	r5, r5, #32
 80090b0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80090b4:	f7fd fed4 	bl	8006e60 <__hi0bits>
 80090b8:	42a8      	cmp	r0, r5
 80090ba:	dbe6      	blt.n	800908a <__gethex+0x422>
 80090bc:	e7ee      	b.n	800909c <__gethex+0x434>
 80090be:	bf00      	nop
 80090c0:	08009601 	.word	0x08009601

080090c4 <L_shift>:
 80090c4:	f1c2 0208 	rsb	r2, r2, #8
 80090c8:	0092      	lsls	r2, r2, #2
 80090ca:	b570      	push	{r4, r5, r6, lr}
 80090cc:	f1c2 0620 	rsb	r6, r2, #32
 80090d0:	6843      	ldr	r3, [r0, #4]
 80090d2:	6804      	ldr	r4, [r0, #0]
 80090d4:	fa03 f506 	lsl.w	r5, r3, r6
 80090d8:	432c      	orrs	r4, r5
 80090da:	40d3      	lsrs	r3, r2
 80090dc:	6004      	str	r4, [r0, #0]
 80090de:	f840 3f04 	str.w	r3, [r0, #4]!
 80090e2:	4288      	cmp	r0, r1
 80090e4:	d3f4      	bcc.n	80090d0 <L_shift+0xc>
 80090e6:	bd70      	pop	{r4, r5, r6, pc}

080090e8 <__match>:
 80090e8:	b530      	push	{r4, r5, lr}
 80090ea:	6803      	ldr	r3, [r0, #0]
 80090ec:	3301      	adds	r3, #1
 80090ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090f2:	b914      	cbnz	r4, 80090fa <__match+0x12>
 80090f4:	6003      	str	r3, [r0, #0]
 80090f6:	2001      	movs	r0, #1
 80090f8:	bd30      	pop	{r4, r5, pc}
 80090fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009102:	2d19      	cmp	r5, #25
 8009104:	bf98      	it	ls
 8009106:	3220      	addls	r2, #32
 8009108:	42a2      	cmp	r2, r4
 800910a:	d0f0      	beq.n	80090ee <__match+0x6>
 800910c:	2000      	movs	r0, #0
 800910e:	e7f3      	b.n	80090f8 <__match+0x10>

08009110 <__hexnan>:
 8009110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009114:	680b      	ldr	r3, [r1, #0]
 8009116:	6801      	ldr	r1, [r0, #0]
 8009118:	115e      	asrs	r6, r3, #5
 800911a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800911e:	f013 031f 	ands.w	r3, r3, #31
 8009122:	b087      	sub	sp, #28
 8009124:	bf18      	it	ne
 8009126:	3604      	addne	r6, #4
 8009128:	2500      	movs	r5, #0
 800912a:	1f37      	subs	r7, r6, #4
 800912c:	4682      	mov	sl, r0
 800912e:	4690      	mov	r8, r2
 8009130:	9301      	str	r3, [sp, #4]
 8009132:	f846 5c04 	str.w	r5, [r6, #-4]
 8009136:	46b9      	mov	r9, r7
 8009138:	463c      	mov	r4, r7
 800913a:	9502      	str	r5, [sp, #8]
 800913c:	46ab      	mov	fp, r5
 800913e:	784a      	ldrb	r2, [r1, #1]
 8009140:	1c4b      	adds	r3, r1, #1
 8009142:	9303      	str	r3, [sp, #12]
 8009144:	b342      	cbz	r2, 8009198 <__hexnan+0x88>
 8009146:	4610      	mov	r0, r2
 8009148:	9105      	str	r1, [sp, #20]
 800914a:	9204      	str	r2, [sp, #16]
 800914c:	f7ff fd76 	bl	8008c3c <__hexdig_fun>
 8009150:	2800      	cmp	r0, #0
 8009152:	d14f      	bne.n	80091f4 <__hexnan+0xe4>
 8009154:	9a04      	ldr	r2, [sp, #16]
 8009156:	9905      	ldr	r1, [sp, #20]
 8009158:	2a20      	cmp	r2, #32
 800915a:	d818      	bhi.n	800918e <__hexnan+0x7e>
 800915c:	9b02      	ldr	r3, [sp, #8]
 800915e:	459b      	cmp	fp, r3
 8009160:	dd13      	ble.n	800918a <__hexnan+0x7a>
 8009162:	454c      	cmp	r4, r9
 8009164:	d206      	bcs.n	8009174 <__hexnan+0x64>
 8009166:	2d07      	cmp	r5, #7
 8009168:	dc04      	bgt.n	8009174 <__hexnan+0x64>
 800916a:	462a      	mov	r2, r5
 800916c:	4649      	mov	r1, r9
 800916e:	4620      	mov	r0, r4
 8009170:	f7ff ffa8 	bl	80090c4 <L_shift>
 8009174:	4544      	cmp	r4, r8
 8009176:	d950      	bls.n	800921a <__hexnan+0x10a>
 8009178:	2300      	movs	r3, #0
 800917a:	f1a4 0904 	sub.w	r9, r4, #4
 800917e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009182:	f8cd b008 	str.w	fp, [sp, #8]
 8009186:	464c      	mov	r4, r9
 8009188:	461d      	mov	r5, r3
 800918a:	9903      	ldr	r1, [sp, #12]
 800918c:	e7d7      	b.n	800913e <__hexnan+0x2e>
 800918e:	2a29      	cmp	r2, #41	; 0x29
 8009190:	d155      	bne.n	800923e <__hexnan+0x12e>
 8009192:	3102      	adds	r1, #2
 8009194:	f8ca 1000 	str.w	r1, [sl]
 8009198:	f1bb 0f00 	cmp.w	fp, #0
 800919c:	d04f      	beq.n	800923e <__hexnan+0x12e>
 800919e:	454c      	cmp	r4, r9
 80091a0:	d206      	bcs.n	80091b0 <__hexnan+0xa0>
 80091a2:	2d07      	cmp	r5, #7
 80091a4:	dc04      	bgt.n	80091b0 <__hexnan+0xa0>
 80091a6:	462a      	mov	r2, r5
 80091a8:	4649      	mov	r1, r9
 80091aa:	4620      	mov	r0, r4
 80091ac:	f7ff ff8a 	bl	80090c4 <L_shift>
 80091b0:	4544      	cmp	r4, r8
 80091b2:	d934      	bls.n	800921e <__hexnan+0x10e>
 80091b4:	f1a8 0204 	sub.w	r2, r8, #4
 80091b8:	4623      	mov	r3, r4
 80091ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80091be:	f842 1f04 	str.w	r1, [r2, #4]!
 80091c2:	429f      	cmp	r7, r3
 80091c4:	d2f9      	bcs.n	80091ba <__hexnan+0xaa>
 80091c6:	1b3b      	subs	r3, r7, r4
 80091c8:	f023 0303 	bic.w	r3, r3, #3
 80091cc:	3304      	adds	r3, #4
 80091ce:	3e03      	subs	r6, #3
 80091d0:	3401      	adds	r4, #1
 80091d2:	42a6      	cmp	r6, r4
 80091d4:	bf38      	it	cc
 80091d6:	2304      	movcc	r3, #4
 80091d8:	4443      	add	r3, r8
 80091da:	2200      	movs	r2, #0
 80091dc:	f843 2b04 	str.w	r2, [r3], #4
 80091e0:	429f      	cmp	r7, r3
 80091e2:	d2fb      	bcs.n	80091dc <__hexnan+0xcc>
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	b91b      	cbnz	r3, 80091f0 <__hexnan+0xe0>
 80091e8:	4547      	cmp	r7, r8
 80091ea:	d126      	bne.n	800923a <__hexnan+0x12a>
 80091ec:	2301      	movs	r3, #1
 80091ee:	603b      	str	r3, [r7, #0]
 80091f0:	2005      	movs	r0, #5
 80091f2:	e025      	b.n	8009240 <__hexnan+0x130>
 80091f4:	3501      	adds	r5, #1
 80091f6:	2d08      	cmp	r5, #8
 80091f8:	f10b 0b01 	add.w	fp, fp, #1
 80091fc:	dd06      	ble.n	800920c <__hexnan+0xfc>
 80091fe:	4544      	cmp	r4, r8
 8009200:	d9c3      	bls.n	800918a <__hexnan+0x7a>
 8009202:	2300      	movs	r3, #0
 8009204:	f844 3c04 	str.w	r3, [r4, #-4]
 8009208:	2501      	movs	r5, #1
 800920a:	3c04      	subs	r4, #4
 800920c:	6822      	ldr	r2, [r4, #0]
 800920e:	f000 000f 	and.w	r0, r0, #15
 8009212:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009216:	6020      	str	r0, [r4, #0]
 8009218:	e7b7      	b.n	800918a <__hexnan+0x7a>
 800921a:	2508      	movs	r5, #8
 800921c:	e7b5      	b.n	800918a <__hexnan+0x7a>
 800921e:	9b01      	ldr	r3, [sp, #4]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d0df      	beq.n	80091e4 <__hexnan+0xd4>
 8009224:	f1c3 0320 	rsb	r3, r3, #32
 8009228:	f04f 32ff 	mov.w	r2, #4294967295
 800922c:	40da      	lsrs	r2, r3
 800922e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009232:	4013      	ands	r3, r2
 8009234:	f846 3c04 	str.w	r3, [r6, #-4]
 8009238:	e7d4      	b.n	80091e4 <__hexnan+0xd4>
 800923a:	3f04      	subs	r7, #4
 800923c:	e7d2      	b.n	80091e4 <__hexnan+0xd4>
 800923e:	2004      	movs	r0, #4
 8009240:	b007      	add	sp, #28
 8009242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009246 <__ascii_mbtowc>:
 8009246:	b082      	sub	sp, #8
 8009248:	b901      	cbnz	r1, 800924c <__ascii_mbtowc+0x6>
 800924a:	a901      	add	r1, sp, #4
 800924c:	b142      	cbz	r2, 8009260 <__ascii_mbtowc+0x1a>
 800924e:	b14b      	cbz	r3, 8009264 <__ascii_mbtowc+0x1e>
 8009250:	7813      	ldrb	r3, [r2, #0]
 8009252:	600b      	str	r3, [r1, #0]
 8009254:	7812      	ldrb	r2, [r2, #0]
 8009256:	1e10      	subs	r0, r2, #0
 8009258:	bf18      	it	ne
 800925a:	2001      	movne	r0, #1
 800925c:	b002      	add	sp, #8
 800925e:	4770      	bx	lr
 8009260:	4610      	mov	r0, r2
 8009262:	e7fb      	b.n	800925c <__ascii_mbtowc+0x16>
 8009264:	f06f 0001 	mvn.w	r0, #1
 8009268:	e7f8      	b.n	800925c <__ascii_mbtowc+0x16>

0800926a <_realloc_r>:
 800926a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800926e:	4680      	mov	r8, r0
 8009270:	4614      	mov	r4, r2
 8009272:	460e      	mov	r6, r1
 8009274:	b921      	cbnz	r1, 8009280 <_realloc_r+0x16>
 8009276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800927a:	4611      	mov	r1, r2
 800927c:	f7fb bd5a 	b.w	8004d34 <_malloc_r>
 8009280:	b92a      	cbnz	r2, 800928e <_realloc_r+0x24>
 8009282:	f7fd fcaf 	bl	8006be4 <_free_r>
 8009286:	4625      	mov	r5, r4
 8009288:	4628      	mov	r0, r5
 800928a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800928e:	f000 f8c6 	bl	800941e <_malloc_usable_size_r>
 8009292:	4284      	cmp	r4, r0
 8009294:	4607      	mov	r7, r0
 8009296:	d802      	bhi.n	800929e <_realloc_r+0x34>
 8009298:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800929c:	d812      	bhi.n	80092c4 <_realloc_r+0x5a>
 800929e:	4621      	mov	r1, r4
 80092a0:	4640      	mov	r0, r8
 80092a2:	f7fb fd47 	bl	8004d34 <_malloc_r>
 80092a6:	4605      	mov	r5, r0
 80092a8:	2800      	cmp	r0, #0
 80092aa:	d0ed      	beq.n	8009288 <_realloc_r+0x1e>
 80092ac:	42bc      	cmp	r4, r7
 80092ae:	4622      	mov	r2, r4
 80092b0:	4631      	mov	r1, r6
 80092b2:	bf28      	it	cs
 80092b4:	463a      	movcs	r2, r7
 80092b6:	f7fc fe06 	bl	8005ec6 <memcpy>
 80092ba:	4631      	mov	r1, r6
 80092bc:	4640      	mov	r0, r8
 80092be:	f7fd fc91 	bl	8006be4 <_free_r>
 80092c2:	e7e1      	b.n	8009288 <_realloc_r+0x1e>
 80092c4:	4635      	mov	r5, r6
 80092c6:	e7df      	b.n	8009288 <_realloc_r+0x1e>

080092c8 <__ascii_wctomb>:
 80092c8:	b149      	cbz	r1, 80092de <__ascii_wctomb+0x16>
 80092ca:	2aff      	cmp	r2, #255	; 0xff
 80092cc:	bf85      	ittet	hi
 80092ce:	238a      	movhi	r3, #138	; 0x8a
 80092d0:	6003      	strhi	r3, [r0, #0]
 80092d2:	700a      	strbls	r2, [r1, #0]
 80092d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80092d8:	bf98      	it	ls
 80092da:	2001      	movls	r0, #1
 80092dc:	4770      	bx	lr
 80092de:	4608      	mov	r0, r1
 80092e0:	4770      	bx	lr
	...

080092e4 <fiprintf>:
 80092e4:	b40e      	push	{r1, r2, r3}
 80092e6:	b503      	push	{r0, r1, lr}
 80092e8:	4601      	mov	r1, r0
 80092ea:	ab03      	add	r3, sp, #12
 80092ec:	4805      	ldr	r0, [pc, #20]	; (8009304 <fiprintf+0x20>)
 80092ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80092f2:	6800      	ldr	r0, [r0, #0]
 80092f4:	9301      	str	r3, [sp, #4]
 80092f6:	f7ff f987 	bl	8008608 <_vfiprintf_r>
 80092fa:	b002      	add	sp, #8
 80092fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009300:	b003      	add	sp, #12
 8009302:	4770      	bx	lr
 8009304:	2000006c 	.word	0x2000006c

08009308 <__swhatbuf_r>:
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	460c      	mov	r4, r1
 800930c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009310:	2900      	cmp	r1, #0
 8009312:	b096      	sub	sp, #88	; 0x58
 8009314:	4615      	mov	r5, r2
 8009316:	461e      	mov	r6, r3
 8009318:	da0d      	bge.n	8009336 <__swhatbuf_r+0x2e>
 800931a:	89a3      	ldrh	r3, [r4, #12]
 800931c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009320:	f04f 0100 	mov.w	r1, #0
 8009324:	bf0c      	ite	eq
 8009326:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800932a:	2340      	movne	r3, #64	; 0x40
 800932c:	2000      	movs	r0, #0
 800932e:	6031      	str	r1, [r6, #0]
 8009330:	602b      	str	r3, [r5, #0]
 8009332:	b016      	add	sp, #88	; 0x58
 8009334:	bd70      	pop	{r4, r5, r6, pc}
 8009336:	466a      	mov	r2, sp
 8009338:	f000 f848 	bl	80093cc <_fstat_r>
 800933c:	2800      	cmp	r0, #0
 800933e:	dbec      	blt.n	800931a <__swhatbuf_r+0x12>
 8009340:	9901      	ldr	r1, [sp, #4]
 8009342:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009346:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800934a:	4259      	negs	r1, r3
 800934c:	4159      	adcs	r1, r3
 800934e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009352:	e7eb      	b.n	800932c <__swhatbuf_r+0x24>

08009354 <__smakebuf_r>:
 8009354:	898b      	ldrh	r3, [r1, #12]
 8009356:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009358:	079d      	lsls	r5, r3, #30
 800935a:	4606      	mov	r6, r0
 800935c:	460c      	mov	r4, r1
 800935e:	d507      	bpl.n	8009370 <__smakebuf_r+0x1c>
 8009360:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009364:	6023      	str	r3, [r4, #0]
 8009366:	6123      	str	r3, [r4, #16]
 8009368:	2301      	movs	r3, #1
 800936a:	6163      	str	r3, [r4, #20]
 800936c:	b002      	add	sp, #8
 800936e:	bd70      	pop	{r4, r5, r6, pc}
 8009370:	ab01      	add	r3, sp, #4
 8009372:	466a      	mov	r2, sp
 8009374:	f7ff ffc8 	bl	8009308 <__swhatbuf_r>
 8009378:	9900      	ldr	r1, [sp, #0]
 800937a:	4605      	mov	r5, r0
 800937c:	4630      	mov	r0, r6
 800937e:	f7fb fcd9 	bl	8004d34 <_malloc_r>
 8009382:	b948      	cbnz	r0, 8009398 <__smakebuf_r+0x44>
 8009384:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009388:	059a      	lsls	r2, r3, #22
 800938a:	d4ef      	bmi.n	800936c <__smakebuf_r+0x18>
 800938c:	f023 0303 	bic.w	r3, r3, #3
 8009390:	f043 0302 	orr.w	r3, r3, #2
 8009394:	81a3      	strh	r3, [r4, #12]
 8009396:	e7e3      	b.n	8009360 <__smakebuf_r+0xc>
 8009398:	89a3      	ldrh	r3, [r4, #12]
 800939a:	6020      	str	r0, [r4, #0]
 800939c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093a0:	81a3      	strh	r3, [r4, #12]
 80093a2:	9b00      	ldr	r3, [sp, #0]
 80093a4:	6163      	str	r3, [r4, #20]
 80093a6:	9b01      	ldr	r3, [sp, #4]
 80093a8:	6120      	str	r0, [r4, #16]
 80093aa:	b15b      	cbz	r3, 80093c4 <__smakebuf_r+0x70>
 80093ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093b0:	4630      	mov	r0, r6
 80093b2:	f000 f81d 	bl	80093f0 <_isatty_r>
 80093b6:	b128      	cbz	r0, 80093c4 <__smakebuf_r+0x70>
 80093b8:	89a3      	ldrh	r3, [r4, #12]
 80093ba:	f023 0303 	bic.w	r3, r3, #3
 80093be:	f043 0301 	orr.w	r3, r3, #1
 80093c2:	81a3      	strh	r3, [r4, #12]
 80093c4:	89a3      	ldrh	r3, [r4, #12]
 80093c6:	431d      	orrs	r5, r3
 80093c8:	81a5      	strh	r5, [r4, #12]
 80093ca:	e7cf      	b.n	800936c <__smakebuf_r+0x18>

080093cc <_fstat_r>:
 80093cc:	b538      	push	{r3, r4, r5, lr}
 80093ce:	4d07      	ldr	r5, [pc, #28]	; (80093ec <_fstat_r+0x20>)
 80093d0:	2300      	movs	r3, #0
 80093d2:	4604      	mov	r4, r0
 80093d4:	4608      	mov	r0, r1
 80093d6:	4611      	mov	r1, r2
 80093d8:	602b      	str	r3, [r5, #0]
 80093da:	f7f8 f936 	bl	800164a <_fstat>
 80093de:	1c43      	adds	r3, r0, #1
 80093e0:	d102      	bne.n	80093e8 <_fstat_r+0x1c>
 80093e2:	682b      	ldr	r3, [r5, #0]
 80093e4:	b103      	cbz	r3, 80093e8 <_fstat_r+0x1c>
 80093e6:	6023      	str	r3, [r4, #0]
 80093e8:	bd38      	pop	{r3, r4, r5, pc}
 80093ea:	bf00      	nop
 80093ec:	20000544 	.word	0x20000544

080093f0 <_isatty_r>:
 80093f0:	b538      	push	{r3, r4, r5, lr}
 80093f2:	4d06      	ldr	r5, [pc, #24]	; (800940c <_isatty_r+0x1c>)
 80093f4:	2300      	movs	r3, #0
 80093f6:	4604      	mov	r4, r0
 80093f8:	4608      	mov	r0, r1
 80093fa:	602b      	str	r3, [r5, #0]
 80093fc:	f7f8 f935 	bl	800166a <_isatty>
 8009400:	1c43      	adds	r3, r0, #1
 8009402:	d102      	bne.n	800940a <_isatty_r+0x1a>
 8009404:	682b      	ldr	r3, [r5, #0]
 8009406:	b103      	cbz	r3, 800940a <_isatty_r+0x1a>
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	bd38      	pop	{r3, r4, r5, pc}
 800940c:	20000544 	.word	0x20000544

08009410 <abort>:
 8009410:	b508      	push	{r3, lr}
 8009412:	2006      	movs	r0, #6
 8009414:	f000 f834 	bl	8009480 <raise>
 8009418:	2001      	movs	r0, #1
 800941a:	f7f8 f8c7 	bl	80015ac <_exit>

0800941e <_malloc_usable_size_r>:
 800941e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009422:	1f18      	subs	r0, r3, #4
 8009424:	2b00      	cmp	r3, #0
 8009426:	bfbc      	itt	lt
 8009428:	580b      	ldrlt	r3, [r1, r0]
 800942a:	18c0      	addlt	r0, r0, r3
 800942c:	4770      	bx	lr

0800942e <_raise_r>:
 800942e:	291f      	cmp	r1, #31
 8009430:	b538      	push	{r3, r4, r5, lr}
 8009432:	4604      	mov	r4, r0
 8009434:	460d      	mov	r5, r1
 8009436:	d904      	bls.n	8009442 <_raise_r+0x14>
 8009438:	2316      	movs	r3, #22
 800943a:	6003      	str	r3, [r0, #0]
 800943c:	f04f 30ff 	mov.w	r0, #4294967295
 8009440:	bd38      	pop	{r3, r4, r5, pc}
 8009442:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009444:	b112      	cbz	r2, 800944c <_raise_r+0x1e>
 8009446:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800944a:	b94b      	cbnz	r3, 8009460 <_raise_r+0x32>
 800944c:	4620      	mov	r0, r4
 800944e:	f000 f831 	bl	80094b4 <_getpid_r>
 8009452:	462a      	mov	r2, r5
 8009454:	4601      	mov	r1, r0
 8009456:	4620      	mov	r0, r4
 8009458:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800945c:	f000 b818 	b.w	8009490 <_kill_r>
 8009460:	2b01      	cmp	r3, #1
 8009462:	d00a      	beq.n	800947a <_raise_r+0x4c>
 8009464:	1c59      	adds	r1, r3, #1
 8009466:	d103      	bne.n	8009470 <_raise_r+0x42>
 8009468:	2316      	movs	r3, #22
 800946a:	6003      	str	r3, [r0, #0]
 800946c:	2001      	movs	r0, #1
 800946e:	e7e7      	b.n	8009440 <_raise_r+0x12>
 8009470:	2400      	movs	r4, #0
 8009472:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009476:	4628      	mov	r0, r5
 8009478:	4798      	blx	r3
 800947a:	2000      	movs	r0, #0
 800947c:	e7e0      	b.n	8009440 <_raise_r+0x12>
	...

08009480 <raise>:
 8009480:	4b02      	ldr	r3, [pc, #8]	; (800948c <raise+0xc>)
 8009482:	4601      	mov	r1, r0
 8009484:	6818      	ldr	r0, [r3, #0]
 8009486:	f7ff bfd2 	b.w	800942e <_raise_r>
 800948a:	bf00      	nop
 800948c:	2000006c 	.word	0x2000006c

08009490 <_kill_r>:
 8009490:	b538      	push	{r3, r4, r5, lr}
 8009492:	4d07      	ldr	r5, [pc, #28]	; (80094b0 <_kill_r+0x20>)
 8009494:	2300      	movs	r3, #0
 8009496:	4604      	mov	r4, r0
 8009498:	4608      	mov	r0, r1
 800949a:	4611      	mov	r1, r2
 800949c:	602b      	str	r3, [r5, #0]
 800949e:	f7f8 f875 	bl	800158c <_kill>
 80094a2:	1c43      	adds	r3, r0, #1
 80094a4:	d102      	bne.n	80094ac <_kill_r+0x1c>
 80094a6:	682b      	ldr	r3, [r5, #0]
 80094a8:	b103      	cbz	r3, 80094ac <_kill_r+0x1c>
 80094aa:	6023      	str	r3, [r4, #0]
 80094ac:	bd38      	pop	{r3, r4, r5, pc}
 80094ae:	bf00      	nop
 80094b0:	20000544 	.word	0x20000544

080094b4 <_getpid_r>:
 80094b4:	f7f8 b862 	b.w	800157c <_getpid>

080094b8 <_init>:
 80094b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ba:	bf00      	nop
 80094bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094be:	bc08      	pop	{r3}
 80094c0:	469e      	mov	lr, r3
 80094c2:	4770      	bx	lr

080094c4 <_fini>:
 80094c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094c6:	bf00      	nop
 80094c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ca:	bc08      	pop	{r3}
 80094cc:	469e      	mov	lr, r3
 80094ce:	4770      	bx	lr
