{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U12":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U13":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U14":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00f0"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "coeff_3_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U9":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3.out","add_all__U11.in0"],
          ["mul_d1__U5.out","add_all__U11.in1"],
          ["add_all__U12.in0","add_all__U11.out"],
          ["mul_d2__U7.out","add_all__U12.in1"],
          ["add_all__U13.in0","add_all__U12.out"],
          ["mul_d3__U9.out","add_all__U13.in1"],
          ["add_all__U14.in0","add_all__U13.out"],
          ["const_term_U10.out","add_all__U14.in1"],
          ["self.out","add_all__U14.out"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["mul_d3__U9.in0","coeff_3_U8.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"],
          ["self.d.3","mul_d3__U9.in1"]
        ]
      },
      "aff__U1003":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1017":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1018":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1004":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1006":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1005.out","add_all__U1015.in0"],
          ["mul_d1__U1007.out","add_all__U1015.in1"],
          ["add_all__U1016.in0","add_all__U1015.out"],
          ["mul_d2__U1009.out","add_all__U1016.in1"],
          ["add_all__U1017.in0","add_all__U1016.out"],
          ["mul_d3__U1011.out","add_all__U1017.in1"],
          ["add_all__U1018.in0","add_all__U1017.out"],
          ["mul_d4__U1013.out","add_all__U1018.in1"],
          ["add_all__U1019.in0","add_all__U1018.out"],
          ["const_term_U1014.out","add_all__U1019.in1"],
          ["self.out","add_all__U1019.out"],
          ["mul_d0__U1005.in0","coeff_0_U1004.out"],
          ["mul_d1__U1007.in0","coeff_1_U1006.out"],
          ["mul_d2__U1009.in0","coeff_2_U1008.out"],
          ["mul_d3__U1011.in0","coeff_3_U1010.out"],
          ["mul_d4__U1013.in0","coeff_4_U1012.out"],
          ["self.d.0","mul_d0__U1005.in1"],
          ["self.d.1","mul_d1__U1007.in1"],
          ["self.d.2","mul_d2__U1009.in1"],
          ["self.d.3","mul_d3__U1011.in1"],
          ["self.d.4","mul_d4__U1013.in1"]
        ]
      },
      "aff__U1021":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1033":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1034":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1035":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1022":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1024":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1026":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1028":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1023":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1025":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1029":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1031":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1023.out","add_all__U1033.in0"],
          ["mul_d1__U1025.out","add_all__U1033.in1"],
          ["add_all__U1034.in0","add_all__U1033.out"],
          ["mul_d2__U1027.out","add_all__U1034.in1"],
          ["add_all__U1035.in0","add_all__U1034.out"],
          ["mul_d3__U1029.out","add_all__U1035.in1"],
          ["add_all__U1036.in0","add_all__U1035.out"],
          ["mul_d4__U1031.out","add_all__U1036.in1"],
          ["add_all__U1037.in0","add_all__U1036.out"],
          ["const_term_U1032.out","add_all__U1037.in1"],
          ["self.out","add_all__U1037.out"],
          ["mul_d0__U1023.in0","coeff_0_U1022.out"],
          ["mul_d1__U1025.in0","coeff_1_U1024.out"],
          ["mul_d2__U1027.in0","coeff_2_U1026.out"],
          ["mul_d3__U1029.in0","coeff_3_U1028.out"],
          ["mul_d4__U1031.in0","coeff_4_U1030.out"],
          ["self.d.0","mul_d0__U1023.in1"],
          ["self.d.1","mul_d1__U1025.in1"],
          ["self.d.2","mul_d2__U1027.in1"],
          ["self.d.3","mul_d3__U1029.in1"],
          ["self.d.4","mul_d4__U1031.in1"]
        ]
      },
      "aff__U1039":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1051":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1052":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1053":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1055":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1044":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1046":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1043":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1045":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1047":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1041.out","add_all__U1051.in0"],
          ["mul_d1__U1043.out","add_all__U1051.in1"],
          ["add_all__U1052.in0","add_all__U1051.out"],
          ["mul_d2__U1045.out","add_all__U1052.in1"],
          ["add_all__U1053.in0","add_all__U1052.out"],
          ["mul_d3__U1047.out","add_all__U1053.in1"],
          ["add_all__U1054.in0","add_all__U1053.out"],
          ["mul_d4__U1049.out","add_all__U1054.in1"],
          ["add_all__U1055.in0","add_all__U1054.out"],
          ["const_term_U1050.out","add_all__U1055.in1"],
          ["self.out","add_all__U1055.out"],
          ["mul_d0__U1041.in0","coeff_0_U1040.out"],
          ["mul_d1__U1043.in0","coeff_1_U1042.out"],
          ["mul_d2__U1045.in0","coeff_2_U1044.out"],
          ["mul_d3__U1047.in0","coeff_3_U1046.out"],
          ["mul_d4__U1049.in0","coeff_4_U1048.out"],
          ["self.d.0","mul_d0__U1041.in1"],
          ["self.d.1","mul_d1__U1043.in1"],
          ["self.d.2","mul_d2__U1045.in1"],
          ["self.d.3","mul_d3__U1047.in1"],
          ["self.d.4","mul_d4__U1049.in1"]
        ]
      },
      "aff__U1057":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1062":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1061":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1063":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1059.out","add_all__U1069.in0"],
          ["mul_d1__U1061.out","add_all__U1069.in1"],
          ["add_all__U1070.in0","add_all__U1069.out"],
          ["mul_d2__U1063.out","add_all__U1070.in1"],
          ["add_all__U1071.in0","add_all__U1070.out"],
          ["mul_d3__U1065.out","add_all__U1071.in1"],
          ["add_all__U1072.in0","add_all__U1071.out"],
          ["mul_d4__U1067.out","add_all__U1072.in1"],
          ["add_all__U1073.in0","add_all__U1072.out"],
          ["const_term_U1068.out","add_all__U1073.in1"],
          ["self.out","add_all__U1073.out"],
          ["mul_d0__U1059.in0","coeff_0_U1058.out"],
          ["mul_d1__U1061.in0","coeff_1_U1060.out"],
          ["mul_d2__U1063.in0","coeff_2_U1062.out"],
          ["mul_d3__U1065.in0","coeff_3_U1064.out"],
          ["mul_d4__U1067.in0","coeff_4_U1066.out"],
          ["self.d.0","mul_d0__U1059.in1"],
          ["self.d.1","mul_d1__U1061.in1"],
          ["self.d.2","mul_d2__U1063.in1"],
          ["self.d.3","mul_d3__U1065.in1"],
          ["self.d.4","mul_d4__U1067.in1"]
        ]
      },
      "aff__U1075":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1087":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1088":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1089":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1090":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1082":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1081":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1083":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1085":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1077.out","add_all__U1087.in0"],
          ["mul_d1__U1079.out","add_all__U1087.in1"],
          ["add_all__U1088.in0","add_all__U1087.out"],
          ["mul_d2__U1081.out","add_all__U1088.in1"],
          ["add_all__U1089.in0","add_all__U1088.out"],
          ["mul_d3__U1083.out","add_all__U1089.in1"],
          ["add_all__U1090.in0","add_all__U1089.out"],
          ["mul_d4__U1085.out","add_all__U1090.in1"],
          ["add_all__U1091.in0","add_all__U1090.out"],
          ["const_term_U1086.out","add_all__U1091.in1"],
          ["self.out","add_all__U1091.out"],
          ["mul_d0__U1077.in0","coeff_0_U1076.out"],
          ["mul_d1__U1079.in0","coeff_1_U1078.out"],
          ["mul_d2__U1081.in0","coeff_2_U1080.out"],
          ["mul_d3__U1083.in0","coeff_3_U1082.out"],
          ["mul_d4__U1085.in0","coeff_4_U1084.out"],
          ["self.d.0","mul_d0__U1077.in1"],
          ["self.d.1","mul_d1__U1079.in1"],
          ["self.d.2","mul_d2__U1081.in1"],
          ["self.d.3","mul_d3__U1083.in1"],
          ["self.d.4","mul_d4__U1085.in1"]
        ]
      },
      "aff__U1093":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1108":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1094":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1098":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1095":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1097":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1099":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1095.out","add_all__U1105.in0"],
          ["mul_d1__U1097.out","add_all__U1105.in1"],
          ["add_all__U1106.in0","add_all__U1105.out"],
          ["mul_d2__U1099.out","add_all__U1106.in1"],
          ["add_all__U1107.in0","add_all__U1106.out"],
          ["mul_d3__U1101.out","add_all__U1107.in1"],
          ["add_all__U1108.in0","add_all__U1107.out"],
          ["mul_d4__U1103.out","add_all__U1108.in1"],
          ["add_all__U1109.in0","add_all__U1108.out"],
          ["const_term_U1104.out","add_all__U1109.in1"],
          ["self.out","add_all__U1109.out"],
          ["mul_d0__U1095.in0","coeff_0_U1094.out"],
          ["mul_d1__U1097.in0","coeff_1_U1096.out"],
          ["mul_d2__U1099.in0","coeff_2_U1098.out"],
          ["mul_d3__U1101.in0","coeff_3_U1100.out"],
          ["mul_d4__U1103.in0","coeff_4_U1102.out"],
          ["self.d.0","mul_d0__U1095.in1"],
          ["self.d.1","mul_d1__U1097.in1"],
          ["self.d.2","mul_d2__U1099.in1"],
          ["self.d.3","mul_d3__U1101.in1"],
          ["self.d.4","mul_d4__U1103.in1"]
        ]
      },
      "aff__U1111":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1113.out","add_all__U1123.in0"],
          ["mul_d1__U1115.out","add_all__U1123.in1"],
          ["add_all__U1124.in0","add_all__U1123.out"],
          ["mul_d2__U1117.out","add_all__U1124.in1"],
          ["add_all__U1125.in0","add_all__U1124.out"],
          ["mul_d3__U1119.out","add_all__U1125.in1"],
          ["add_all__U1126.in0","add_all__U1125.out"],
          ["mul_d4__U1121.out","add_all__U1126.in1"],
          ["add_all__U1127.in0","add_all__U1126.out"],
          ["const_term_U1122.out","add_all__U1127.in1"],
          ["self.out","add_all__U1127.out"],
          ["mul_d0__U1113.in0","coeff_0_U1112.out"],
          ["mul_d1__U1115.in0","coeff_1_U1114.out"],
          ["mul_d2__U1117.in0","coeff_2_U1116.out"],
          ["mul_d3__U1119.in0","coeff_3_U1118.out"],
          ["mul_d4__U1121.in0","coeff_4_U1120.out"],
          ["self.d.0","mul_d0__U1113.in1"],
          ["self.d.1","mul_d1__U1115.in1"],
          ["self.d.2","mul_d2__U1117.in1"],
          ["self.d.3","mul_d3__U1119.in1"],
          ["self.d.4","mul_d4__U1121.in1"]
        ]
      },
      "aff__U112":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U114.out","add_all__U120.in0"],
          ["mul_d1__U116.out","add_all__U120.in1"],
          ["add_all__U121.in0","add_all__U120.out"],
          ["mul_d2__U118.out","add_all__U121.in1"],
          ["add_all__U122.in0","add_all__U121.out"],
          ["const_term_U119.out","add_all__U122.in1"],
          ["self.out","add_all__U122.out"],
          ["mul_d0__U114.in0","coeff_0_U113.out"],
          ["mul_d1__U116.in0","coeff_1_U115.out"],
          ["mul_d2__U118.in0","coeff_2_U117.out"],
          ["self.d.0","mul_d0__U114.in1"],
          ["self.d.1","mul_d1__U116.in1"],
          ["self.d.2","mul_d2__U118.in1"]
        ]
      },
      "aff__U1129":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1133":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1131.out","add_all__U1141.in0"],
          ["mul_d1__U1133.out","add_all__U1141.in1"],
          ["add_all__U1142.in0","add_all__U1141.out"],
          ["mul_d2__U1135.out","add_all__U1142.in1"],
          ["add_all__U1143.in0","add_all__U1142.out"],
          ["mul_d3__U1137.out","add_all__U1143.in1"],
          ["add_all__U1144.in0","add_all__U1143.out"],
          ["mul_d4__U1139.out","add_all__U1144.in1"],
          ["add_all__U1145.in0","add_all__U1144.out"],
          ["const_term_U1140.out","add_all__U1145.in1"],
          ["self.out","add_all__U1145.out"],
          ["mul_d0__U1131.in0","coeff_0_U1130.out"],
          ["mul_d1__U1133.in0","coeff_1_U1132.out"],
          ["mul_d2__U1135.in0","coeff_2_U1134.out"],
          ["mul_d3__U1137.in0","coeff_3_U1136.out"],
          ["mul_d4__U1139.in0","coeff_4_U1138.out"],
          ["self.d.0","mul_d0__U1131.in1"],
          ["self.d.1","mul_d1__U1133.in1"],
          ["self.d.2","mul_d2__U1135.in1"],
          ["self.d.3","mul_d3__U1137.in1"],
          ["self.d.4","mul_d4__U1139.in1"]
        ]
      },
      "aff__U1147":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1149.out","add_all__U1159.in0"],
          ["mul_d1__U1151.out","add_all__U1159.in1"],
          ["add_all__U1160.in0","add_all__U1159.out"],
          ["mul_d2__U1153.out","add_all__U1160.in1"],
          ["add_all__U1161.in0","add_all__U1160.out"],
          ["mul_d3__U1155.out","add_all__U1161.in1"],
          ["add_all__U1162.in0","add_all__U1161.out"],
          ["mul_d4__U1157.out","add_all__U1162.in1"],
          ["add_all__U1163.in0","add_all__U1162.out"],
          ["const_term_U1158.out","add_all__U1163.in1"],
          ["self.out","add_all__U1163.out"],
          ["mul_d0__U1149.in0","coeff_0_U1148.out"],
          ["mul_d1__U1151.in0","coeff_1_U1150.out"],
          ["mul_d2__U1153.in0","coeff_2_U1152.out"],
          ["mul_d3__U1155.in0","coeff_3_U1154.out"],
          ["mul_d4__U1157.in0","coeff_4_U1156.out"],
          ["self.d.0","mul_d0__U1149.in1"],
          ["self.d.1","mul_d1__U1151.in1"],
          ["self.d.2","mul_d2__U1153.in1"],
          ["self.d.3","mul_d3__U1155.in1"],
          ["self.d.4","mul_d4__U1157.in1"]
        ]
      },
      "aff__U1165":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1167.out","add_all__U1177.in0"],
          ["mul_d1__U1169.out","add_all__U1177.in1"],
          ["add_all__U1178.in0","add_all__U1177.out"],
          ["mul_d2__U1171.out","add_all__U1178.in1"],
          ["add_all__U1179.in0","add_all__U1178.out"],
          ["mul_d3__U1173.out","add_all__U1179.in1"],
          ["add_all__U1180.in0","add_all__U1179.out"],
          ["mul_d4__U1175.out","add_all__U1180.in1"],
          ["add_all__U1181.in0","add_all__U1180.out"],
          ["const_term_U1176.out","add_all__U1181.in1"],
          ["self.out","add_all__U1181.out"],
          ["mul_d0__U1167.in0","coeff_0_U1166.out"],
          ["mul_d1__U1169.in0","coeff_1_U1168.out"],
          ["mul_d2__U1171.in0","coeff_2_U1170.out"],
          ["mul_d3__U1173.in0","coeff_3_U1172.out"],
          ["mul_d4__U1175.in0","coeff_4_U1174.out"],
          ["self.d.0","mul_d0__U1167.in1"],
          ["self.d.1","mul_d1__U1169.in1"],
          ["self.d.2","mul_d2__U1171.in1"],
          ["self.d.3","mul_d3__U1173.in1"],
          ["self.d.4","mul_d4__U1175.in1"]
        ]
      },
      "aff__U1183":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1185.out","add_all__U1195.in0"],
          ["mul_d1__U1187.out","add_all__U1195.in1"],
          ["add_all__U1196.in0","add_all__U1195.out"],
          ["mul_d2__U1189.out","add_all__U1196.in1"],
          ["add_all__U1197.in0","add_all__U1196.out"],
          ["mul_d3__U1191.out","add_all__U1197.in1"],
          ["add_all__U1198.in0","add_all__U1197.out"],
          ["mul_d4__U1193.out","add_all__U1198.in1"],
          ["add_all__U1199.in0","add_all__U1198.out"],
          ["const_term_U1194.out","add_all__U1199.in1"],
          ["self.out","add_all__U1199.out"],
          ["mul_d0__U1185.in0","coeff_0_U1184.out"],
          ["mul_d1__U1187.in0","coeff_1_U1186.out"],
          ["mul_d2__U1189.in0","coeff_2_U1188.out"],
          ["mul_d3__U1191.in0","coeff_3_U1190.out"],
          ["mul_d4__U1193.in0","coeff_4_U1192.out"],
          ["self.d.0","mul_d0__U1185.in1"],
          ["self.d.1","mul_d1__U1187.in1"],
          ["self.d.2","mul_d2__U1189.in1"],
          ["self.d.3","mul_d3__U1191.in1"],
          ["self.d.4","mul_d4__U1193.in1"]
        ]
      },
      "aff__U1201":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1211":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1203.out","add_all__U1213.in0"],
          ["mul_d1__U1205.out","add_all__U1213.in1"],
          ["add_all__U1214.in0","add_all__U1213.out"],
          ["mul_d2__U1207.out","add_all__U1214.in1"],
          ["add_all__U1215.in0","add_all__U1214.out"],
          ["mul_d3__U1209.out","add_all__U1215.in1"],
          ["add_all__U1216.in0","add_all__U1215.out"],
          ["mul_d4__U1211.out","add_all__U1216.in1"],
          ["add_all__U1217.in0","add_all__U1216.out"],
          ["const_term_U1212.out","add_all__U1217.in1"],
          ["self.out","add_all__U1217.out"],
          ["mul_d0__U1203.in0","coeff_0_U1202.out"],
          ["mul_d1__U1205.in0","coeff_1_U1204.out"],
          ["mul_d2__U1207.in0","coeff_2_U1206.out"],
          ["mul_d3__U1209.in0","coeff_3_U1208.out"],
          ["mul_d4__U1211.in0","coeff_4_U1210.out"],
          ["self.d.0","mul_d0__U1203.in1"],
          ["self.d.1","mul_d1__U1205.in1"],
          ["self.d.2","mul_d2__U1207.in1"],
          ["self.d.3","mul_d3__U1209.in1"],
          ["self.d.4","mul_d4__U1211.in1"]
        ]
      },
      "aff__U1219":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1226":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1227":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1221.out","add_all__U1231.in0"],
          ["mul_d1__U1223.out","add_all__U1231.in1"],
          ["add_all__U1232.in0","add_all__U1231.out"],
          ["mul_d2__U1225.out","add_all__U1232.in1"],
          ["add_all__U1233.in0","add_all__U1232.out"],
          ["mul_d3__U1227.out","add_all__U1233.in1"],
          ["add_all__U1234.in0","add_all__U1233.out"],
          ["mul_d4__U1229.out","add_all__U1234.in1"],
          ["add_all__U1235.in0","add_all__U1234.out"],
          ["const_term_U1230.out","add_all__U1235.in1"],
          ["self.out","add_all__U1235.out"],
          ["mul_d0__U1221.in0","coeff_0_U1220.out"],
          ["mul_d1__U1223.in0","coeff_1_U1222.out"],
          ["mul_d2__U1225.in0","coeff_2_U1224.out"],
          ["mul_d3__U1227.in0","coeff_3_U1226.out"],
          ["mul_d4__U1229.in0","coeff_4_U1228.out"],
          ["self.d.0","mul_d0__U1221.in1"],
          ["self.d.1","mul_d1__U1223.in1"],
          ["self.d.2","mul_d2__U1225.in1"],
          ["self.d.3","mul_d3__U1227.in1"],
          ["self.d.4","mul_d4__U1229.in1"]
        ]
      },
      "aff__U1237":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1239.out","add_all__U1249.in0"],
          ["mul_d1__U1241.out","add_all__U1249.in1"],
          ["add_all__U1250.in0","add_all__U1249.out"],
          ["mul_d2__U1243.out","add_all__U1250.in1"],
          ["add_all__U1251.in0","add_all__U1250.out"],
          ["mul_d3__U1245.out","add_all__U1251.in1"],
          ["add_all__U1252.in0","add_all__U1251.out"],
          ["mul_d4__U1247.out","add_all__U1252.in1"],
          ["add_all__U1253.in0","add_all__U1252.out"],
          ["const_term_U1248.out","add_all__U1253.in1"],
          ["self.out","add_all__U1253.out"],
          ["mul_d0__U1239.in0","coeff_0_U1238.out"],
          ["mul_d1__U1241.in0","coeff_1_U1240.out"],
          ["mul_d2__U1243.in0","coeff_2_U1242.out"],
          ["mul_d3__U1245.in0","coeff_3_U1244.out"],
          ["mul_d4__U1247.in0","coeff_4_U1246.out"],
          ["self.d.0","mul_d0__U1239.in1"],
          ["self.d.1","mul_d1__U1241.in1"],
          ["self.d.2","mul_d2__U1243.in1"],
          ["self.d.3","mul_d3__U1245.in1"],
          ["self.d.4","mul_d4__U1247.in1"]
        ]
      },
      "aff__U135":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f49"]}
          },
          "mul_d0__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U137.out","add_all__U147.in0"],
          ["mul_d1__U139.out","add_all__U147.in1"],
          ["add_all__U148.in0","add_all__U147.out"],
          ["mul_d2__U141.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["mul_d3__U143.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["mul_d4__U145.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["const_term_U146.out","add_all__U151.in1"],
          ["self.out","add_all__U151.out"],
          ["mul_d0__U137.in0","coeff_0_U136.out"],
          ["mul_d1__U139.in0","coeff_1_U138.out"],
          ["mul_d2__U141.in0","coeff_2_U140.out"],
          ["mul_d3__U143.in0","coeff_3_U142.out"],
          ["mul_d4__U145.in0","coeff_4_U144.out"],
          ["self.d.0","mul_d0__U137.in1"],
          ["self.d.1","mul_d1__U139.in1"],
          ["self.d.2","mul_d2__U141.in1"],
          ["self.d.3","mul_d3__U143.in1"],
          ["self.d.4","mul_d4__U145.in1"]
        ]
      },
      "aff__U187":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f49"]}
          },
          "mul_d0__U189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U189.out","add_all__U199.in0"],
          ["mul_d1__U191.out","add_all__U199.in1"],
          ["add_all__U200.in0","add_all__U199.out"],
          ["mul_d2__U193.out","add_all__U200.in1"],
          ["add_all__U201.in0","add_all__U200.out"],
          ["mul_d3__U195.out","add_all__U201.in1"],
          ["add_all__U202.in0","add_all__U201.out"],
          ["mul_d4__U197.out","add_all__U202.in1"],
          ["add_all__U203.in0","add_all__U202.out"],
          ["const_term_U198.out","add_all__U203.in1"],
          ["self.out","add_all__U203.out"],
          ["mul_d0__U189.in0","coeff_0_U188.out"],
          ["mul_d1__U191.in0","coeff_1_U190.out"],
          ["mul_d2__U193.in0","coeff_2_U192.out"],
          ["mul_d3__U195.in0","coeff_3_U194.out"],
          ["mul_d4__U197.in0","coeff_4_U196.out"],
          ["self.d.0","mul_d0__U189.in1"],
          ["self.d.1","mul_d1__U191.in1"],
          ["self.d.2","mul_d2__U193.in1"],
          ["self.d.3","mul_d3__U195.in1"],
          ["self.d.4","mul_d4__U197.in1"]
        ]
      },
      "aff__U239":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1f49"]}
          },
          "mul_d0__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U241.out","add_all__U251.in0"],
          ["mul_d1__U243.out","add_all__U251.in1"],
          ["add_all__U252.in0","add_all__U251.out"],
          ["mul_d2__U245.out","add_all__U252.in1"],
          ["add_all__U253.in0","add_all__U252.out"],
          ["mul_d3__U247.out","add_all__U253.in1"],
          ["add_all__U254.in0","add_all__U253.out"],
          ["mul_d4__U249.out","add_all__U254.in1"],
          ["add_all__U255.in0","add_all__U254.out"],
          ["const_term_U250.out","add_all__U255.in1"],
          ["self.out","add_all__U255.out"],
          ["mul_d0__U241.in0","coeff_0_U240.out"],
          ["mul_d1__U243.in0","coeff_1_U242.out"],
          ["mul_d2__U245.in0","coeff_2_U244.out"],
          ["mul_d3__U247.in0","coeff_3_U246.out"],
          ["mul_d4__U249.in0","coeff_4_U248.out"],
          ["self.d.0","mul_d0__U241.in1"],
          ["self.d.1","mul_d1__U243.in1"],
          ["self.d.2","mul_d2__U245.in1"],
          ["self.d.3","mul_d3__U247.in1"],
          ["self.d.4","mul_d4__U249.in1"]
        ]
      },
      "aff__U291":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "coeff_2_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_3_U298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h3e91"]}
          },
          "mul_d0__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U293.out","add_all__U301.in0"],
          ["mul_d1__U295.out","add_all__U301.in1"],
          ["add_all__U302.in0","add_all__U301.out"],
          ["mul_d2__U297.out","add_all__U302.in1"],
          ["add_all__U303.in0","add_all__U302.out"],
          ["mul_d3__U299.out","add_all__U303.in1"],
          ["add_all__U304.in0","add_all__U303.out"],
          ["const_term_U300.out","add_all__U304.in1"],
          ["self.out","add_all__U304.out"],
          ["mul_d0__U293.in0","coeff_0_U292.out"],
          ["mul_d1__U295.in0","coeff_1_U294.out"],
          ["mul_d2__U297.in0","coeff_2_U296.out"],
          ["mul_d3__U299.in0","coeff_3_U298.out"],
          ["self.d.0","mul_d0__U293.in1"],
          ["self.d.1","mul_d1__U295.in1"],
          ["self.d.2","mul_d2__U297.in1"],
          ["self.d.3","mul_d3__U299.in1"]
        ]
      },
      "aff__U30":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U44":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U45":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U46":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0048"]}
          },
          "coeff_2_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "coeff_3_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "coeff_4_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U32":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U34":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U36":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U38":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U32.out","add_all__U42.in0"],
          ["mul_d1__U34.out","add_all__U42.in1"],
          ["add_all__U43.in0","add_all__U42.out"],
          ["mul_d2__U36.out","add_all__U43.in1"],
          ["add_all__U44.in0","add_all__U43.out"],
          ["mul_d3__U38.out","add_all__U44.in1"],
          ["add_all__U45.in0","add_all__U44.out"],
          ["mul_d4__U40.out","add_all__U45.in1"],
          ["add_all__U46.in0","add_all__U45.out"],
          ["const_term_U41.out","add_all__U46.in1"],
          ["self.out","add_all__U46.out"],
          ["mul_d0__U32.in0","coeff_0_U31.out"],
          ["mul_d1__U34.in0","coeff_1_U33.out"],
          ["mul_d2__U36.in0","coeff_2_U35.out"],
          ["mul_d3__U38.in0","coeff_3_U37.out"],
          ["mul_d4__U40.in0","coeff_4_U39.out"],
          ["self.d.0","mul_d0__U32.in1"],
          ["self.d.1","mul_d1__U34.in1"],
          ["self.d.2","mul_d2__U36.in1"],
          ["self.d.3","mul_d3__U38.in1"],
          ["self.d.4","mul_d4__U40.in1"]
        ]
      },
      "aff__U338":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U340.out","add_all__U346.in0"],
          ["mul_d1__U342.out","add_all__U346.in1"],
          ["add_all__U347.in0","add_all__U346.out"],
          ["mul_d2__U344.out","add_all__U347.in1"],
          ["add_all__U348.in0","add_all__U347.out"],
          ["const_term_U345.out","add_all__U348.in1"],
          ["self.out","add_all__U348.out"],
          ["mul_d0__U340.in0","coeff_0_U339.out"],
          ["mul_d1__U342.in0","coeff_1_U341.out"],
          ["mul_d2__U344.in0","coeff_2_U343.out"],
          ["self.d.0","mul_d0__U340.in1"],
          ["self.d.1","mul_d1__U342.in1"],
          ["self.d.2","mul_d2__U344.in1"]
        ]
      },
      "aff__U350":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U356":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U352.out","add_all__U358.in0"],
          ["mul_d1__U354.out","add_all__U358.in1"],
          ["add_all__U359.in0","add_all__U358.out"],
          ["mul_d2__U356.out","add_all__U359.in1"],
          ["add_all__U360.in0","add_all__U359.out"],
          ["const_term_U357.out","add_all__U360.in1"],
          ["self.out","add_all__U360.out"],
          ["mul_d0__U352.in0","coeff_0_U351.out"],
          ["mul_d1__U354.in0","coeff_1_U353.out"],
          ["mul_d2__U356.in0","coeff_2_U355.out"],
          ["self.d.0","mul_d0__U352.in1"],
          ["self.d.1","mul_d1__U354.in1"],
          ["self.d.2","mul_d2__U356.in1"]
        ]
      },
      "aff__U362":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U364.out","add_all__U374.in0"],
          ["mul_d1__U366.out","add_all__U374.in1"],
          ["add_all__U375.in0","add_all__U374.out"],
          ["mul_d2__U368.out","add_all__U375.in1"],
          ["add_all__U376.in0","add_all__U375.out"],
          ["mul_d3__U370.out","add_all__U376.in1"],
          ["add_all__U377.in0","add_all__U376.out"],
          ["mul_d4__U372.out","add_all__U377.in1"],
          ["add_all__U378.in0","add_all__U377.out"],
          ["const_term_U373.out","add_all__U378.in1"],
          ["self.out","add_all__U378.out"],
          ["mul_d0__U364.in0","coeff_0_U363.out"],
          ["mul_d1__U366.in0","coeff_1_U365.out"],
          ["mul_d2__U368.in0","coeff_2_U367.out"],
          ["mul_d3__U370.in0","coeff_3_U369.out"],
          ["mul_d4__U372.in0","coeff_4_U371.out"],
          ["self.d.0","mul_d0__U364.in1"],
          ["self.d.1","mul_d1__U366.in1"],
          ["self.d.2","mul_d2__U368.in1"],
          ["self.d.3","mul_d3__U370.in1"],
          ["self.d.4","mul_d4__U372.in1"]
        ]
      },
      "aff__U380":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U382.out","add_all__U392.in0"],
          ["mul_d1__U384.out","add_all__U392.in1"],
          ["add_all__U393.in0","add_all__U392.out"],
          ["mul_d2__U386.out","add_all__U393.in1"],
          ["add_all__U394.in0","add_all__U393.out"],
          ["mul_d3__U388.out","add_all__U394.in1"],
          ["add_all__U395.in0","add_all__U394.out"],
          ["mul_d4__U390.out","add_all__U395.in1"],
          ["add_all__U396.in0","add_all__U395.out"],
          ["const_term_U391.out","add_all__U396.in1"],
          ["self.out","add_all__U396.out"],
          ["mul_d0__U382.in0","coeff_0_U381.out"],
          ["mul_d1__U384.in0","coeff_1_U383.out"],
          ["mul_d2__U386.in0","coeff_2_U385.out"],
          ["mul_d3__U388.in0","coeff_3_U387.out"],
          ["mul_d4__U390.in0","coeff_4_U389.out"],
          ["self.d.0","mul_d0__U382.in1"],
          ["self.d.1","mul_d1__U384.in1"],
          ["self.d.2","mul_d2__U386.in1"],
          ["self.d.3","mul_d3__U388.in1"],
          ["self.d.4","mul_d4__U390.in1"]
        ]
      },
      "aff__U398":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U400.out","add_all__U410.in0"],
          ["mul_d1__U402.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["mul_d2__U404.out","add_all__U411.in1"],
          ["add_all__U412.in0","add_all__U411.out"],
          ["mul_d3__U406.out","add_all__U412.in1"],
          ["add_all__U413.in0","add_all__U412.out"],
          ["mul_d4__U408.out","add_all__U413.in1"],
          ["add_all__U414.in0","add_all__U413.out"],
          ["const_term_U409.out","add_all__U414.in1"],
          ["self.out","add_all__U414.out"],
          ["mul_d0__U400.in0","coeff_0_U399.out"],
          ["mul_d1__U402.in0","coeff_1_U401.out"],
          ["mul_d2__U404.in0","coeff_2_U403.out"],
          ["mul_d3__U406.in0","coeff_3_U405.out"],
          ["mul_d4__U408.in0","coeff_4_U407.out"],
          ["self.d.0","mul_d0__U400.in1"],
          ["self.d.1","mul_d1__U402.in1"],
          ["self.d.2","mul_d2__U404.in1"],
          ["self.d.3","mul_d3__U406.in1"],
          ["self.d.4","mul_d4__U408.in1"]
        ]
      },
      "aff__U416":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U424":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U418.out","add_all__U424.in0"],
          ["mul_d1__U420.out","add_all__U424.in1"],
          ["add_all__U425.in0","add_all__U424.out"],
          ["mul_d2__U422.out","add_all__U425.in1"],
          ["add_all__U426.in0","add_all__U425.out"],
          ["const_term_U423.out","add_all__U426.in1"],
          ["self.out","add_all__U426.out"],
          ["mul_d0__U418.in0","coeff_0_U417.out"],
          ["mul_d1__U420.in0","coeff_1_U419.out"],
          ["mul_d2__U422.in0","coeff_2_U421.out"],
          ["self.d.0","mul_d0__U418.in1"],
          ["self.d.1","mul_d1__U420.in1"],
          ["self.d.2","mul_d2__U422.in1"]
        ]
      },
      "aff__U428":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U440":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U430":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U430.out","add_all__U440.in0"],
          ["mul_d1__U432.out","add_all__U440.in1"],
          ["add_all__U441.in0","add_all__U440.out"],
          ["mul_d2__U434.out","add_all__U441.in1"],
          ["add_all__U442.in0","add_all__U441.out"],
          ["mul_d3__U436.out","add_all__U442.in1"],
          ["add_all__U443.in0","add_all__U442.out"],
          ["mul_d4__U438.out","add_all__U443.in1"],
          ["add_all__U444.in0","add_all__U443.out"],
          ["const_term_U439.out","add_all__U444.in1"],
          ["self.out","add_all__U444.out"],
          ["mul_d0__U430.in0","coeff_0_U429.out"],
          ["mul_d1__U432.in0","coeff_1_U431.out"],
          ["mul_d2__U434.in0","coeff_2_U433.out"],
          ["mul_d3__U436.in0","coeff_3_U435.out"],
          ["mul_d4__U438.in0","coeff_4_U437.out"],
          ["self.d.0","mul_d0__U430.in1"],
          ["self.d.1","mul_d1__U432.in1"],
          ["self.d.2","mul_d2__U434.in1"],
          ["self.d.3","mul_d3__U436.in1"],
          ["self.d.4","mul_d4__U438.in1"]
        ]
      },
      "aff__U446":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U449":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U448.out","add_all__U458.in0"],
          ["mul_d1__U450.out","add_all__U458.in1"],
          ["add_all__U459.in0","add_all__U458.out"],
          ["mul_d2__U452.out","add_all__U459.in1"],
          ["add_all__U460.in0","add_all__U459.out"],
          ["mul_d3__U454.out","add_all__U460.in1"],
          ["add_all__U461.in0","add_all__U460.out"],
          ["mul_d4__U456.out","add_all__U461.in1"],
          ["add_all__U462.in0","add_all__U461.out"],
          ["const_term_U457.out","add_all__U462.in1"],
          ["self.out","add_all__U462.out"],
          ["mul_d0__U448.in0","coeff_0_U447.out"],
          ["mul_d1__U450.in0","coeff_1_U449.out"],
          ["mul_d2__U452.in0","coeff_2_U451.out"],
          ["mul_d3__U454.in0","coeff_3_U453.out"],
          ["mul_d4__U456.in0","coeff_4_U455.out"],
          ["self.d.0","mul_d0__U448.in1"],
          ["self.d.1","mul_d1__U450.in1"],
          ["self.d.2","mul_d2__U452.in1"],
          ["self.d.3","mul_d3__U454.in1"],
          ["self.d.4","mul_d4__U456.in1"]
        ]
      },
      "aff__U464":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U474":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U466.out","add_all__U476.in0"],
          ["mul_d1__U468.out","add_all__U476.in1"],
          ["add_all__U477.in0","add_all__U476.out"],
          ["mul_d2__U470.out","add_all__U477.in1"],
          ["add_all__U478.in0","add_all__U477.out"],
          ["mul_d3__U472.out","add_all__U478.in1"],
          ["add_all__U479.in0","add_all__U478.out"],
          ["mul_d4__U474.out","add_all__U479.in1"],
          ["add_all__U480.in0","add_all__U479.out"],
          ["const_term_U475.out","add_all__U480.in1"],
          ["self.out","add_all__U480.out"],
          ["mul_d0__U466.in0","coeff_0_U465.out"],
          ["mul_d1__U468.in0","coeff_1_U467.out"],
          ["mul_d2__U470.in0","coeff_2_U469.out"],
          ["mul_d3__U472.in0","coeff_3_U471.out"],
          ["mul_d4__U474.in0","coeff_4_U473.out"],
          ["self.d.0","mul_d0__U466.in1"],
          ["self.d.1","mul_d1__U468.in1"],
          ["self.d.2","mul_d2__U470.in1"],
          ["self.d.3","mul_d3__U472.in1"],
          ["self.d.4","mul_d4__U474.in1"]
        ]
      },
      "aff__U482":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U493":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U484.out","add_all__U492.in0"],
          ["mul_d1__U486.out","add_all__U492.in1"],
          ["add_all__U493.in0","add_all__U492.out"],
          ["mul_d2__U488.out","add_all__U493.in1"],
          ["add_all__U494.in0","add_all__U493.out"],
          ["mul_d3__U490.out","add_all__U494.in1"],
          ["add_all__U495.in0","add_all__U494.out"],
          ["const_term_U491.out","add_all__U495.in1"],
          ["self.out","add_all__U495.out"],
          ["mul_d0__U484.in0","coeff_0_U483.out"],
          ["mul_d1__U486.in0","coeff_1_U485.out"],
          ["mul_d2__U488.in0","coeff_2_U487.out"],
          ["mul_d3__U490.in0","coeff_3_U489.out"],
          ["self.d.0","mul_d0__U484.in1"],
          ["self.d.1","mul_d1__U486.in1"],
          ["self.d.2","mul_d2__U488.in1"],
          ["self.d.3","mul_d3__U490.in1"]
        ]
      },
      "aff__U497":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U507":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U510":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U505":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U499.out","add_all__U507.in0"],
          ["mul_d1__U501.out","add_all__U507.in1"],
          ["add_all__U508.in0","add_all__U507.out"],
          ["mul_d2__U503.out","add_all__U508.in1"],
          ["add_all__U509.in0","add_all__U508.out"],
          ["mul_d3__U505.out","add_all__U509.in1"],
          ["add_all__U510.in0","add_all__U509.out"],
          ["const_term_U506.out","add_all__U510.in1"],
          ["self.out","add_all__U510.out"],
          ["mul_d0__U499.in0","coeff_0_U498.out"],
          ["mul_d1__U501.in0","coeff_1_U500.out"],
          ["mul_d2__U503.in0","coeff_2_U502.out"],
          ["mul_d3__U505.in0","coeff_3_U504.out"],
          ["self.d.0","mul_d0__U499.in1"],
          ["self.d.1","mul_d1__U501.in1"],
          ["self.d.2","mul_d2__U503.in1"],
          ["self.d.3","mul_d3__U505.in1"]
        ]
      },
      "aff__U563":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U565.out","add_all__U573.in0"],
          ["mul_d1__U567.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["mul_d2__U569.out","add_all__U574.in1"],
          ["add_all__U575.in0","add_all__U574.out"],
          ["mul_d3__U571.out","add_all__U575.in1"],
          ["add_all__U576.in0","add_all__U575.out"],
          ["const_term_U572.out","add_all__U576.in1"],
          ["self.out","add_all__U576.out"],
          ["mul_d0__U565.in0","coeff_0_U564.out"],
          ["mul_d1__U567.in0","coeff_1_U566.out"],
          ["mul_d2__U569.in0","coeff_2_U568.out"],
          ["mul_d3__U571.in0","coeff_3_U570.out"],
          ["self.d.0","mul_d0__U565.in1"],
          ["self.d.1","mul_d1__U567.in1"],
          ["self.d.2","mul_d2__U569.in1"],
          ["self.d.3","mul_d3__U571.in1"]
        ]
      },
      "aff__U578":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U591":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U585":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U580":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U586":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U580.out","add_all__U588.in0"],
          ["mul_d1__U582.out","add_all__U588.in1"],
          ["add_all__U589.in0","add_all__U588.out"],
          ["mul_d2__U584.out","add_all__U589.in1"],
          ["add_all__U590.in0","add_all__U589.out"],
          ["mul_d3__U586.out","add_all__U590.in1"],
          ["add_all__U591.in0","add_all__U590.out"],
          ["const_term_U587.out","add_all__U591.in1"],
          ["self.out","add_all__U591.out"],
          ["mul_d0__U580.in0","coeff_0_U579.out"],
          ["mul_d1__U582.in0","coeff_1_U581.out"],
          ["mul_d2__U584.in0","coeff_2_U583.out"],
          ["mul_d3__U586.in0","coeff_3_U585.out"],
          ["self.d.0","mul_d0__U580.in1"],
          ["self.d.1","mul_d1__U582.in1"],
          ["self.d.2","mul_d2__U584.in1"],
          ["self.d.3","mul_d3__U586.in1"]
        ]
      },
      "aff__U593":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U595.out","add_all__U605.in0"],
          ["mul_d1__U597.out","add_all__U605.in1"],
          ["add_all__U606.in0","add_all__U605.out"],
          ["mul_d2__U599.out","add_all__U606.in1"],
          ["add_all__U607.in0","add_all__U606.out"],
          ["mul_d3__U601.out","add_all__U607.in1"],
          ["add_all__U608.in0","add_all__U607.out"],
          ["mul_d4__U603.out","add_all__U608.in1"],
          ["add_all__U609.in0","add_all__U608.out"],
          ["const_term_U604.out","add_all__U609.in1"],
          ["self.out","add_all__U609.out"],
          ["mul_d0__U595.in0","coeff_0_U594.out"],
          ["mul_d1__U597.in0","coeff_1_U596.out"],
          ["mul_d2__U599.in0","coeff_2_U598.out"],
          ["mul_d3__U601.in0","coeff_3_U600.out"],
          ["mul_d4__U603.in0","coeff_4_U602.out"],
          ["self.d.0","mul_d0__U595.in1"],
          ["self.d.1","mul_d1__U597.in1"],
          ["self.d.2","mul_d2__U599.in1"],
          ["self.d.3","mul_d3__U601.in1"],
          ["self.d.4","mul_d4__U603.in1"]
        ]
      },
      "aff__U611":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U624":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U625":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U626":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U614":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U616":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U622":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U613.out","add_all__U623.in0"],
          ["mul_d1__U615.out","add_all__U623.in1"],
          ["add_all__U624.in0","add_all__U623.out"],
          ["mul_d2__U617.out","add_all__U624.in1"],
          ["add_all__U625.in0","add_all__U624.out"],
          ["mul_d3__U619.out","add_all__U625.in1"],
          ["add_all__U626.in0","add_all__U625.out"],
          ["mul_d4__U621.out","add_all__U626.in1"],
          ["add_all__U627.in0","add_all__U626.out"],
          ["const_term_U622.out","add_all__U627.in1"],
          ["self.out","add_all__U627.out"],
          ["mul_d0__U613.in0","coeff_0_U612.out"],
          ["mul_d1__U615.in0","coeff_1_U614.out"],
          ["mul_d2__U617.in0","coeff_2_U616.out"],
          ["mul_d3__U619.in0","coeff_3_U618.out"],
          ["mul_d4__U621.in0","coeff_4_U620.out"],
          ["self.d.0","mul_d0__U613.in1"],
          ["self.d.1","mul_d1__U615.in1"],
          ["self.d.2","mul_d2__U617.in1"],
          ["self.d.3","mul_d3__U619.in1"],
          ["self.d.4","mul_d4__U621.in1"]
        ]
      },
      "aff__U629":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U645":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U631.out","add_all__U641.in0"],
          ["mul_d1__U633.out","add_all__U641.in1"],
          ["add_all__U642.in0","add_all__U641.out"],
          ["mul_d2__U635.out","add_all__U642.in1"],
          ["add_all__U643.in0","add_all__U642.out"],
          ["mul_d3__U637.out","add_all__U643.in1"],
          ["add_all__U644.in0","add_all__U643.out"],
          ["mul_d4__U639.out","add_all__U644.in1"],
          ["add_all__U645.in0","add_all__U644.out"],
          ["const_term_U640.out","add_all__U645.in1"],
          ["self.out","add_all__U645.out"],
          ["mul_d0__U631.in0","coeff_0_U630.out"],
          ["mul_d1__U633.in0","coeff_1_U632.out"],
          ["mul_d2__U635.in0","coeff_2_U634.out"],
          ["mul_d3__U637.in0","coeff_3_U636.out"],
          ["mul_d4__U639.in0","coeff_4_U638.out"],
          ["self.d.0","mul_d0__U631.in1"],
          ["self.d.1","mul_d1__U633.in1"],
          ["self.d.2","mul_d2__U635.in1"],
          ["self.d.3","mul_d3__U637.in1"],
          ["self.d.4","mul_d4__U639.in1"]
        ]
      },
      "aff__U647":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U649.out","add_all__U659.in0"],
          ["mul_d1__U651.out","add_all__U659.in1"],
          ["add_all__U660.in0","add_all__U659.out"],
          ["mul_d2__U653.out","add_all__U660.in1"],
          ["add_all__U661.in0","add_all__U660.out"],
          ["mul_d3__U655.out","add_all__U661.in1"],
          ["add_all__U662.in0","add_all__U661.out"],
          ["mul_d4__U657.out","add_all__U662.in1"],
          ["add_all__U663.in0","add_all__U662.out"],
          ["const_term_U658.out","add_all__U663.in1"],
          ["self.out","add_all__U663.out"],
          ["mul_d0__U649.in0","coeff_0_U648.out"],
          ["mul_d1__U651.in0","coeff_1_U650.out"],
          ["mul_d2__U653.in0","coeff_2_U652.out"],
          ["mul_d3__U655.in0","coeff_3_U654.out"],
          ["mul_d4__U657.in0","coeff_4_U656.out"],
          ["self.d.0","mul_d0__U649.in1"],
          ["self.d.1","mul_d1__U651.in1"],
          ["self.d.2","mul_d2__U653.in1"],
          ["self.d.3","mul_d3__U655.in1"],
          ["self.d.4","mul_d4__U657.in1"]
        ]
      },
      "aff__U66":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U67":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U68":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U68.out","add_all__U74.in0"],
          ["mul_d1__U70.out","add_all__U74.in1"],
          ["add_all__U75.in0","add_all__U74.out"],
          ["mul_d2__U72.out","add_all__U75.in1"],
          ["add_all__U76.in0","add_all__U75.out"],
          ["const_term_U73.out","add_all__U76.in1"],
          ["self.out","add_all__U76.out"],
          ["mul_d0__U68.in0","coeff_0_U67.out"],
          ["mul_d1__U70.in0","coeff_1_U69.out"],
          ["mul_d2__U72.in0","coeff_2_U71.out"],
          ["self.d.0","mul_d0__U68.in1"],
          ["self.d.1","mul_d1__U70.in1"],
          ["self.d.2","mul_d2__U72.in1"]
        ]
      },
      "aff__U665":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U677":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U678":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U679":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U680":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U681":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U666":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U667":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U669":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U667.out","add_all__U677.in0"],
          ["mul_d1__U669.out","add_all__U677.in1"],
          ["add_all__U678.in0","add_all__U677.out"],
          ["mul_d2__U671.out","add_all__U678.in1"],
          ["add_all__U679.in0","add_all__U678.out"],
          ["mul_d3__U673.out","add_all__U679.in1"],
          ["add_all__U680.in0","add_all__U679.out"],
          ["mul_d4__U675.out","add_all__U680.in1"],
          ["add_all__U681.in0","add_all__U680.out"],
          ["const_term_U676.out","add_all__U681.in1"],
          ["self.out","add_all__U681.out"],
          ["mul_d0__U667.in0","coeff_0_U666.out"],
          ["mul_d1__U669.in0","coeff_1_U668.out"],
          ["mul_d2__U671.in0","coeff_2_U670.out"],
          ["mul_d3__U673.in0","coeff_3_U672.out"],
          ["mul_d4__U675.in0","coeff_4_U674.out"],
          ["self.d.0","mul_d0__U667.in1"],
          ["self.d.1","mul_d1__U669.in1"],
          ["self.d.2","mul_d2__U671.in1"],
          ["self.d.3","mul_d3__U673.in1"],
          ["self.d.4","mul_d4__U675.in1"]
        ]
      },
      "aff__U683":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U695":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U697":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U698":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U685":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U687":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U685.out","add_all__U695.in0"],
          ["mul_d1__U687.out","add_all__U695.in1"],
          ["add_all__U696.in0","add_all__U695.out"],
          ["mul_d2__U689.out","add_all__U696.in1"],
          ["add_all__U697.in0","add_all__U696.out"],
          ["mul_d3__U691.out","add_all__U697.in1"],
          ["add_all__U698.in0","add_all__U697.out"],
          ["mul_d4__U693.out","add_all__U698.in1"],
          ["add_all__U699.in0","add_all__U698.out"],
          ["const_term_U694.out","add_all__U699.in1"],
          ["self.out","add_all__U699.out"],
          ["mul_d0__U685.in0","coeff_0_U684.out"],
          ["mul_d1__U687.in0","coeff_1_U686.out"],
          ["mul_d2__U689.in0","coeff_2_U688.out"],
          ["mul_d3__U691.in0","coeff_3_U690.out"],
          ["mul_d4__U693.in0","coeff_4_U692.out"],
          ["self.d.0","mul_d0__U685.in1"],
          ["self.d.1","mul_d1__U687.in1"],
          ["self.d.2","mul_d2__U689.in1"],
          ["self.d.3","mul_d3__U691.in1"],
          ["self.d.4","mul_d4__U693.in1"]
        ]
      },
      "aff__U701":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U713":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U714":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U716":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U703.out","add_all__U713.in0"],
          ["mul_d1__U705.out","add_all__U713.in1"],
          ["add_all__U714.in0","add_all__U713.out"],
          ["mul_d2__U707.out","add_all__U714.in1"],
          ["add_all__U715.in0","add_all__U714.out"],
          ["mul_d3__U709.out","add_all__U715.in1"],
          ["add_all__U716.in0","add_all__U715.out"],
          ["mul_d4__U711.out","add_all__U716.in1"],
          ["add_all__U717.in0","add_all__U716.out"],
          ["const_term_U712.out","add_all__U717.in1"],
          ["self.out","add_all__U717.out"],
          ["mul_d0__U703.in0","coeff_0_U702.out"],
          ["mul_d1__U705.in0","coeff_1_U704.out"],
          ["mul_d2__U707.in0","coeff_2_U706.out"],
          ["mul_d3__U709.in0","coeff_3_U708.out"],
          ["mul_d4__U711.in0","coeff_4_U710.out"],
          ["self.d.0","mul_d0__U703.in1"],
          ["self.d.1","mul_d1__U705.in1"],
          ["self.d.2","mul_d2__U707.in1"],
          ["self.d.3","mul_d3__U709.in1"],
          ["self.d.4","mul_d4__U711.in1"]
        ]
      },
      "aff__U719":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U734":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U735":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U726":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U727":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U721.out","add_all__U731.in0"],
          ["mul_d1__U723.out","add_all__U731.in1"],
          ["add_all__U732.in0","add_all__U731.out"],
          ["mul_d2__U725.out","add_all__U732.in1"],
          ["add_all__U733.in0","add_all__U732.out"],
          ["mul_d3__U727.out","add_all__U733.in1"],
          ["add_all__U734.in0","add_all__U733.out"],
          ["mul_d4__U729.out","add_all__U734.in1"],
          ["add_all__U735.in0","add_all__U734.out"],
          ["const_term_U730.out","add_all__U735.in1"],
          ["self.out","add_all__U735.out"],
          ["mul_d0__U721.in0","coeff_0_U720.out"],
          ["mul_d1__U723.in0","coeff_1_U722.out"],
          ["mul_d2__U725.in0","coeff_2_U724.out"],
          ["mul_d3__U727.in0","coeff_3_U726.out"],
          ["mul_d4__U729.in0","coeff_4_U728.out"],
          ["self.d.0","mul_d0__U721.in1"],
          ["self.d.1","mul_d1__U723.in1"],
          ["self.d.2","mul_d2__U725.in1"],
          ["self.d.3","mul_d3__U727.in1"],
          ["self.d.4","mul_d4__U729.in1"]
        ]
      },
      "aff__U787":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U793":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U789.out","add_all__U799.in0"],
          ["mul_d1__U791.out","add_all__U799.in1"],
          ["add_all__U800.in0","add_all__U799.out"],
          ["mul_d2__U793.out","add_all__U800.in1"],
          ["add_all__U801.in0","add_all__U800.out"],
          ["mul_d3__U795.out","add_all__U801.in1"],
          ["add_all__U802.in0","add_all__U801.out"],
          ["mul_d4__U797.out","add_all__U802.in1"],
          ["add_all__U803.in0","add_all__U802.out"],
          ["const_term_U798.out","add_all__U803.in1"],
          ["self.out","add_all__U803.out"],
          ["mul_d0__U789.in0","coeff_0_U788.out"],
          ["mul_d1__U791.in0","coeff_1_U790.out"],
          ["mul_d2__U793.in0","coeff_2_U792.out"],
          ["mul_d3__U795.in0","coeff_3_U794.out"],
          ["mul_d4__U797.in0","coeff_4_U796.out"],
          ["self.d.0","mul_d0__U789.in1"],
          ["self.d.1","mul_d1__U791.in1"],
          ["self.d.2","mul_d2__U793.in1"],
          ["self.d.3","mul_d3__U795.in1"],
          ["self.d.4","mul_d4__U797.in1"]
        ]
      },
      "aff__U805":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U807.out","add_all__U817.in0"],
          ["mul_d1__U809.out","add_all__U817.in1"],
          ["add_all__U818.in0","add_all__U817.out"],
          ["mul_d2__U811.out","add_all__U818.in1"],
          ["add_all__U819.in0","add_all__U818.out"],
          ["mul_d3__U813.out","add_all__U819.in1"],
          ["add_all__U820.in0","add_all__U819.out"],
          ["mul_d4__U815.out","add_all__U820.in1"],
          ["add_all__U821.in0","add_all__U820.out"],
          ["const_term_U816.out","add_all__U821.in1"],
          ["self.out","add_all__U821.out"],
          ["mul_d0__U807.in0","coeff_0_U806.out"],
          ["mul_d1__U809.in0","coeff_1_U808.out"],
          ["mul_d2__U811.in0","coeff_2_U810.out"],
          ["mul_d3__U813.in0","coeff_3_U812.out"],
          ["mul_d4__U815.in0","coeff_4_U814.out"],
          ["self.d.0","mul_d0__U807.in1"],
          ["self.d.1","mul_d1__U809.in1"],
          ["self.d.2","mul_d2__U811.in1"],
          ["self.d.3","mul_d3__U813.in1"],
          ["self.d.4","mul_d4__U815.in1"]
        ]
      },
      "aff__U823":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U826":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U828":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U825.out","add_all__U835.in0"],
          ["mul_d1__U827.out","add_all__U835.in1"],
          ["add_all__U836.in0","add_all__U835.out"],
          ["mul_d2__U829.out","add_all__U836.in1"],
          ["add_all__U837.in0","add_all__U836.out"],
          ["mul_d3__U831.out","add_all__U837.in1"],
          ["add_all__U838.in0","add_all__U837.out"],
          ["mul_d4__U833.out","add_all__U838.in1"],
          ["add_all__U839.in0","add_all__U838.out"],
          ["const_term_U834.out","add_all__U839.in1"],
          ["self.out","add_all__U839.out"],
          ["mul_d0__U825.in0","coeff_0_U824.out"],
          ["mul_d1__U827.in0","coeff_1_U826.out"],
          ["mul_d2__U829.in0","coeff_2_U828.out"],
          ["mul_d3__U831.in0","coeff_3_U830.out"],
          ["mul_d4__U833.in0","coeff_4_U832.out"],
          ["self.d.0","mul_d0__U825.in1"],
          ["self.d.1","mul_d1__U827.in1"],
          ["self.d.2","mul_d2__U829.in1"],
          ["self.d.3","mul_d3__U831.in1"],
          ["self.d.4","mul_d4__U833.in1"]
        ]
      },
      "aff__U841":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U846":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U843.out","add_all__U853.in0"],
          ["mul_d1__U845.out","add_all__U853.in1"],
          ["add_all__U854.in0","add_all__U853.out"],
          ["mul_d2__U847.out","add_all__U854.in1"],
          ["add_all__U855.in0","add_all__U854.out"],
          ["mul_d3__U849.out","add_all__U855.in1"],
          ["add_all__U856.in0","add_all__U855.out"],
          ["mul_d4__U851.out","add_all__U856.in1"],
          ["add_all__U857.in0","add_all__U856.out"],
          ["const_term_U852.out","add_all__U857.in1"],
          ["self.out","add_all__U857.out"],
          ["mul_d0__U843.in0","coeff_0_U842.out"],
          ["mul_d1__U845.in0","coeff_1_U844.out"],
          ["mul_d2__U847.in0","coeff_2_U846.out"],
          ["mul_d3__U849.in0","coeff_3_U848.out"],
          ["mul_d4__U851.in0","coeff_4_U850.out"],
          ["self.d.0","mul_d0__U843.in1"],
          ["self.d.1","mul_d1__U845.in1"],
          ["self.d.2","mul_d2__U847.in1"],
          ["self.d.3","mul_d3__U849.in1"],
          ["self.d.4","mul_d4__U851.in1"]
        ]
      },
      "aff__U859":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U871":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U875":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U860":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U864":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U861":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U863":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U865":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U861.out","add_all__U871.in0"],
          ["mul_d1__U863.out","add_all__U871.in1"],
          ["add_all__U872.in0","add_all__U871.out"],
          ["mul_d2__U865.out","add_all__U872.in1"],
          ["add_all__U873.in0","add_all__U872.out"],
          ["mul_d3__U867.out","add_all__U873.in1"],
          ["add_all__U874.in0","add_all__U873.out"],
          ["mul_d4__U869.out","add_all__U874.in1"],
          ["add_all__U875.in0","add_all__U874.out"],
          ["const_term_U870.out","add_all__U875.in1"],
          ["self.out","add_all__U875.out"],
          ["mul_d0__U861.in0","coeff_0_U860.out"],
          ["mul_d1__U863.in0","coeff_1_U862.out"],
          ["mul_d2__U865.in0","coeff_2_U864.out"],
          ["mul_d3__U867.in0","coeff_3_U866.out"],
          ["mul_d4__U869.in0","coeff_4_U868.out"],
          ["self.d.0","mul_d0__U861.in1"],
          ["self.d.1","mul_d1__U863.in1"],
          ["self.d.2","mul_d2__U865.in1"],
          ["self.d.3","mul_d3__U867.in1"],
          ["self.d.4","mul_d4__U869.in1"]
        ]
      },
      "aff__U877":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U889":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U878":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U879.out","add_all__U889.in0"],
          ["mul_d1__U881.out","add_all__U889.in1"],
          ["add_all__U890.in0","add_all__U889.out"],
          ["mul_d2__U883.out","add_all__U890.in1"],
          ["add_all__U891.in0","add_all__U890.out"],
          ["mul_d3__U885.out","add_all__U891.in1"],
          ["add_all__U892.in0","add_all__U891.out"],
          ["mul_d4__U887.out","add_all__U892.in1"],
          ["add_all__U893.in0","add_all__U892.out"],
          ["const_term_U888.out","add_all__U893.in1"],
          ["self.out","add_all__U893.out"],
          ["mul_d0__U879.in0","coeff_0_U878.out"],
          ["mul_d1__U881.in0","coeff_1_U880.out"],
          ["mul_d2__U883.in0","coeff_2_U882.out"],
          ["mul_d3__U885.in0","coeff_3_U884.out"],
          ["mul_d4__U887.in0","coeff_4_U886.out"],
          ["self.d.0","mul_d0__U879.in1"],
          ["self.d.1","mul_d1__U881.in1"],
          ["self.d.2","mul_d2__U883.in1"],
          ["self.d.3","mul_d3__U885.in1"],
          ["self.d.4","mul_d4__U887.in1"]
        ]
      },
      "aff__U89":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U97":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U98":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U99":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U94":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U96":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U91":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U93":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U95":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U91.out","add_all__U97.in0"],
          ["mul_d1__U93.out","add_all__U97.in1"],
          ["add_all__U98.in0","add_all__U97.out"],
          ["mul_d2__U95.out","add_all__U98.in1"],
          ["add_all__U99.in0","add_all__U98.out"],
          ["const_term_U96.out","add_all__U99.in1"],
          ["self.out","add_all__U99.out"],
          ["mul_d0__U91.in0","coeff_0_U90.out"],
          ["mul_d1__U93.in0","coeff_1_U92.out"],
          ["mul_d2__U95.in0","coeff_2_U94.out"],
          ["self.d.0","mul_d0__U91.in1"],
          ["self.d.1","mul_d1__U93.in1"],
          ["self.d.2","mul_d2__U95.in1"]
        ]
      },
      "aff__U895":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U907":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U908":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U909":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U910":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U911":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U900":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U899":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U901":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U905":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U897.out","add_all__U907.in0"],
          ["mul_d1__U899.out","add_all__U907.in1"],
          ["add_all__U908.in0","add_all__U907.out"],
          ["mul_d2__U901.out","add_all__U908.in1"],
          ["add_all__U909.in0","add_all__U908.out"],
          ["mul_d3__U903.out","add_all__U909.in1"],
          ["add_all__U910.in0","add_all__U909.out"],
          ["mul_d4__U905.out","add_all__U910.in1"],
          ["add_all__U911.in0","add_all__U910.out"],
          ["const_term_U906.out","add_all__U911.in1"],
          ["self.out","add_all__U911.out"],
          ["mul_d0__U897.in0","coeff_0_U896.out"],
          ["mul_d1__U899.in0","coeff_1_U898.out"],
          ["mul_d2__U901.in0","coeff_2_U900.out"],
          ["mul_d3__U903.in0","coeff_3_U902.out"],
          ["mul_d4__U905.in0","coeff_4_U904.out"],
          ["self.d.0","mul_d0__U897.in1"],
          ["self.d.1","mul_d1__U899.in1"],
          ["self.d.2","mul_d2__U901.in1"],
          ["self.d.3","mul_d3__U903.in1"],
          ["self.d.4","mul_d4__U905.in1"]
        ]
      },
      "aff__U913":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U922":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U915.out","add_all__U925.in0"],
          ["mul_d1__U917.out","add_all__U925.in1"],
          ["add_all__U926.in0","add_all__U925.out"],
          ["mul_d2__U919.out","add_all__U926.in1"],
          ["add_all__U927.in0","add_all__U926.out"],
          ["mul_d3__U921.out","add_all__U927.in1"],
          ["add_all__U928.in0","add_all__U927.out"],
          ["mul_d4__U923.out","add_all__U928.in1"],
          ["add_all__U929.in0","add_all__U928.out"],
          ["const_term_U924.out","add_all__U929.in1"],
          ["self.out","add_all__U929.out"],
          ["mul_d0__U915.in0","coeff_0_U914.out"],
          ["mul_d1__U917.in0","coeff_1_U916.out"],
          ["mul_d2__U919.in0","coeff_2_U918.out"],
          ["mul_d3__U921.in0","coeff_3_U920.out"],
          ["mul_d4__U923.in0","coeff_4_U922.out"],
          ["self.d.0","mul_d0__U915.in1"],
          ["self.d.1","mul_d1__U917.in1"],
          ["self.d.2","mul_d2__U919.in1"],
          ["self.d.3","mul_d3__U921.in1"],
          ["self.d.4","mul_d4__U923.in1"]
        ]
      },
      "aff__U931":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U944":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U945":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U942":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U939":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U933.out","add_all__U943.in0"],
          ["mul_d1__U935.out","add_all__U943.in1"],
          ["add_all__U944.in0","add_all__U943.out"],
          ["mul_d2__U937.out","add_all__U944.in1"],
          ["add_all__U945.in0","add_all__U944.out"],
          ["mul_d3__U939.out","add_all__U945.in1"],
          ["add_all__U946.in0","add_all__U945.out"],
          ["mul_d4__U941.out","add_all__U946.in1"],
          ["add_all__U947.in0","add_all__U946.out"],
          ["const_term_U942.out","add_all__U947.in1"],
          ["self.out","add_all__U947.out"],
          ["mul_d0__U933.in0","coeff_0_U932.out"],
          ["mul_d1__U935.in0","coeff_1_U934.out"],
          ["mul_d2__U937.in0","coeff_2_U936.out"],
          ["mul_d3__U939.in0","coeff_3_U938.out"],
          ["mul_d4__U941.in0","coeff_4_U940.out"],
          ["self.d.0","mul_d0__U933.in1"],
          ["self.d.1","mul_d1__U935.in1"],
          ["self.d.2","mul_d2__U937.in1"],
          ["self.d.3","mul_d3__U939.in1"],
          ["self.d.4","mul_d4__U941.in1"]
        ]
      },
      "aff__U949":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U951.out","add_all__U961.in0"],
          ["mul_d1__U953.out","add_all__U961.in1"],
          ["add_all__U962.in0","add_all__U961.out"],
          ["mul_d2__U955.out","add_all__U962.in1"],
          ["add_all__U963.in0","add_all__U962.out"],
          ["mul_d3__U957.out","add_all__U963.in1"],
          ["add_all__U964.in0","add_all__U963.out"],
          ["mul_d4__U959.out","add_all__U964.in1"],
          ["add_all__U965.in0","add_all__U964.out"],
          ["const_term_U960.out","add_all__U965.in1"],
          ["self.out","add_all__U965.out"],
          ["mul_d0__U951.in0","coeff_0_U950.out"],
          ["mul_d1__U953.in0","coeff_1_U952.out"],
          ["mul_d2__U955.in0","coeff_2_U954.out"],
          ["mul_d3__U957.in0","coeff_3_U956.out"],
          ["mul_d4__U959.in0","coeff_4_U958.out"],
          ["self.d.0","mul_d0__U951.in1"],
          ["self.d.1","mul_d1__U953.in1"],
          ["self.d.2","mul_d2__U955.in1"],
          ["self.d.3","mul_d3__U957.in1"],
          ["self.d.4","mul_d4__U959.in1"]
        ]
      },
      "aff__U967":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U979":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U980":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U970":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U969":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U971":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U969.out","add_all__U979.in0"],
          ["mul_d1__U971.out","add_all__U979.in1"],
          ["add_all__U980.in0","add_all__U979.out"],
          ["mul_d2__U973.out","add_all__U980.in1"],
          ["add_all__U981.in0","add_all__U980.out"],
          ["mul_d3__U975.out","add_all__U981.in1"],
          ["add_all__U982.in0","add_all__U981.out"],
          ["mul_d4__U977.out","add_all__U982.in1"],
          ["add_all__U983.in0","add_all__U982.out"],
          ["const_term_U978.out","add_all__U983.in1"],
          ["self.out","add_all__U983.out"],
          ["mul_d0__U969.in0","coeff_0_U968.out"],
          ["mul_d1__U971.in0","coeff_1_U970.out"],
          ["mul_d2__U973.in0","coeff_2_U972.out"],
          ["mul_d3__U975.in0","coeff_3_U974.out"],
          ["mul_d4__U977.in0","coeff_4_U976.out"],
          ["self.d.0","mul_d0__U969.in1"],
          ["self.d.1","mul_d1__U971.in1"],
          ["self.d.2","mul_d2__U973.in1"],
          ["self.d.3","mul_d3__U975.in1"],
          ["self.d.4","mul_d4__U977.in1"]
        ]
      },
      "aff__U985":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U988":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U999.out","add_all__U1000.in0"],
          ["mul_d4__U995.out","add_all__U1000.in1"],
          ["add_all__U1001.in0","add_all__U1000.out"],
          ["const_term_U996.out","add_all__U1001.in1"],
          ["self.out","add_all__U1001.out"],
          ["mul_d0__U987.out","add_all__U997.in0"],
          ["mul_d1__U989.out","add_all__U997.in1"],
          ["add_all__U998.in0","add_all__U997.out"],
          ["mul_d2__U991.out","add_all__U998.in1"],
          ["add_all__U999.in0","add_all__U998.out"],
          ["mul_d3__U993.out","add_all__U999.in1"],
          ["mul_d0__U987.in0","coeff_0_U986.out"],
          ["mul_d1__U989.in0","coeff_1_U988.out"],
          ["mul_d2__U991.in0","coeff_2_U990.out"],
          ["mul_d3__U993.in0","coeff_3_U992.out"],
          ["mul_d4__U995.in0","coeff_4_U994.out"],
          ["self.d.0","mul_d0__U987.in1"],
          ["self.d.1","mul_d1__U989.in1"],
          ["self.d.2","mul_d2__U991.in1"],
          ["self.d.3","mul_d3__U993.in1"],
          ["self.d.4","mul_d4__U995.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U17":{
            "modref":"corebit.and"
          },
          "d_0_am__U18":{
            "modref":"corebit.and"
          },
          "d_0_am__U19":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U20":{
            "modref":"corebit.and"
          },
          "d_1_am__U21":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U22":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U15.out"],
          ["d_1_inc.in1","_U15.out"],
          ["d_2_inc.in1","_U15.out"],
          ["d_3_inc.in1","_U15.out"],
          ["inc_time.in1","_U15.out"],
          ["cmp_time.in1","_U16.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U17.in0"],
          ["d_1_at_max.out","d_0_am__U17.in1"],
          ["d_0_am__U18.in0","d_0_am__U17.out"],
          ["d_2_at_max.out","d_0_am__U18.in1"],
          ["d_0_am__U19.in0","d_0_am__U18.out"],
          ["d_3_at_max.out","d_0_am__U19.in1"],
          ["d_0_next_value.sel","d_0_am__U19.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U20.in0"],
          ["d_2_at_max.out","d_1_am__U20.in1"],
          ["d_1_am__U21.in0","d_1_am__U20.out"],
          ["d_3_at_max.out","d_1_am__U21.in1"],
          ["d_1_next_value.sel","d_1_am__U21.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U22.in0"],
          ["d_3_at_max.out","d_2_am__U22.in1"],
          ["d_2_next_value.sel","d_2_am__U22.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U111":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U112"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U125":{
            "modref":"corebit.and"
          },
          "d_0_am__U126":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U127":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U123.out"],
          ["d_1_inc.in1","_U123.out"],
          ["d_2_inc.in1","_U123.out"],
          ["inc_time.in1","_U123.out"],
          ["cmp_time.in1","_U124.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U125.in0"],
          ["d_1_at_max.out","d_0_am__U125.in1"],
          ["d_0_am__U126.in0","d_0_am__U125.out"],
          ["d_2_at_max.out","d_0_am__U126.in1"],
          ["d_0_next_value.sel","d_0_am__U126.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U127.in0"],
          ["d_2_at_max.out","d_1_am__U127.in1"],
          ["d_1_next_value.sel","d_1_am__U127.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U134":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U135"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U154":{
            "modref":"corebit.and"
          },
          "d_0_am__U155":{
            "modref":"corebit.and"
          },
          "d_0_am__U156":{
            "modref":"corebit.and"
          },
          "d_0_am__U157":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U158":{
            "modref":"corebit.and"
          },
          "d_1_am__U159":{
            "modref":"corebit.and"
          },
          "d_1_am__U160":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U161":{
            "modref":"corebit.and"
          },
          "d_2_am__U162":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U163":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U152.out"],
          ["d_1_inc.in1","_U152.out"],
          ["d_2_inc.in1","_U152.out"],
          ["d_3_inc.in1","_U152.out"],
          ["d_4_inc.in1","_U152.out"],
          ["inc_time.in1","_U152.out"],
          ["cmp_time.in1","_U153.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U154.in0"],
          ["d_1_at_max.out","d_0_am__U154.in1"],
          ["d_0_am__U155.in0","d_0_am__U154.out"],
          ["d_2_at_max.out","d_0_am__U155.in1"],
          ["d_0_am__U156.in0","d_0_am__U155.out"],
          ["d_3_at_max.out","d_0_am__U156.in1"],
          ["d_0_am__U157.in0","d_0_am__U156.out"],
          ["d_4_at_max.out","d_0_am__U157.in1"],
          ["d_0_next_value.sel","d_0_am__U157.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U158.in0"],
          ["d_2_at_max.out","d_1_am__U158.in1"],
          ["d_1_am__U159.in0","d_1_am__U158.out"],
          ["d_3_at_max.out","d_1_am__U159.in1"],
          ["d_1_am__U160.in0","d_1_am__U159.out"],
          ["d_4_at_max.out","d_1_am__U160.in1"],
          ["d_1_next_value.sel","d_1_am__U160.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U161.in0"],
          ["d_3_at_max.out","d_2_am__U161.in1"],
          ["d_2_am__U162.in0","d_2_am__U161.out"],
          ["d_4_at_max.out","d_2_am__U162.in1"],
          ["d_2_next_value.sel","d_2_am__U162.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U163.in0"],
          ["d_4_at_max.out","d_3_am__U163.in1"],
          ["d_3_next_value.sel","d_3_am__U163.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U186":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U187"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U206":{
            "modref":"corebit.and"
          },
          "d_0_am__U207":{
            "modref":"corebit.and"
          },
          "d_0_am__U208":{
            "modref":"corebit.and"
          },
          "d_0_am__U209":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U210":{
            "modref":"corebit.and"
          },
          "d_1_am__U211":{
            "modref":"corebit.and"
          },
          "d_1_am__U212":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U213":{
            "modref":"corebit.and"
          },
          "d_2_am__U214":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U215":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U204.out"],
          ["d_1_inc.in1","_U204.out"],
          ["d_2_inc.in1","_U204.out"],
          ["d_3_inc.in1","_U204.out"],
          ["d_4_inc.in1","_U204.out"],
          ["inc_time.in1","_U204.out"],
          ["cmp_time.in1","_U205.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U206.in0"],
          ["d_1_at_max.out","d_0_am__U206.in1"],
          ["d_0_am__U207.in0","d_0_am__U206.out"],
          ["d_2_at_max.out","d_0_am__U207.in1"],
          ["d_0_am__U208.in0","d_0_am__U207.out"],
          ["d_3_at_max.out","d_0_am__U208.in1"],
          ["d_0_am__U209.in0","d_0_am__U208.out"],
          ["d_4_at_max.out","d_0_am__U209.in1"],
          ["d_0_next_value.sel","d_0_am__U209.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U210.in0"],
          ["d_2_at_max.out","d_1_am__U210.in1"],
          ["d_1_am__U211.in0","d_1_am__U210.out"],
          ["d_3_at_max.out","d_1_am__U211.in1"],
          ["d_1_am__U212.in0","d_1_am__U211.out"],
          ["d_4_at_max.out","d_1_am__U212.in1"],
          ["d_1_next_value.sel","d_1_am__U212.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U213.in0"],
          ["d_3_at_max.out","d_2_am__U213.in1"],
          ["d_2_am__U214.in0","d_2_am__U213.out"],
          ["d_4_at_max.out","d_2_am__U214.in1"],
          ["d_2_next_value.sel","d_2_am__U214.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U215.in0"],
          ["d_4_at_max.out","d_3_am__U215.in1"],
          ["d_3_next_value.sel","d_3_am__U215.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U238":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U239"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U258":{
            "modref":"corebit.and"
          },
          "d_0_am__U259":{
            "modref":"corebit.and"
          },
          "d_0_am__U260":{
            "modref":"corebit.and"
          },
          "d_0_am__U261":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U262":{
            "modref":"corebit.and"
          },
          "d_1_am__U263":{
            "modref":"corebit.and"
          },
          "d_1_am__U264":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U265":{
            "modref":"corebit.and"
          },
          "d_2_am__U266":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U267":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U256.out"],
          ["d_1_inc.in1","_U256.out"],
          ["d_2_inc.in1","_U256.out"],
          ["d_3_inc.in1","_U256.out"],
          ["d_4_inc.in1","_U256.out"],
          ["inc_time.in1","_U256.out"],
          ["cmp_time.in1","_U257.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U258.in0"],
          ["d_1_at_max.out","d_0_am__U258.in1"],
          ["d_0_am__U259.in0","d_0_am__U258.out"],
          ["d_2_at_max.out","d_0_am__U259.in1"],
          ["d_0_am__U260.in0","d_0_am__U259.out"],
          ["d_3_at_max.out","d_0_am__U260.in1"],
          ["d_0_am__U261.in0","d_0_am__U260.out"],
          ["d_4_at_max.out","d_0_am__U261.in1"],
          ["d_0_next_value.sel","d_0_am__U261.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U262.in0"],
          ["d_2_at_max.out","d_1_am__U262.in1"],
          ["d_1_am__U263.in0","d_1_am__U262.out"],
          ["d_3_at_max.out","d_1_am__U263.in1"],
          ["d_1_am__U264.in0","d_1_am__U263.out"],
          ["d_4_at_max.out","d_1_am__U264.in1"],
          ["d_1_next_value.sel","d_1_am__U264.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U265.in0"],
          ["d_3_at_max.out","d_2_am__U265.in1"],
          ["d_2_am__U266.in0","d_2_am__U265.out"],
          ["d_4_at_max.out","d_2_am__U266.in1"],
          ["d_2_next_value.sel","d_2_am__U266.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U267.in0"],
          ["d_4_at_max.out","d_3_am__U267.in1"],
          ["d_3_next_value.sel","d_3_am__U267.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U29":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U30"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U49":{
            "modref":"corebit.and"
          },
          "d_0_am__U50":{
            "modref":"corebit.and"
          },
          "d_0_am__U51":{
            "modref":"corebit.and"
          },
          "d_0_am__U52":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U53":{
            "modref":"corebit.and"
          },
          "d_1_am__U54":{
            "modref":"corebit.and"
          },
          "d_1_am__U55":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U56":{
            "modref":"corebit.and"
          },
          "d_2_am__U57":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U58":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U47.out"],
          ["d_1_inc.in1","_U47.out"],
          ["d_2_inc.in1","_U47.out"],
          ["d_3_inc.in1","_U47.out"],
          ["d_4_inc.in1","_U47.out"],
          ["inc_time.in1","_U47.out"],
          ["cmp_time.in1","_U48.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U49.in0"],
          ["d_1_at_max.out","d_0_am__U49.in1"],
          ["d_0_am__U50.in0","d_0_am__U49.out"],
          ["d_2_at_max.out","d_0_am__U50.in1"],
          ["d_0_am__U51.in0","d_0_am__U50.out"],
          ["d_3_at_max.out","d_0_am__U51.in1"],
          ["d_0_am__U52.in0","d_0_am__U51.out"],
          ["d_4_at_max.out","d_0_am__U52.in1"],
          ["d_0_next_value.sel","d_0_am__U52.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U53.in0"],
          ["d_2_at_max.out","d_1_am__U53.in1"],
          ["d_1_am__U54.in0","d_1_am__U53.out"],
          ["d_3_at_max.out","d_1_am__U54.in1"],
          ["d_1_am__U55.in0","d_1_am__U54.out"],
          ["d_4_at_max.out","d_1_am__U55.in1"],
          ["d_1_next_value.sel","d_1_am__U55.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U56.in0"],
          ["d_3_at_max.out","d_2_am__U56.in1"],
          ["d_2_am__U57.in0","d_2_am__U56.out"],
          ["d_4_at_max.out","d_2_am__U57.in1"],
          ["d_2_next_value.sel","d_2_am__U57.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U58.in0"],
          ["d_4_at_max.out","d_3_am__U58.in1"],
          ["d_3_next_value.sel","d_3_am__U58.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U290":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U291"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U307":{
            "modref":"corebit.and"
          },
          "d_0_am__U308":{
            "modref":"corebit.and"
          },
          "d_0_am__U309":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U310":{
            "modref":"corebit.and"
          },
          "d_1_am__U311":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U312":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U305.out"],
          ["d_1_inc.in1","_U305.out"],
          ["d_2_inc.in1","_U305.out"],
          ["d_3_inc.in1","_U305.out"],
          ["inc_time.in1","_U305.out"],
          ["cmp_time.in1","_U306.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U307.in0"],
          ["d_1_at_max.out","d_0_am__U307.in1"],
          ["d_0_am__U308.in0","d_0_am__U307.out"],
          ["d_2_at_max.out","d_0_am__U308.in1"],
          ["d_0_am__U309.in0","d_0_am__U308.out"],
          ["d_3_at_max.out","d_0_am__U309.in1"],
          ["d_0_next_value.sel","d_0_am__U309.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U310.in0"],
          ["d_2_at_max.out","d_1_am__U310.in1"],
          ["d_1_am__U311.in0","d_1_am__U310.out"],
          ["d_3_at_max.out","d_1_am__U311.in1"],
          ["d_1_next_value.sel","d_1_am__U311.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U312.in0"],
          ["d_3_at_max.out","d_2_am__U312.in1"],
          ["d_2_next_value.sel","d_2_am__U312.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U65":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U78":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U66"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U79":{
            "modref":"corebit.and"
          },
          "d_0_am__U80":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U81":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U77.out"],
          ["d_1_inc.in1","_U77.out"],
          ["d_2_inc.in1","_U77.out"],
          ["inc_time.in1","_U77.out"],
          ["cmp_time.in1","_U78.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U79.in0"],
          ["d_1_at_max.out","d_0_am__U79.in1"],
          ["d_0_am__U80.in0","d_0_am__U79.out"],
          ["d_2_at_max.out","d_0_am__U80.in1"],
          ["d_0_next_value.sel","d_0_am__U80.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U81.in0"],
          ["d_2_at_max.out","d_1_am__U81.in1"],
          ["d_1_next_value.sel","d_1_am__U81.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U88":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U89"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U102":{
            "modref":"corebit.and"
          },
          "d_0_am__U103":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U104":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U100.out"],
          ["d_1_inc.in1","_U100.out"],
          ["d_2_inc.in1","_U100.out"],
          ["inc_time.in1","_U100.out"],
          ["cmp_time.in1","_U101.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U102.in0"],
          ["d_1_at_max.out","d_0_am__U102.in1"],
          ["d_0_am__U103.in0","d_0_am__U102.out"],
          ["d_2_at_max.out","d_0_am__U103.in1"],
          ["d_0_next_value.sel","d_0_am__U103.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U104.in0"],
          ["d_2_at_max.out","d_1_am__U104.in1"],
          ["d_1_next_value.sel","d_1_am__U104.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U170":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U171.clk"],
          ["self.in.0","_U171.in"],
          ["self.out.0","_U171.out"],
          ["self.clk","_U172.clk"],
          ["self.in.1","_U172.in"],
          ["self.out.1","_U172.out"],
          ["self.clk","_U173.clk"],
          ["self.in.2","_U173.in"],
          ["self.out.2","_U173.out"],
          ["self.clk","_U174.clk"],
          ["self.in.3","_U174.in"],
          ["self.out.3","_U174.out"],
          ["self.clk","_U175.clk"],
          ["self.in.4","_U175.in"],
          ["self.out.4","_U175.out"]
        ]
      },
      "array_delay_U180":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U181":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U184":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U181.clk"],
          ["self.in.0","_U181.in"],
          ["self.out.0","_U181.out"],
          ["self.clk","_U182.clk"],
          ["self.in.1","_U182.in"],
          ["self.out.1","_U182.out"],
          ["self.clk","_U183.clk"],
          ["self.in.2","_U183.in"],
          ["self.out.2","_U183.out"],
          ["self.clk","_U184.clk"],
          ["self.in.3","_U184.in"],
          ["self.out.3","_U184.out"],
          ["self.clk","_U185.clk"],
          ["self.in.4","_U185.in"],
          ["self.out.4","_U185.out"]
        ]
      },
      "array_delay_U222":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U225":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U226":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U223.clk"],
          ["self.in.0","_U223.in"],
          ["self.out.0","_U223.out"],
          ["self.clk","_U224.clk"],
          ["self.in.1","_U224.in"],
          ["self.out.1","_U224.out"],
          ["self.clk","_U225.clk"],
          ["self.in.2","_U225.in"],
          ["self.out.2","_U225.out"],
          ["self.clk","_U226.clk"],
          ["self.in.3","_U226.in"],
          ["self.out.3","_U226.out"],
          ["self.clk","_U227.clk"],
          ["self.in.4","_U227.in"],
          ["self.out.4","_U227.out"]
        ]
      },
      "array_delay_U232":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U233.clk"],
          ["self.in.0","_U233.in"],
          ["self.out.0","_U233.out"],
          ["self.clk","_U234.clk"],
          ["self.in.1","_U234.in"],
          ["self.out.1","_U234.out"],
          ["self.clk","_U235.clk"],
          ["self.in.2","_U235.in"],
          ["self.out.2","_U235.out"],
          ["self.clk","_U236.clk"],
          ["self.in.3","_U236.in"],
          ["self.out.3","_U236.out"],
          ["self.clk","_U237.clk"],
          ["self.in.4","_U237.in"],
          ["self.out.4","_U237.out"]
        ]
      },
      "array_delay_U274":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U275.clk"],
          ["self.in.0","_U275.in"],
          ["self.out.0","_U275.out"],
          ["self.clk","_U276.clk"],
          ["self.in.1","_U276.in"],
          ["self.out.1","_U276.out"],
          ["self.clk","_U277.clk"],
          ["self.in.2","_U277.in"],
          ["self.out.2","_U277.out"],
          ["self.clk","_U278.clk"],
          ["self.in.3","_U278.in"],
          ["self.out.3","_U278.out"],
          ["self.clk","_U279.clk"],
          ["self.in.4","_U279.in"],
          ["self.out.4","_U279.out"]
        ]
      },
      "array_delay_U284":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U287":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U288":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U285.clk"],
          ["self.in.0","_U285.in"],
          ["self.out.0","_U285.out"],
          ["self.clk","_U286.clk"],
          ["self.in.1","_U286.in"],
          ["self.out.1","_U286.out"],
          ["self.clk","_U287.clk"],
          ["self.in.2","_U287.in"],
          ["self.out.2","_U287.out"],
          ["self.clk","_U288.clk"],
          ["self.in.3","_U288.in"],
          ["self.out.3","_U288.out"],
          ["self.clk","_U289.clk"],
          ["self.in.4","_U289.in"],
          ["self.out.4","_U289.out"]
        ]
      },
      "array_delay_U319":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U320.clk"],
          ["self.in.0","_U320.in"],
          ["self.out.0","_U320.out"],
          ["self.clk","_U321.clk"],
          ["self.in.1","_U321.in"],
          ["self.out.1","_U321.out"],
          ["self.clk","_U322.clk"],
          ["self.in.2","_U322.in"],
          ["self.out.2","_U322.out"],
          ["self.clk","_U323.clk"],
          ["self.in.3","_U323.in"],
          ["self.out.3","_U323.out"]
        ]
      },
      "array_delay_U328":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U329":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U329.clk"],
          ["self.in.0","_U329.in"],
          ["self.out.0","_U329.out"],
          ["self.clk","_U330.clk"],
          ["self.in.1","_U330.in"],
          ["self.out.1","_U330.out"],
          ["self.clk","_U331.clk"],
          ["self.in.2","_U331.in"],
          ["self.out.2","_U331.out"],
          ["self.clk","_U332.clk"],
          ["self.in.3","_U332.in"],
          ["self.out.3","_U332.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U511":{
            "modref":"global.aff__U497"
          },
          "chain_mux_U519":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "chain_mux_U520":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_3_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_4_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_5_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U513":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U515":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U517":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U349":{
            "modref":"global.aff__U338"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U361":{
            "modref":"global.aff__U350"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U379":{
            "modref":"global.aff__U362"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U445":{
            "modref":"global.aff__U428"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U397":{
            "modref":"global.aff__U380"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U463":{
            "modref":"global.aff__U446"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U415":{
            "modref":"global.aff__U398"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U481":{
            "modref":"global.aff__U464"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U427":{
            "modref":"global.aff__U416"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U496":{
            "modref":"global.aff__U482"
          },
          "one__U333":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero__U334":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U335.out"],
          ["bank_1.chain_data_in","_U336.out"],
          ["bank_2.chain_data_in","_U337.out"],
          ["self.clk","_U512.clk"],
          ["bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U511.out","_U512.in"],
          ["eq_const_U513.in0","_U512.out"],
          ["eq_const_U515.in0","_U512.out"],
          ["eq_const_U517.in0","_U512.out"],
          ["eq_const_U513.in1","_U514.out"],
          ["eq_const_U515.in1","_U516.out"],
          ["eq_const_U517.in1","_U518.out"],
          ["one_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_0.data_in_0"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_3_43_net.in","bank_0.data_out_0"],
          ["chain_mux_U520.in1","bank_0.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U445.out","bank_0.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U496.out","bank_0.read_addr_1"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.ren_1"],
          ["self.rst_n","bank_0.rst_n"],
          ["self.op_hcompute_conv_stencil_3_write_wen","bank_0.wen_0"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U379.out","bank_0.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U427.out","bank_0.write_addr_1"],
          ["one_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.data_in_0"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_1.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_4_25_net.in","bank_1.data_out_0"],
          ["chain_mux_U519.in0","bank_1.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U463.out","bank_1.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U496.out","bank_1.read_addr_1"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_1.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_1.ren_1"],
          ["self.rst_n","bank_1.rst_n"],
          ["self.op_hcompute_conv_stencil_1_write_wen","bank_1.wen_0"],
          ["self.op_hcompute_conv_stencil_4_write_wen","bank_1.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U349.out","bank_1.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U397.out","bank_1.write_addr_1"],
          ["one_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.data_in_0"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_2.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_5_7_net.in","bank_2.data_out_0"],
          ["chain_mux_U519.in1","bank_2.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U481.out","bank_2.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U496.out","bank_2.read_addr_1"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_2.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_2.ren_1"],
          ["self.rst_n","bank_2.rst_n"],
          ["self.op_hcompute_conv_stencil_2_write_wen","bank_2.wen_0"],
          ["self.op_hcompute_conv_stencil_5_write_wen","bank_2.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U361.out","bank_2.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U415.out","bank_2.write_addr_1"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U511.d"],
          ["chain_mux_U520.in0","chain_mux_U519.out"],
          ["eq_const_U517.out","chain_mux_U519.sel"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","chain_mux_U520.out"],
          ["eq_const_U513.out","chain_mux_U520.sel"],
          ["self.op_hcompute_conv_stencil_3_read.0","conv_stencil_op_hcompute_conv_stencil_3_43_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","conv_stencil_op_hcompute_conv_stencil_4_25_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","conv_stencil_op_hcompute_conv_stencil_5_7_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U349.d"],
          ["self.op_hcompute_conv_stencil_2_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U361.d"],
          ["self.op_hcompute_conv_stencil_3_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U379.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U445.d"],
          ["self.op_hcompute_conv_stencil_4_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U397.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U463.d"],
          ["self.op_hcompute_conv_stencil_5_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U415.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U481.d"],
          ["self.op_hcompute_conv_stencil_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U427.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U496.d"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__670.out"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__673.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","add_691_705_706.in0"],
          ["add_conv_stencil_1_704_705.out","add_691_705_706.in1"],
          ["self.out_conv_stencil","add_691_705_706.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","add_692_703_704.in0"],
          ["add_693_702_703.out","add_692_703_704.in1"],
          ["add_conv_stencil_1_704_705.in1","add_692_703_704.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","add_693_702_703.in0"],
          ["add_694_701_702.out","add_693_702_703.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","add_694_701_702.in0"],
          ["add_695_700_701.out","add_694_701_702.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","add_695_700_701.in0"],
          ["add_696_699_700.out","add_695_700_701.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","add_696_699_700.in0"],
          ["add_697_698_699.out","add_696_699_700.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","add_697_698_699.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","add_697_698_699.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_704_705.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","add_758_772_773.in0"],
          ["add_conv_stencil_2_771_772.out","add_758_772_773.in1"],
          ["self.out_conv_stencil","add_758_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","add_759_770_771.in0"],
          ["add_760_769_770.out","add_759_770_771.in1"],
          ["add_conv_stencil_2_771_772.in1","add_759_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","add_760_769_770.in0"],
          ["add_761_768_769.out","add_760_769_770.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","add_761_768_769.in0"],
          ["add_762_767_768.out","add_761_768_769.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","add_762_767_768.in0"],
          ["add_763_766_767.out","add_762_767_768.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","add_763_766_767.in0"],
          ["add_764_765_766.out","add_763_766_767.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","add_764_765_766.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","add_764_765_766.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","add_825_839_840.in0"],
          ["add_conv_stencil_3_838_839.out","add_825_839_840.in1"],
          ["self.out_conv_stencil","add_825_839_840.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","add_826_837_838.in0"],
          ["add_827_836_837.out","add_826_837_838.in1"],
          ["add_conv_stencil_3_838_839.in1","add_826_837_838.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","add_827_836_837.in0"],
          ["add_828_835_836.out","add_827_836_837.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","add_828_835_836.in0"],
          ["add_829_834_835.out","add_828_835_836.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","add_829_834_835.in0"],
          ["add_830_833_834.out","add_829_834_835.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","add_830_833_834.in0"],
          ["add_831_832_833.out","add_830_833_834.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","add_831_832_833.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","add_831_832_833.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_838_839.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U744":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U747":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U759":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "and_all__U739":{
            "modref":"corebit.and"
          },
          "and_all__U742":{
            "modref":"corebit.and"
          },
          "and_all__U745":{
            "modref":"corebit.and"
          },
          "and_all__U748":{
            "modref":"corebit.and"
          },
          "and_all__U751":{
            "modref":"corebit.and"
          },
          "and_all__U754":{
            "modref":"corebit.and"
          },
          "and_all__U757":{
            "modref":"corebit.and"
          },
          "and_all__U760":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592":{
            "modref":"global.aff__U578"
          },
          "eq_const_U737":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U740":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U743":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U746":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U749":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U752":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U755":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U758":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U610":{
            "modref":"global.aff__U593"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U628":{
            "modref":"global.aff__U611"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U646":{
            "modref":"global.aff__U629"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U664":{
            "modref":"global.aff__U647"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U682":{
            "modref":"global.aff__U665"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U700":{
            "modref":"global.aff__U683"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U718":{
            "modref":"global.aff__U701"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U736":{
            "modref":"global.aff__U719"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577":{
            "modref":"global.aff__U563"
          },
          "one__U521":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "sr_end_U523":{
            "modref":"global.sr_end_U523_pt__U524"
          },
          "sr_end_U525":{
            "modref":"global.sr_end_U525_pt__U526"
          },
          "sr_end_U527":{
            "modref":"global.sr_end_U527_pt__U528"
          },
          "sr_end_U529":{
            "modref":"global.sr_end_U529_pt__U530"
          },
          "sr_end_U531":{
            "modref":"global.sr_end_U531_pt__U532"
          },
          "sr_end_U533":{
            "modref":"global.sr_end_U533_pt__U534"
          },
          "sr_end_U535":{
            "modref":"global.sr_end_U535_pt__U536"
          },
          "sr_end_U537":{
            "modref":"global.sr_end_U537_pt__U538"
          },
          "sr_end_U539":{
            "modref":"global.sr_end_U539_pt__U540"
          },
          "sr_end_U541":{
            "modref":"global.sr_end_U541_pt__U542"
          },
          "sr_end_U543":{
            "modref":"global.sr_end_U543_pt__U544"
          },
          "sr_end_U545":{
            "modref":"global.sr_end_U545_pt__U546"
          },
          "sr_end_U547":{
            "modref":"global.sr_end_U547_pt__U548"
          },
          "sr_end_U549":{
            "modref":"global.sr_end_U549_pt__U550"
          },
          "sr_end_U551":{
            "modref":"global.sr_end_U551_pt__U552"
          },
          "sr_end_U553":{
            "modref":"global.sr_end_U553_pt__U554"
          },
          "zero__U522":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U555.out"],
          ["bank_1.chain_data_in","_U556.out"],
          ["bank_2.chain_data_in","_U557.out"],
          ["bank_3.chain_data_in","_U558.out"],
          ["bank_4.chain_data_in","_U559.out"],
          ["bank_5.chain_data_in","_U560.out"],
          ["bank_6.chain_data_in","_U561.out"],
          ["bank_7.chain_data_in","_U562.out"],
          ["eq_const_U737.in1","_U738.out"],
          ["eq_const_U740.in1","_U741.out"],
          ["eq_const_U743.in1","_U744.out"],
          ["eq_const_U746.in1","_U747.out"],
          ["eq_const_U749.in1","_U750.out"],
          ["eq_const_U752.in1","_U753.out"],
          ["eq_const_U755.in1","_U756.out"],
          ["eq_const_U758.in1","_U759.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U739.in0"],
          ["eq_const_U737.out","and_all__U739.in1"],
          ["bank_0.wen_0","and_all__U739.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U742.in0"],
          ["eq_const_U740.out","and_all__U742.in1"],
          ["bank_1.wen_0","and_all__U742.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U745.in0"],
          ["eq_const_U743.out","and_all__U745.in1"],
          ["bank_2.wen_0","and_all__U745.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U748.in0"],
          ["eq_const_U746.out","and_all__U748.in1"],
          ["bank_3.wen_0","and_all__U748.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U751.in0"],
          ["eq_const_U749.out","and_all__U751.in1"],
          ["bank_4.wen_0","and_all__U751.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U754.in0"],
          ["eq_const_U752.out","and_all__U754.in1"],
          ["bank_5.wen_0","and_all__U754.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U757.in0"],
          ["eq_const_U755.out","and_all__U757.in1"],
          ["bank_6.wen_0","and_all__U757.out"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","and_all__U760.in0"],
          ["eq_const_U758.out","and_all__U760.in1"],
          ["bank_7.wen_0","and_all__U760.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U610.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U628.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U646.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U664.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U682.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U700.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U736.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U718.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.out","bank_7.write_addr_0"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.d"],
          ["eq_const_U737.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.out"],
          ["eq_const_U740.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.out"],
          ["eq_const_U743.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.out"],
          ["eq_const_U746.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.out"],
          ["eq_const_U749.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.out"],
          ["eq_const_U752.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.out"],
          ["eq_const_U755.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.out"],
          ["eq_const_U758.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U523.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U525.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U527.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U529.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U531.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U533.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U535.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U537.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U539.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U541.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U543.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U545.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U547.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U549.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U551.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U553.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U527.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.out"],
          ["sr_end_U531.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.out"],
          ["sr_end_U535.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.out"],
          ["sr_end_U539.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.out"],
          ["sr_end_U543.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.out"],
          ["sr_end_U547.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.out"],
          ["sr_end_U551.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.out"],
          ["sr_end_U523.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.out"],
          ["sr_end_U533.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.out"],
          ["sr_end_U537.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.out"],
          ["sr_end_U541.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.out"],
          ["sr_end_U545.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.out"],
          ["sr_end_U549.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.out"],
          ["sr_end_U553.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.out"],
          ["sr_end_U525.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.out"],
          ["sr_end_U529.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.out"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U610.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U628.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U646.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U664.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U682.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U700.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U718.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U736.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577.d"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U1265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U1268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U1271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U1274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U1277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U1280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U1283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U1286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U1289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U1292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U1295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U1298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U1301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U1304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U1307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U1310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U1313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U1316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U1319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U1322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U1325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U771":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U774":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U777":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U785":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "and_all__U1257":{
            "modref":"corebit.and"
          },
          "and_all__U1260":{
            "modref":"corebit.and"
          },
          "and_all__U1263":{
            "modref":"corebit.and"
          },
          "and_all__U1266":{
            "modref":"corebit.and"
          },
          "and_all__U1269":{
            "modref":"corebit.and"
          },
          "and_all__U1272":{
            "modref":"corebit.and"
          },
          "and_all__U1275":{
            "modref":"corebit.and"
          },
          "and_all__U1278":{
            "modref":"corebit.and"
          },
          "and_all__U1281":{
            "modref":"corebit.and"
          },
          "and_all__U1284":{
            "modref":"corebit.and"
          },
          "and_all__U1287":{
            "modref":"corebit.and"
          },
          "and_all__U1290":{
            "modref":"corebit.and"
          },
          "and_all__U1293":{
            "modref":"corebit.and"
          },
          "and_all__U1296":{
            "modref":"corebit.and"
          },
          "and_all__U1299":{
            "modref":"corebit.and"
          },
          "and_all__U1302":{
            "modref":"corebit.and"
          },
          "and_all__U1305":{
            "modref":"corebit.and"
          },
          "and_all__U1308":{
            "modref":"corebit.and"
          },
          "and_all__U1311":{
            "modref":"corebit.and"
          },
          "and_all__U1314":{
            "modref":"corebit.and"
          },
          "and_all__U1317":{
            "modref":"corebit.and"
          },
          "and_all__U1320":{
            "modref":"corebit.and"
          },
          "and_all__U1323":{
            "modref":"corebit.and"
          },
          "and_all__U1326":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822":{
            "modref":"global.aff__U805"
          },
          "eq_const_U1255":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1258":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1261":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1264":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1267":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1270":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1273":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1276":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1279":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1282":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1285":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1288":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1291":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1294":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1297":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1300":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1303":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1306":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1309":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1312":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1315":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1318":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1321":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1324":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U840":{
            "modref":"global.aff__U823"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U858":{
            "modref":"global.aff__U841"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U876":{
            "modref":"global.aff__U859"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U894":{
            "modref":"global.aff__U877"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U912":{
            "modref":"global.aff__U895"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U930":{
            "modref":"global.aff__U913"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U948":{
            "modref":"global.aff__U931"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U966":{
            "modref":"global.aff__U949"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U984":{
            "modref":"global.aff__U967"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1002":{
            "modref":"global.aff__U985"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1020":{
            "modref":"global.aff__U1003"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U1038":{
            "modref":"global.aff__U1021"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U1056":{
            "modref":"global.aff__U1039"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U1074":{
            "modref":"global.aff__U1057"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U1092":{
            "modref":"global.aff__U1075"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1110":{
            "modref":"global.aff__U1093"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1128":{
            "modref":"global.aff__U1111"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1146":{
            "modref":"global.aff__U1129"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1164":{
            "modref":"global.aff__U1147"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1182":{
            "modref":"global.aff__U1165"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1200":{
            "modref":"global.aff__U1183"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1218":{
            "modref":"global.aff__U1201"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1236":{
            "modref":"global.aff__U1219"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1254":{
            "modref":"global.aff__U1237"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804":{
            "modref":"global.aff__U787"
          },
          "one__U761":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero__U762":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["eq_const_U1255.in1","_U1256.out"],
          ["eq_const_U1258.in1","_U1259.out"],
          ["eq_const_U1261.in1","_U1262.out"],
          ["eq_const_U1264.in1","_U1265.out"],
          ["eq_const_U1267.in1","_U1268.out"],
          ["eq_const_U1270.in1","_U1271.out"],
          ["eq_const_U1273.in1","_U1274.out"],
          ["eq_const_U1276.in1","_U1277.out"],
          ["eq_const_U1279.in1","_U1280.out"],
          ["eq_const_U1282.in1","_U1283.out"],
          ["eq_const_U1285.in1","_U1286.out"],
          ["eq_const_U1288.in1","_U1289.out"],
          ["eq_const_U1291.in1","_U1292.out"],
          ["eq_const_U1294.in1","_U1295.out"],
          ["eq_const_U1297.in1","_U1298.out"],
          ["eq_const_U1300.in1","_U1301.out"],
          ["eq_const_U1303.in1","_U1304.out"],
          ["eq_const_U1306.in1","_U1307.out"],
          ["eq_const_U1309.in1","_U1310.out"],
          ["eq_const_U1312.in1","_U1313.out"],
          ["eq_const_U1315.in1","_U1316.out"],
          ["eq_const_U1318.in1","_U1319.out"],
          ["eq_const_U1321.in1","_U1322.out"],
          ["eq_const_U1324.in1","_U1325.out"],
          ["bank_0.chain_data_in","_U763.out"],
          ["bank_1.chain_data_in","_U764.out"],
          ["bank_2.chain_data_in","_U765.out"],
          ["bank_3.chain_data_in","_U766.out"],
          ["bank_4.chain_data_in","_U767.out"],
          ["bank_5.chain_data_in","_U768.out"],
          ["bank_6.chain_data_in","_U769.out"],
          ["bank_7.chain_data_in","_U770.out"],
          ["bank_8.chain_data_in","_U771.out"],
          ["bank_9.chain_data_in","_U772.out"],
          ["bank_10.chain_data_in","_U773.out"],
          ["bank_11.chain_data_in","_U774.out"],
          ["bank_12.chain_data_in","_U775.out"],
          ["bank_13.chain_data_in","_U776.out"],
          ["bank_14.chain_data_in","_U777.out"],
          ["bank_15.chain_data_in","_U778.out"],
          ["bank_16.chain_data_in","_U779.out"],
          ["bank_17.chain_data_in","_U780.out"],
          ["bank_18.chain_data_in","_U781.out"],
          ["bank_19.chain_data_in","_U782.out"],
          ["bank_20.chain_data_in","_U783.out"],
          ["bank_21.chain_data_in","_U784.out"],
          ["bank_22.chain_data_in","_U785.out"],
          ["bank_23.chain_data_in","_U786.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1257.in0"],
          ["eq_const_U1255.out","and_all__U1257.in1"],
          ["bank_0.wen_0","and_all__U1257.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1260.in0"],
          ["eq_const_U1258.out","and_all__U1260.in1"],
          ["bank_1.wen_0","and_all__U1260.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1263.in0"],
          ["eq_const_U1261.out","and_all__U1263.in1"],
          ["bank_2.wen_0","and_all__U1263.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1266.in0"],
          ["eq_const_U1264.out","and_all__U1266.in1"],
          ["bank_3.wen_0","and_all__U1266.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1269.in0"],
          ["eq_const_U1267.out","and_all__U1269.in1"],
          ["bank_4.wen_0","and_all__U1269.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1272.in0"],
          ["eq_const_U1270.out","and_all__U1272.in1"],
          ["bank_5.wen_0","and_all__U1272.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1275.in0"],
          ["eq_const_U1273.out","and_all__U1275.in1"],
          ["bank_6.wen_0","and_all__U1275.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1278.in0"],
          ["eq_const_U1276.out","and_all__U1278.in1"],
          ["bank_7.wen_0","and_all__U1278.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1281.in0"],
          ["eq_const_U1279.out","and_all__U1281.in1"],
          ["bank_8.wen_0","and_all__U1281.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1284.in0"],
          ["eq_const_U1282.out","and_all__U1284.in1"],
          ["bank_9.wen_0","and_all__U1284.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1287.in0"],
          ["eq_const_U1285.out","and_all__U1287.in1"],
          ["bank_10.wen_0","and_all__U1287.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1290.in0"],
          ["eq_const_U1288.out","and_all__U1290.in1"],
          ["bank_11.wen_0","and_all__U1290.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1293.in0"],
          ["eq_const_U1291.out","and_all__U1293.in1"],
          ["bank_12.wen_0","and_all__U1293.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1296.in0"],
          ["eq_const_U1294.out","and_all__U1296.in1"],
          ["bank_13.wen_0","and_all__U1296.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1299.in0"],
          ["eq_const_U1297.out","and_all__U1299.in1"],
          ["bank_14.wen_0","and_all__U1299.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1302.in0"],
          ["eq_const_U1300.out","and_all__U1302.in1"],
          ["bank_15.wen_0","and_all__U1302.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1305.in0"],
          ["eq_const_U1303.out","and_all__U1305.in1"],
          ["bank_16.wen_0","and_all__U1305.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1308.in0"],
          ["eq_const_U1306.out","and_all__U1308.in1"],
          ["bank_17.wen_0","and_all__U1308.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1311.in0"],
          ["eq_const_U1309.out","and_all__U1311.in1"],
          ["bank_18.wen_0","and_all__U1311.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1314.in0"],
          ["eq_const_U1312.out","and_all__U1314.in1"],
          ["bank_19.wen_0","and_all__U1314.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1317.in0"],
          ["eq_const_U1315.out","and_all__U1317.in1"],
          ["bank_20.wen_0","and_all__U1317.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1320.in0"],
          ["eq_const_U1318.out","and_all__U1320.in1"],
          ["bank_21.wen_0","and_all__U1320.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1323.in0"],
          ["eq_const_U1321.out","and_all__U1323.in1"],
          ["bank_22.wen_0","and_all__U1323.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U1326.in0"],
          ["eq_const_U1324.out","and_all__U1326.in1"],
          ["bank_23.wen_0","and_all__U1326.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U840.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1110.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_10.chain_chain_en"],
          ["self.clk","bank_10.clk"],
          ["one_cst.out","bank_10.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.in","bank_10.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1020.out","bank_10.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_10.ren_0"],
          ["self.rst_n","bank_10.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_10.write_addr_0"],
          ["zero_cst.out","bank_11.chain_chain_en"],
          ["self.clk","bank_11.clk"],
          ["one_cst.out","bank_11.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.in","bank_11.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1182.out","bank_11.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_11.ren_0"],
          ["self.rst_n","bank_11.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_11.write_addr_0"],
          ["zero_cst.out","bank_12.chain_chain_en"],
          ["self.clk","bank_12.clk"],
          ["one_cst.out","bank_12.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.in","bank_12.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U912.out","bank_12.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_12.ren_0"],
          ["self.rst_n","bank_12.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_12.write_addr_0"],
          ["zero_cst.out","bank_13.chain_chain_en"],
          ["self.clk","bank_13.clk"],
          ["one_cst.out","bank_13.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.in","bank_13.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U1038.out","bank_13.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_13.ren_0"],
          ["self.rst_n","bank_13.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_13.write_addr_0"],
          ["zero_cst.out","bank_14.chain_chain_en"],
          ["self.clk","bank_14.clk"],
          ["one_cst.out","bank_14.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.in","bank_14.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1200.out","bank_14.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_14.ren_0"],
          ["self.rst_n","bank_14.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_14.write_addr_0"],
          ["zero_cst.out","bank_15.chain_chain_en"],
          ["self.clk","bank_15.clk"],
          ["one_cst.out","bank_15.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.in","bank_15.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U930.out","bank_15.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_15.ren_0"],
          ["self.rst_n","bank_15.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_15.write_addr_0"],
          ["zero_cst.out","bank_16.chain_chain_en"],
          ["self.clk","bank_16.clk"],
          ["one_cst.out","bank_16.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.in","bank_16.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U1056.out","bank_16.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_16.ren_0"],
          ["self.rst_n","bank_16.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_16.write_addr_0"],
          ["zero_cst.out","bank_17.chain_chain_en"],
          ["self.clk","bank_17.clk"],
          ["one_cst.out","bank_17.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.in","bank_17.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1218.out","bank_17.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_17.ren_0"],
          ["self.rst_n","bank_17.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_17.write_addr_0"],
          ["zero_cst.out","bank_18.chain_chain_en"],
          ["self.clk","bank_18.clk"],
          ["one_cst.out","bank_18.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.in","bank_18.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U966.out","bank_18.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_18.ren_0"],
          ["self.rst_n","bank_18.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_18.write_addr_0"],
          ["zero_cst.out","bank_19.chain_chain_en"],
          ["self.clk","bank_19.clk"],
          ["one_cst.out","bank_19.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.in","bank_19.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U1092.out","bank_19.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_19.ren_0"],
          ["self.rst_n","bank_19.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_19.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1128.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_20.chain_chain_en"],
          ["self.clk","bank_20.clk"],
          ["one_cst.out","bank_20.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.in","bank_20.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1254.out","bank_20.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_20.ren_0"],
          ["self.rst_n","bank_20.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_20.write_addr_0"],
          ["zero_cst.out","bank_21.chain_chain_en"],
          ["self.clk","bank_21.clk"],
          ["one_cst.out","bank_21.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.in","bank_21.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U948.out","bank_21.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_21.ren_0"],
          ["self.rst_n","bank_21.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_21.write_addr_0"],
          ["zero_cst.out","bank_22.chain_chain_en"],
          ["self.clk","bank_22.clk"],
          ["one_cst.out","bank_22.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.in","bank_22.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U1074.out","bank_22.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_22.ren_0"],
          ["self.rst_n","bank_22.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_22.write_addr_0"],
          ["zero_cst.out","bank_23.chain_chain_en"],
          ["self.clk","bank_23.clk"],
          ["one_cst.out","bank_23.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.in","bank_23.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1236.out","bank_23.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_23.ren_0"],
          ["self.rst_n","bank_23.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_23.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U858.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U984.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1146.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U876.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1002.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_4_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_7.write_addr_0"],
          ["zero_cst.out","bank_8.chain_chain_en"],
          ["self.clk","bank_8.clk"],
          ["one_cst.out","bank_8.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.in","bank_8.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1164.out","bank_8.read_addr_0"],
          ["self.op_hcompute_conv_stencil_5_read_ren","bank_8.ren_0"],
          ["self.rst_n","bank_8.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_8.write_addr_0"],
          ["zero_cst.out","bank_9.chain_chain_en"],
          ["self.clk","bank_9.clk"],
          ["one_cst.out","bank_9.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.in","bank_9.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U894.out","bank_9.read_addr_0"],
          ["self.op_hcompute_conv_stencil_3_read_ren","bank_9.ren_0"],
          ["self.rst_n","bank_9.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.out","bank_9.write_addr_0"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.d"],
          ["eq_const_U1255.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1258.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1261.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1264.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1267.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1270.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1273.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1276.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1279.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1282.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1285.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1288.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1291.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1294.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1297.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1300.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1303.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1306.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1309.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1312.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1315.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1318.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1321.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["eq_const_U1324.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U822.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.out"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U840.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U858.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U876.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U894.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U912.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U930.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U948.d"],
          ["self.op_hcompute_conv_stencil_3_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U966.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U984.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1002.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1020.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U1038.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U1056.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U1074.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U1092.d"],
          ["self.op_hcompute_conv_stencil_4_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1110.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1128.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1146.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1164.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1182.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1200.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1218.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1236.d"],
          ["self.op_hcompute_conv_stencil_5_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1254.d"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U804.d"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U108":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U107":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U106":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U105":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U110":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U109":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U131":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_pt__U130":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_control_vars_pt__U129":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_pt__U128":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_control_vars_pt__U133":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_pt__U132":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U168":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_pt__U166":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U165":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_pt__U164":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U178":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_pt__U176":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U220":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_pt__U218":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U217":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_pt__U216":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U230":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_pt__U228":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U272":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_pt__U270":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U269":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_pt__U268":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U282":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_pt__U280":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U85":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U84":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U83":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U82":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U87":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U86":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U26":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U25":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U24":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U23":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U28":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U27":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U62":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U61":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U60":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U59":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U64":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U63":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U317":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U315":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U314":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U313":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U326":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U324":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "arr__U169":{
            "modref":"global.array_delay_U170"
          },
          "arr__U179":{
            "modref":"global.array_delay_U180"
          },
          "arr__U221":{
            "modref":"global.array_delay_U222"
          },
          "arr__U231":{
            "modref":"global.array_delay_U232"
          },
          "arr__U273":{
            "modref":"global.array_delay_U274"
          },
          "arr__U283":{
            "modref":"global.array_delay_U284"
          },
          "arr__U318":{
            "modref":"global.array_delay_U319"
          },
          "arr__U327":{
            "modref":"global.array_delay_U328"
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "delay_reg__U167":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U177":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U219":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U229":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U271":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U281":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U316":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U325":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U107"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U108"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U88"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U105"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U106"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U109"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U110"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_pt__U130"
          },
          "op_hcompute_conv_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U131"
          },
          "op_hcompute_conv_stencil_2_port_controller":{
            "modref":"global.affine_controller__U111"
          },
          "op_hcompute_conv_stencil_2_read_start":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_pt__U128"
          },
          "op_hcompute_conv_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_control_vars_pt__U129"
          },
          "op_hcompute_conv_stencil_2_write_start":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_pt__U132"
          },
          "op_hcompute_conv_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_control_vars_pt__U133"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U166"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U168"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U134"
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U164"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U165"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U176"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U178"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U218"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U220"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U186"
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U216"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U217"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U228"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U230"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U270"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U272"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U238"
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U268"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U269"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U280"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U282"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U84"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U85"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U65"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U82"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U83"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U86"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U87"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U25"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U26"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U23"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U24"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U27"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U28"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U61"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U62"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U29"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U59"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U60"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U63"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U64"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U315"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U317"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U290"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U313"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U314"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U324"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U326"
          }
        },
        "connections":[
          ["self.clk","arr__U169.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U169.in"],
          ["op_hcompute_conv_stencil_3_exe_start_control_vars.in","arr__U169.out"],
          ["self.clk","arr__U179.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U179.in"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","arr__U179.out"],
          ["self.clk","arr__U221.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U221.in"],
          ["op_hcompute_conv_stencil_4_exe_start_control_vars.in","arr__U221.out"],
          ["self.clk","arr__U231.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U231.in"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","arr__U231.out"],
          ["self.clk","arr__U273.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U273.in"],
          ["op_hcompute_conv_stencil_5_exe_start_control_vars.in","arr__U273.out"],
          ["self.clk","arr__U283.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U283.in"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","arr__U283.out"],
          ["self.clk","arr__U318.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U318.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U318.out"],
          ["self.clk","arr__U327.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U327.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U327.out"],
          ["self.clk","conv_stencil.clk"],
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_2_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_2_write_start.out","conv_stencil.op_hcompute_conv_stencil_2_write_wen"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read","conv_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","conv_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","conv_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_3_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_write_start.out","conv_stencil.op_hcompute_conv_stencil_3_write_wen"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read","conv_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","conv_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","conv_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_4_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_write_start.out","conv_stencil.op_hcompute_conv_stencil_4_write_wen"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read","conv_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","conv_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","conv_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_5_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_write_start.out","conv_stencil.op_hcompute_conv_stencil_5_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.clk","delay_reg__U167.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U167.in"],
          ["op_hcompute_conv_stencil_3_exe_start.in","delay_reg__U167.out"],
          ["self.clk","delay_reg__U177.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U177.in"],
          ["op_hcompute_conv_stencil_3_write_start.in","delay_reg__U177.out"],
          ["self.clk","delay_reg__U219.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U219.in"],
          ["op_hcompute_conv_stencil_4_exe_start.in","delay_reg__U219.out"],
          ["self.clk","delay_reg__U229.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U229.in"],
          ["op_hcompute_conv_stencil_4_write_start.in","delay_reg__U229.out"],
          ["self.clk","delay_reg__U271.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U271.in"],
          ["op_hcompute_conv_stencil_5_exe_start.in","delay_reg__U271.out"],
          ["self.clk","delay_reg__U281.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U281.in"],
          ["op_hcompute_conv_stencil_5_write_start.in","delay_reg__U281.out"],
          ["self.clk","delay_reg__U316.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U316.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U316.out"],
          ["self.clk","delay_reg__U325.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U325.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U325.out"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller.clk"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_2.clk"],
          ["op_hcompute_conv_stencil_2_port_controller.valid","op_hcompute_conv_stencil_2_exe_start.in"],
          ["op_hcompute_conv_stencil_2_port_controller.d","op_hcompute_conv_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_2_port_controller.clk"],
          ["op_hcompute_conv_stencil_2_read_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_read_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_write_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_conv_stencil_3_port_controller.clk"],
          ["op_hcompute_conv_stencil_3_read_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_read_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_conv_stencil_4_port_controller.clk"],
          ["op_hcompute_conv_stencil_4_read_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_read_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_conv_stencil_5_port_controller.clk"],
          ["op_hcompute_conv_stencil_5_read_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_read_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_port_controller.clk"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "sr_end_U523_pt__U524":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U525_pt__U526":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U527_pt__U528":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U529_pt__U530":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U531_pt__U532":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U533_pt__U534":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U535_pt__U536":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U537_pt__U538":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U539_pt__U540":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U541_pt__U542":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U543_pt__U544":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U545_pt__U546":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U547_pt__U548":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U549_pt__U550":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U551_pt__U552":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U553_pt__U554":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
