// Seed: 1559343999
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input wire id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri id_10,
    output wire id_11
);
  wire id_13;
  wire id_14 = id_14;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input wand id_10,
    input tri id_11
);
  assign id_4 = 1'b0;
  wire id_13;
  ;
  xor primCall (id_0, id_10, id_5, id_9, id_7, id_2, id_13, id_8, id_3, id_6, id_11);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_5,
      id_1,
      id_9,
      id_7,
      id_10,
      id_4,
      id_8,
      id_1,
      id_0
  );
endmodule
