(edif clkBy3
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 4 21 21 26 16)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure clkBy3.ngc clkBy3.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FD_1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library clkBy3_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell clkBy3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk_out
              (direction OUTPUT)
            )
            (port clk_in
              (direction INPUT)
            )
            (designator "xc3s50an-4-tqg144")
            (property TYPE (string "clkBy3") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "clkBy3_clkBy3") (owner "Xilinx"))
          )
          (contents
            (instance (rename D_q_renamed_0 "D/q")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename C_countemp_0 "C/countemp_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename C_countemp_1 "C/countemp_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance clk_out1
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Result_1_1 "Result<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename C_countemp_cmp_eq00001 "C/countemp_cmp_eq00001")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename clk_out_OBUF_renamed_1 "clk_out_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_in_BUFGP_renamed_2 "clk_in_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename C_Mcount_countemp_xor_0_11_INV_0 "C/Mcount_countemp_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename C_countemp_0__ "C/countemp<0>")
              (joined
                (portRef Q (instanceRef C_countemp_0))
                (portRef I1 (instanceRef Result_1_1))
                (portRef I0 (instanceRef C_countemp_cmp_eq00001))
                (portRef I (instanceRef C_Mcount_countemp_xor_0_11_INV_0))
              )
            )
            (net (rename C_countemp_1__ "C/countemp<1>")
              (joined
                (portRef D (instanceRef D_q_renamed_0))
                (portRef Q (instanceRef C_countemp_1))
                (portRef I0 (instanceRef clk_out1))
                (portRef I0 (instanceRef Result_1_1))
                (portRef I1 (instanceRef C_countemp_cmp_eq00001))
              )
            )
            (net (rename C_countemp_cmp_eq0000 "C/countemp_cmp_eq0000")
              (joined
                (portRef R (instanceRef C_countemp_0))
                (portRef R (instanceRef C_countemp_1))
                (portRef O (instanceRef C_countemp_cmp_eq00001))
              )
            )
            (net (rename D_q "D/q")
              (joined
                (portRef Q (instanceRef D_q_renamed_0))
                (portRef I1 (instanceRef clk_out1))
              )
            )
            (net (rename Result_0__ "Result<0>")
              (joined
                (portRef D (instanceRef C_countemp_0))
                (portRef O (instanceRef C_Mcount_countemp_xor_0_11_INV_0))
              )
            )
            (net (rename Result_1__ "Result<1>")
              (joined
                (portRef D (instanceRef C_countemp_1))
                (portRef O (instanceRef Result_1_1))
              )
            )
            (net clk_in
              (joined
                (portRef clk_in)
                (portRef I (instanceRef clk_in_BUFGP_renamed_2))
              )
            )
            (net clk_in_BUFGP
              (joined
                (portRef C (instanceRef D_q_renamed_0))
                (portRef C (instanceRef C_countemp_0))
                (portRef C (instanceRef C_countemp_1))
                (portRef O (instanceRef clk_in_BUFGP_renamed_2))
              )
            )
            (net clk_out
              (joined
                (portRef clk_out)
                (portRef O (instanceRef clk_out_OBUF_renamed_1))
              )
            )
            (net clk_out_OBUF
              (joined
                (portRef O (instanceRef clk_out1))
                (portRef I (instanceRef clk_out_OBUF_renamed_1))
              )
            )
          )
      )
    )
  )

  (design clkBy3
    (cellRef clkBy3
      (libraryRef clkBy3_lib)
    )
    (property PART (string "xc3s50an-4-tqg144") (owner "Xilinx"))
  )
)

