Command: ./simv +UVM_TIMEOUT=5000000 -l ./logs/uart_sim01.log
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-2; Runtime version I-2014.03-2;  Dec  2 01:48 2016
----------------------------------------------------------------
UVM-1.1d.VCS
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test u0_test...
UVM_INFO @ 0: reporter [TIMOUTSET] '+UVM_TIMEOUT=5000000' provided on the command line is being applied.
UVM_INFO verif/uart_tx_uvc/./uart_tx_driver.sv(13) @ 0: uvm_test_top.tb_h.uvc_h.agnt_h.u0_driver [U0_DRIVER]  THIS IS A BUILD PHASE
UVM_INFO verif/uart_tx_uvc/./uart_tx_monitor.sv(25) @ 0: uvm_test_top.tb_h.uvc_h.agnt_h.u0_monitor [U0_MONITOR]  THIS IS A BUILD PHASE
UVM_INFO verif/uart_tx_uvc/./uart_dut_monitor.sv(19) @ 0: uvm_test_top.tb_h.uvc_h.dut_agnt_h.uart_dut_monitor [UART_DUT_MON]  Inside build phase
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------
Name                         Type                     Size  Value     
----------------------------------------------------------------------
uvm_test_top                 u0_test                  -     @460      
  tb_h                       u0_tb                    -     @468      
    tx_scbd                  u0_tx_scoreboard         -     @607      
      rx_uart                uvm_analysis_imp_rx      -     @624      
      tx_uart                uvm_analysis_imp_tx      -     @615      
    u0_vseqr                 u0_vsequencer            -     @484      
      rsp_export             uvm_analysis_export      -     @492      
      seq_item_export        uvm_seq_item_pull_imp    -     @598      
      arbitration_queue      array                    0     -         
      lock_queue             array                    0     -         
      num_last_reqs          integral                 32    'd1       
      num_last_rsps          integral                 32    'd1       
    uvc_h                    u0_uvc                   -     @476      
      agnt_h                 u0_agent                 -     @638      
        u0_driver            u0_driver                -     @677      
          rsp_port           uvm_analysis_port        -     @694      
          seq_item_port      uvm_seq_item_pull_port   -     @685      
        u0_monitor           u0_monitor               -     @660      
          tx_mon_port        uvm_analysis_port        -     @668      
        u0_sequencer         u0_sequencer             -     @703      
          rsp_export         uvm_analysis_export      -     @711      
          seq_item_export    uvm_seq_item_pull_imp    -     @817      
          arbitration_queue  array                    0     -         
          lock_queue         array                    0     -         
          num_last_reqs      integral                 32    'd1       
          num_last_rsps      integral                 32    'd1       
        is_active            uvm_active_passive_enum  1     UVM_ACTIVE
      dut_agnt_h             uart_dut_agent           -     @646      
        uart_dut_monitor     uart_dut_monitor         -     @837      
          dut_mon_port       uvm_analysis_port        -     @845      
----------------------------------------------------------------------

UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(126) @ 130: uvm_test_top.tb_h.tx_scbd [ CFG_SETTINGS ] Async USART Mode set
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(141) @ 130: uvm_test_top.tb_h.tx_scbd [ ODD PARITY]  Odd Parity Configured 
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(147) @ 130: uvm_test_top.tb_h.tx_scbd [ STOP BIT 2-bits] Stop bit is set to 2 bits 
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(150) @ 130: uvm_test_top.tb_h.tx_scbd [ CHAR SIZE 5  ] Char size set to 5
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 9020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 023 received 003
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 23420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 027 received 007
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 37820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 022 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 52220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 011
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 66620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 015 received 015
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 81020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00f received 00f
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 95420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 015 received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 109820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 011
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 124220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01d received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 138620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03d received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 153020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 027 received 007
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 167420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 001
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 181820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 004 received 004
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 196220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 027 received 007
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 210620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 045 received 005
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 225020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01e received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 239420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 062 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 253820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 034 received 014
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 268220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02e received 00e
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 282620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00c received 00c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 297020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 001
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 311420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01d received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 325820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02a received 00a
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 340220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01f received 01f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 354620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 011
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 369020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01c received 01c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 383420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 042 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 397820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 011
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 412220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 022 received 002
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 426620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 004 received 004
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 441020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 012 received 012
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 455420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04b received 00b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 469820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03a received 01a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 484220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 060 received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 498620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 054 received 014
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 513020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 011
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 527420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 011
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 541820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 023 received 003
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 556220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 046 received 006
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 570620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 033 received 013
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 585020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 047 received 007
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 599420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 00c
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 613820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 004 received 004
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 628220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 059 received 019
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 642620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 060 received 000
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 657020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 014 received 014
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 671420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 007 received 007
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 685820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03a received 01a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 700220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 025 received 005
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 714620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 014 received 014
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 729020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 014 received 014
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 743420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 002 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 757820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 040 received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 772220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03f received 01f
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 786620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01e received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 801020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 041 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 815420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03f received 01f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 829820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 036 received 016
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 844220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 858620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 035 received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 873020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03e received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 887420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03b received 01b
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 901820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 009 received 009
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 916220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02a received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 930620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 029 received 009
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 945020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 038 received 018
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 959420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 040 received 000
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 973820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 002 received 002
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 988220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 005 received 005
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1002620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05d received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1017020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02b received 00b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1031420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 011
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1045820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 035 received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1060220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 029 received 009
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1074620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00f received 00f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1089020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05f received 01f
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1103420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 009 received 009
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1117820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 023 received 003
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1132220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 000 received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1146620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 00c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1161020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 028 received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1175420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 058 received 018
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1189820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 008 received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1204220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 029 received 009
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1218620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 013 received 013
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1233020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 011
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1247420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01e received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1261820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 025 received 005
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1276220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 059 received 019
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1290620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 001 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1305020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 032 received 012
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1319420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 062 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1333820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 042 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1348220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 011
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1362620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 033 received 013
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1377020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 014 received 014
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1391420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 001 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1405820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 020 received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1420220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 00c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1434620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 054 received 014
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1449020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01d received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1463420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 00c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1477820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03b received 01b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1492220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 052 received 012
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1506620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03b received 01b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1521020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 047 received 007
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1535420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 012 received 012
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1549820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05f received 01f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1564220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04e received 00e
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1578620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00a received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1593020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04a received 00a
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1607420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00f received 00f
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1621820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 010 received 010
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1636220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00b received 00b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1650620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 026 received 006
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1665020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 057 received 017
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1679420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05f received 01f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1693820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 059 received 019
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1708220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05f received 01f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1722620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1737020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 061 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1751420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 033 received 013
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1765820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00c received 00c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1780220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 020 received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1794620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 011
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1809020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02b received 00b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1823420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 031 received 011
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1837820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 041 received 001
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1852220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 019 received 019
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1866620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 035 received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1881020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02a received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1895420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05e received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1909820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 053 received 013
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1924220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05b received 01b
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1938620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 008 received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1953020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05d received 01d
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1967420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 015 received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 1981820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02e received 00e
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 1996220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 013 received 013
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2010620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02a received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2025020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 028 received 008
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2039420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00d received 00d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2053820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 057 received 017
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2068220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 018 received 018
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2082620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05c received 01c
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2097020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 008 received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2111420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 026 received 006
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2125820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 027 received 007
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2140220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 056 received 016
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2154620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 02b received 00b
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2169020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 010 received 010
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2183420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 042 received 002
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2197820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 015 received 015
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2212220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 050 received 010
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2226620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 004 received 004
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2241020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 05b received 01b
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2255420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01d received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2269820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04b received 00b
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2284220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 013 received 013
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2298620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 050 received 010
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2313020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03d received 01d
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2327420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 030 received 010
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2341820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 017 received 017
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2356220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01e received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2370620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 056 received 016
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2385020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04b received 00b
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2399420: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 000 received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2413820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04c received 00c
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2428220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 028 received 008
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2442620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01e received 01e
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2457020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04f received 00f
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2471420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 036 received 016
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2485820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 057 received 017
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2500220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00a received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2514620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 063 received 003
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2529020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 04a received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2543420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 062 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2557820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 038 received 018
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2572220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 054 received 014
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2586620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01b received 01b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2601020: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 020 received 000
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2615420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 03d received 01d
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2629820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00a received 00a
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2644220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 052 received 012
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2658620: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 005 received 005
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2673020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 008 received 008
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2687420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 054 received 014
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2701820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01e received 01e
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2716220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 00b received 00b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2730620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 056 received 016
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2745020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 002 received 002
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2759420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 047 received 007
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2773820: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 009 received 009
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2788220: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 041 received 001
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2802620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 051 received 011
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2817020: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 012 received 012
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2831420: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 045 received 005
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2845820: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 046 received 006
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(236) @ 2860220: uvm_test_top.tb_h.tx_scbd [DATA Matched] expected 01b received 01b
UVM_ERROR verif/sequences/./../top/uart_tx_sb.sv(232) @ 2874620: uvm_test_top.tb_h.tx_scbd [DATA Mismatch] expected 063 received 003
UVM_INFO /apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_objection.svh(1268) @ 2885825: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(337) @ 2885825: uvm_test_top.tb_h.tx_scbd [    $$$$$$     ] ############################################################### 

UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(338) @ 2885825: uvm_test_top.tb_h.tx_scbd [    TXN_IN     ] Num. of Transactions input to the DUT     200
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(339) @ 2885825: uvm_test_top.tb_h.tx_scbd [    TXN_OUT    ] Num. of Transactions output from the DUT  200
UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(340) @ 2885825: uvm_test_top.tb_h.tx_scbd [    TXN_STATUS ]                    
 																 Txn compared 200 
 																 Txn Passed   65 
 																 Txn Failed    135 
  																 Txn Dropped   0 

UVM_INFO verif/sequences/./../top/uart_tx_sb.sv(341) @ 2885825: uvm_test_top.tb_h.tx_scbd [    $$$$$$     ] ############################################################### 


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   81
UVM_WARNING :    0
UVM_ERROR :  135
UVM_FATAL :    0
** Report counts by id
[    $$$$$$     ]     2
[    TXN_IN     ]     1
[    TXN_OUT    ]     1
[    TXN_STATUS ]     1
[ CFG_SETTINGS ]     1
[ CHAR SIZE 5  ]     1
[ ODD PARITY]     1
[ STOP BIT 2-bits]     1
[DATA Matched]    65
[DATA Mismatch]   135
[RNTST]     1
[TEST_DONE]     1
[TIMOUTSET]     1
[U0_DRIVER]     1
[U0_MONITOR]     1
[UART_DUT_MON]     1
[UVMTOP]     1
$finish called from file "/apps/synopsys/I-2014.03-2/etc/uvm-1.1/base/uvm_root.svh", line 438.
$finish at simulation time              2885825
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2885825 ns
CPU Time:      2.420 seconds;       Data structure size:   0.2Mb
Fri Dec  2 01:48:27 2016
