
ECE 369 Project

Building a single stage MIPS processor in Verilog.  THEN upgrading it to a pipelined processor with zero synthesization success.


