$comment
	File created using the following command:
		vcd file Trans_Aff_CH.msim.vcd -direction
$end
$date
	Thu Oct 05 11:45:22 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Trans_Aff_CH_vlg_vec_tst $end
$var reg 7 ! NB_Face [6:0] $end
$var wire 1 " Id_Cent [3] $end
$var wire 1 # Id_Cent [2] $end
$var wire 1 $ Id_Cent [1] $end
$var wire 1 % Id_Cent [0] $end
$var wire 1 & Id_Diz [3] $end
$var wire 1 ' Id_Diz [2] $end
$var wire 1 ( Id_Diz [1] $end
$var wire 1 ) Id_Diz [0] $end
$var wire 1 * Id_Un [3] $end
$var wire 1 + Id_Un [2] $end
$var wire 1 , Id_Un [1] $end
$var wire 1 - Id_Un [0] $end
$var wire 1 . Id_d [3] $end
$var wire 1 / Id_d [2] $end
$var wire 1 0 Id_d [1] $end
$var wire 1 1 Id_d [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 Id_Un[0]~output_o $end
$var wire 1 9 Id_Un[1]~output_o $end
$var wire 1 : Id_Un[2]~output_o $end
$var wire 1 ; Id_Un[3]~output_o $end
$var wire 1 < Id_Diz[0]~output_o $end
$var wire 1 = Id_Diz[1]~output_o $end
$var wire 1 > Id_Diz[2]~output_o $end
$var wire 1 ? Id_Diz[3]~output_o $end
$var wire 1 @ Id_Cent[0]~output_o $end
$var wire 1 A Id_Cent[1]~output_o $end
$var wire 1 B Id_Cent[2]~output_o $end
$var wire 1 C Id_Cent[3]~output_o $end
$var wire 1 D Id_d[0]~output_o $end
$var wire 1 E Id_d[1]~output_o $end
$var wire 1 F Id_d[2]~output_o $end
$var wire 1 G Id_d[3]~output_o $end
$var wire 1 H NB_Face[5]~input_o $end
$var wire 1 I NB_Face[6]~input_o $end
$var wire 1 J NB_Face[2]~input_o $end
$var wire 1 K NB_Face[3]~input_o $end
$var wire 1 L NB_Face[1]~input_o $end
$var wire 1 M NB_Face[4]~input_o $end
$var wire 1 N Decoder0~0_combout $end
$var wire 1 O NB_Face[0]~input_o $end
$var wire 1 P Decoder0~1_combout $end
$var wire 1 Q WideOr2~0_combout $end
$var wire 1 R WideOr2~1_combout $end
$var wire 1 S WideOr2~2_combout $end
$var wire 1 T WideOr1~0_combout $end
$var wire 1 U WideOr0~0_combout $end
$var wire 1 V WideOr1~1_combout $end
$var wire 1 W WideOr0~1_combout $end
$var wire 1 X WideOr0~2_combout $end
$var wire 1 Y WideOr4~0_combout $end
$var wire 1 Z WideOr4~1_combout $end
$var wire 1 [ WideOr2~3_combout $end
$var wire 1 \ WideOr3~0_combout $end
$var wire 1 ] WideOr3~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
0%
0$
0#
0"
0)
0(
0'
0&
0-
0,
1+
0*
11
10
0/
1.
02
13
x4
15
16
17
08
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
1D
1E
0F
1G
0H
0I
1J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
1U
1V
0W
0X
1Y
0Z
1[
0\
0]
$end
#110000
b110 !
1L
1\
0Y
1R
0N
1S
19
1,
#200000
b1110 !
b1010 !
b1000 !
0L
0J
1K
1W
1T
0R
0[
1X
0V
0S
09
0:
1;
1*
0+
0,
#310000
b1010 !
1L
0\
1Y
1R
1Z
1S
19
1<
1)
1,
#420000
b1110 !
b1100 !
0L
1J
1\
0W
1[
0X
0;
0*
#500000
b11100 !
b10100 !
0K
1M
0\
1W
0Y
0Z
0<
0)
1]
1X
1;
1=
1(
1*
#580000
b10110 !
b11110 !
1L
1K
1Y
1Z
1<
1)
#650000
b1011110 !
b1111110 !
b1101110 !
b1101100 !
b1100100 !
0L
0K
0M
1H
1I
1\
0W
0T
0R
1N
1Q
0Z
0]
0X
1V
1:
0;
0=
0<
0)
0(
0*
1+
1X
0V
0S
1P
1?
1@
09
0:
1;
1*
0+
0,
1%
1&
1]
1S
19
1=
1(
1,
#740000
b1100000 !
b100000 !
b0 !
0J
0H
0I
0[
0Y
0N
0\
0Q
0X
1V
0P
0?
0@
1:
0;
0*
1+
0%
0&
0]
0S
09
0=
0(
0,
#1000000
