https://scholar.google.com/citations?hl=en&user=CHIZtZAAAAAJ
Total Citations = 13488

1. Synthesis of Reversible Logic Circuits
Citations:513
Authors: VV Shende, AK Prasad, L Markov, Igor, JP Hayes
Publication: Hayes,” Synthesis of Reversible Logic Circuits”, IEEE Transaction on …

2. Ending piracy of integrated circuits
Citations:493
Authors: JA Roy, F Koushanfar, IL Markov
Publication: IEEE Computer 10 (43), 30-38

3. Can recursive bisection alone produce routable placements?
Citations:445
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: Proceedings of the 37th Annual Design Automation Conference, 477-482

4. Fixed-outline floorplanning: Enabling hierarchical design
Citations:417
Authors: SN Adya, IL Markov
Publication: Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 11 (6 …

5. Probabilistic transfer matrices in symbolic reliability analysis of logic circuits
Citations:382
Authors: S Krishnaswamy, GF Viamontes, IL Markov, JP Hayes
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 13 (1), 8

6. Synthesis of quantum-logic circuits
Citations:324
Authors: VV Shende, SS Bullock, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

7. Solving difficult instances of Boolean satisfiability in the presence of symmetry
Citations:278
Authors: FA Aloul, A Ramani, IL Markov, KA Sakallah
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

8. VLSI physical design: from graph partitioning to timing closure
Citations:233
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: Springer Science & Business Media

9. Watermarking techniques for intellectual property protection
Citations:231
Authors: AB Kahng, J Lach, WH Mangione-Smith, S Mantik, IL Markov, ...
Publication: Proceedings of the 35th annual Design Automation Conference, 776-781

10. Generic ILP versus specialized 0-1 ILP: an update
Citations:223
Authors: FA Aloul, A Ramani, IL Markov, KA Sakallah
Publication: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided …

11. Synthesis and optimization of reversible circuits—a survey
Citations:218
Authors: M Saeedi, IL Markov
Publication: ACM Computing Surveys (CSUR) 45 (2), 21

12. Limits on fundamental limits to computation
Citations:209
Authors: IL Markov
Publication: Nature 512 (7513), 147

13. Handbook of algorithms for physical design automation
Citations:204
Authors: CJ Alpert, DP Mehta, SS Sapatnekar
Publication: Auerbach Publications

14. Fault testing for reversible circuits
Citations:196
Authors: KN Patel, JP Hayes, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

15. Unification of partitioning, placement and floorplanning
Citations:192
Authors: SN Adya, S Chaturvedi, JA Roy, DA Papa, IL Markov
Publication: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided …

16. Constraint-based watermarking techniques for design IP protection
Citations:192
Authors: AB Kahng, J Lach, WH Mangione-Smith, S Mantik, IL Markov, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

17. Reversible logic circuit synthesis
Citations:186
Authors: VV Shende, AK Prasad, IL Markov, JP Hayes
Publication: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided …

18. SimPL: An effective placement algorithm
Citations:174
Authors: MC Kim, DJ Lee, IL Markov
Publication: Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions …

19. PBS: a backtrack-search pseudo-boolean solver and optimizer
Citations:172
Authors: FA Aloul, A Ramani, I Markov, K Sakallah
Publication: Proceedings of the 5th International Symposium on Theory and Applications of …

20. High-Performance Routing at the Nanometer Scale
Citations:169
Authors: JA Roy, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

21. Exploiting structure in symmetry detection for CNF
Citations:169
Authors: PT Darga, MH Liffiton, KA Sakallah, IL Markov
Publication: Proceedings of the 41st annual Design Automation Conference, 530-534

22. Consistent placement of macro-blocks using floorplanning and standard-cell placement
Citations:169
Authors: SN Adya, IL Markov
Publication: Proceedings of the 2002 international symposium on Physical design, 12-17

23. Simulating quantum computation by contracting tensor networks
Citations:166
Authors: IL Markov, Y Shi
Publication: SIAM Journal on Computing 38 (3), 963-981

24. Optimal partitioners and end-case placers for standard-cell layout
Citations:166
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

25. Improved algorithms for hypergraph bipartitioning
Citations:164
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: Proceedings 2000. Design Automation Conference.(IEEE Cat. No. 00CH37106 …

26. Capo: robust and scalable open-source min-cut floorplacer
Citations:157
Authors: JA Roy, DA Papa, SN Adya, HH Chan, AN Ng, JF Lu, IL Markov
Publication: Proceedings of the 2005 international symposium on Physical design, 224-226

27. Efficient symmetry breaking for boolean satisfiability
Citations:147
Authors: FA Aloul, KA Sakallah, IL Markov
Publication: Computers, IEEE Transactions on 55 (5), 549-558

28. Faster SAT and smaller BDDs via common function structure
Citations:146
Authors: FA Aloul, IL Markov, KA Sakallah
Publication: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided …

29. Minimal universal two-qubit controlled-NOT-based circuits
Citations:140
Authors: VV Shende, IL Markov, SS Bullock
Publication: Physical Review A 69 (6), 062321

30. AMUSE: a minimally-unsatisfiable subformula extractor
Citations:140
Authors: Y Oh, MN Mneimneh, ZS Andraus, KA Sakallah, IL Markov
Publication: Proceedings of the 41st annual Design Automation Conference, 518-523

31. Robust IP watermarking methodologies for physical design
Citations:139
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, S Mantik, IL Markov, ...
Publication: Proceedings of the 35th annual Design Automation Conference, 782-787

32. Fixed-outline floorplanning through better local search
Citations:138
Authors: SN Adya, IL Markov
Publication: Proceedings 2001 IEEE International Conference on Computer Design: VLSI in …

33. Signature-based SER analysis and design of logic circuits
Citations:137
Authors: S Krishnaswamy, SM Plaza, IL Markov, JP Hayes
Publication: Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions …

34. Min-cut floorplacement
Citations:135
Authors: JA Roy, SN Adya, DA Papa, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

35. On wirelength estimations for row-based placement
Citations:128
Authors: AE Caldwell, AB Kahng, S Mantik, IL Markov, A Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

36. Evaluating circuit reliability under probabilistic gate-level fault models
Citations:122
Authors: KN Patel, IL Markov, JP Hayes
Publication: Proceedings of the International Workshop on Logic and Synthesis, 59-64

37. Faster symmetry discovery using sparsity of symmetries
Citations:118
Authors: PT Darga, KA Sakallah, IL Markov
Publication: 2008 45th ACM/IEEE Design Automation Conference, 149-154

38. Error-correction and crosstalk avoidance in DSM busses
Citations:108
Authors: KN Patel, IL Markov
Publication: Proceedings of the 2003 international workshop on System-level interconnect …

39. Energy-efficient abundant-data computing: The N3XT 1,000 x
Citations:107
Authors: MMS Aly, M Gao, G Hills, CS Lee, G Pitner, MM Shulaker, TF Wu, ...
Publication: Computer 48 (12), 24-33

40. Hypergraph partitioning and clustering
Citations:104
Authors: DA Papa, IL Markov
Publication: Encyclopedia of Algorithms 421, 61-1

41. On the CNOT-cost of TOFFOLI gates
Citations:101
Authors: VV Shende, IL Markov
Publication: Quantum Information and Computation 9 (5-6), 461-486

42. Hypergraph Partitioning and Clustering.
Citations:98
Authors: DA Papa, IL Markov
Publication: Handbook of Approximation Algorithms and Metaheuristics, 61-1

43. A layered software architecture for quantum computing design tools
Citations:98
Authors: KM Svore, AV Aho, AW Cross, I Chuang, IL Markov
Publication: Computer 39 (1), 74-83

44. FORCE: a fast and easy-to-implement variable-ordering heuristic
Citations:97
Authors: FA Aloul, IL Markov, KA Sakallah
Publication: Proceedings of the 13th ACM Great Lakes symposium on VLSI, 116-119

45. On whitespace and stability in physical synthesis
Citations:96
Authors: SN Adya, IL Markov, PG Villarrubia
Publication: Integration, the VLSI Journal 39 (4), 340-362

46. Automating Postsilicon Debugging and Repair
Citations:95
Authors: K Chang, IL Markov, V Bertacco
Publication: Computer 41 (7), 47

47. Faster minimization of linear wirelength for global placement
Citations:95
Authors: CJ Alpert, TF Chan, AB Kahng, IL Markov, P Mulet
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

48. Seeing the forest and the trees: Steiner wirelength optimization in placement
Citations:90
Authors: JA Roy, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

49. Solving the third-shift problem in IC piracy with test-aware logic locking
Citations:88
Authors: SM Plaza, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

50. Benchmarking for large-scale placement and beyond
Citations:87
Authors: SN Adya, MC Yildiz, IL Markov, PG Villarrubia, PN Parakh, PH Madden
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

51. A SimPLR method for routability-driven placement
Citations:85
Authors: MC Kim, J Hu, DJ Lee, IL Markov
Publication: Proceedings of the International Conference on Computer-Aided Design, 67-73

52. Quadratic placement revisited
Citations:85
Authors: CJ Alpert, T Chan, DJH Huang, I Markov, K Yan
Publication: Proceedings of the 34th annual Design Automation Conference, 752-757

53. Optimal synthesis of linear reversible circuits
Citations:84
Authors: KN Patel, IL Markov, JP Hayes
Publication: Quantum Information & Computation 8 (3), 282-294

54. Fixing design errors with counterexamples and resynthesis
Citations:84
Authors: KH Chang, IL Markov, V Bertacco
Publication: Proceedings of the 2007 Asia and South Pacific Design Automation Conference …

55. Improving gate-level simulation of quantum circuits
Citations:82
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Information Processing 2 (5), 347-380

56. Data structures and algorithms for simplifying reversible circuits
Citations:79
Authors: AK Prasad, VV Shende, IL Markov, JP Hayes, KN Patel
Publication: ACM Journal on Emerging Technologies in Computing Systems (JETC) 2 (4), 277-293

57. Design and implementation of move-based heuristics for VLSI hypergraph partitioning
Citations:77
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: ACM Journal of Experimental Algorithmics (JEA) 5, 5

58. Completing high-quality global routes
Citations:76
Authors: J Hu, JA Roy, IL Markov
Publication: Proceedings of the 19th international symposium on Physical design, 35-41

59. Progress and challenges in VLSI placement research
Citations:74
Authors: IL Markov, J Hu, MC Kim
Publication: Proceedings of the IEEE 103 (11), 1985-2003

60. MAPLE: multilevel adaptive placement for mixed-size designs
Citations:70
Authors: MC Kim, N Viswanathan, CJ Alpert, IL Markov, S Ramji
Publication: Proceedings of the 2012 ACM international symposium on International …

61. On legalization of row-based placements
Citations:70
Authors: AB Kahng, IL Markov, S Reda
Publication: Proceedings of the 14th ACM Great Lakes symposium on VLSI, 214-219

62. Gate-level simulation of quantum circuits
Citations:69
Authors: GF Viamontes, M Rajagopalan, IL Markov, JP Hayes
Publication: Proceedings of the 2003 Asia and South Pacific Design Automation Conference …

63. Competitor analysis and its defenses in the e-marketplace
Citations:68
Authors: YP Sheng, PP Mykytyn Jr, CR Litecky
Publication: Communications of the ACM 48 (8), 107-112

64. Min-max placement for large-scale timing optimization
Citations:66
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, S Mantik, IL Markov
Publication: Proceedings of the 2002 international symposium on Physical design, 143-148

65. Shatter: Efficient symmetry-breaking for boolean satisfiability
Citations:65
Authors: FA Aloul, IL Markov, KA Sakallah
Publication: Proc. 40th IEEE/ACM Design Automation Conference (DAC), 836-839

66. Smoothening max-terms and analytical minimization of half-perimeter wirelength
Citations:65
Authors: AA Kennings, IL Markov
Publication: VLSI Design 14 (3), 229-237

67. Constant-optimized quantum circuits for modular multiplication and exponentiation
Citations:63
Authors: IL Markov, M Saeedi
Publication: arXiv preprint arXiv:1202.6614

68. Automatic error diagnosis and correction for RTL designs
Citations:62
Authors: K Chang, I Wagner, V Bertacco, IL Markov
Publication: 2007 IEEE International High Level Design Validation and Test Workshop, 65-72

69. Are floorplan representations important in digital design?
Citations:62
Authors: HH Chan, SN Adya, IL Markov
Publication: Proceedings of the 2005 international symposium on Physical design, 129-136

70. Improved a priori interconnect predictions and technology extrapolation in the GTX system
Citations:62
Authors: Y Cao, C Hu, X Huang, AB Kahng, IL Markov, M Oliver, D Stroobandt, ...
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (1), 3-14

71. Graph-based simulation of quantum computation in the density matrix representation
Citations:61
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Information & Computation, 5 (2), 113-130

72. Quantum circuit simulation
Citations:57
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Springer Science & Business Media

73. Breaking instance-independent symmetries in exact graph coloring
Citations:57
Authors: A Ramani, IL Markov, KA Sakallah, FA Aloul
Publication: Journal of Artificial Intelligence Research 26, 289-322

74. CRISP: Congestion reduction by iterated spreading during placement
Citations:56
Authors: JA Roy, N Viswanathan, GJ Nam, CJ Alpert, IL Markov
Publication: Proceedings of the 2009 International Conference on Computer-Aided Design …

75. Hypergraph partitioning with fixed vertices
Citations:55
Authors: CJ Alpert, AE Caldwell, AB Kahng, IL Markov
Publication: Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions …

76. Simulation-based bug trace minimization with BMC-based refinement
Citations:53
Authors: K Chang, V Bertacco, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

77. Practical slicing and non-slicing block-packing without simulated annealing
Citations:53
Authors: HH Chan, IL Markov
Publication: Proceedings of the 14th ACM Great Lakes symposium on VLSI, 282-287

78. Symmetry breaking for pseudo-Boolean formulas
Citations:52
Authors: FA Aloul, A Ramani, IL Markov, KA Sakallah
Publication: Journal of Experimental Algorithmics (JEA) 12, 1.3

79. The coming of age of (academic) global routing
Citations:52
Authors: MD Moffitt, JA Roy, IL Markov
Publication: Proceedings of the 2008 international symposium on Physical design, 148-155

80. Hypergraph partitioning for VLSI CAD: methodology for heuristic development, experimentation and reporting
Citations:52
Authors: AE Caldwell, AB Kahang, AA Kennings, IL Markov
Publication: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 349-354

81. Tracking uncertainty with probabilistic logic circuit testing
Citations:51
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: IEEE Design & Test of Computers 24 (4), 312-321

82. An arbitrary twoqubit computation In 23 elementary gates or less
Citations:51
Authors: SS Bullock, IL Markov
Publication: Proceedings of the 40th annual Design Automation Conference, 324-329

83. Smaller circuits for arbitrary n-qubit diagonal computations
Citations:51
Authors: SS Bullock, IL Markov
Publication: arXiv preprint quant-ph/0303039

84. On the role of timing masking in reliable logic circuit design
Citations:48
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Proceedings of the 45th annual Design Automation Conference, 924-929

85. Sensitivity-guided metaheuristics for accurate discrete gate sizing
Citations:46
Authors: J Hu, AB Kahng, SH Kang, MC Kim, IL Markov
Publication: Proceedings of the International Conference on Computer-Aided Design, 233-239

86. Solving modern mixed-size placement instances
Citations:46
Authors: JA Roy, AN Ng, R Aggarwal, V Ramachandran, IL Markov
Publication: Integration 42 (2), 262-275

87. Checking Equivalence of States and Circuits
Citations:45
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 115-131

88. ECO-system: Embracing the Change in Placement
Citations:45
Authors: JA Roy, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

89. Hierarchical whitespace allocation in top-down placement
Citations:45
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

90. ComPLx: A competitive primal-dual lagrange optimization for global placement
Citations:44
Authors: MC Kim, IL Markov
Publication: DAC Design Automation Conference 2012, 747-755

91. RUMBLE: An incremental timing-driven physical-synthesis optimization algorithm
Citations:44
Authors: DA Papa, T Luo, MD Moffitt, CN Sze, Z Li, GJ Nam, CJ Alpert, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

92. Node mergers in the presence of don't cares
Citations:42
Authors: SM Plaza, K Chang, IL Markov, V Bertacco
Publication: Proceedings of the 2007 Asia and South Pacific Design Automation Conference …

93. Toward a software architecture for quantum computing design tools
Citations:42
Authors: K Svore, A Cross, A Aho, I Chuang, I Markov
Publication: Proceedings of the 2nd International Workshop on Quantum Programming …

94. Protecting bus-based hardware IP by secret sharing
Citations:41
Authors: JA Roy, F Koushanfar, IL Markov
Publication: Proceedings of the 45th annual design automation conference, 846-851

95. Constraint-driven floorplan repair
Citations:40
Authors: MD Moffitt, AN Ng, IL Markov, ME Pollack
Publication: Proceedings of the 43rd annual Design Automation Conference, 1103-1108

96. Symmetry and satisfiability: An update
Citations:39
Authors: H Katebi, KA Sakallah, IL Markov
Publication: International Conference on Theory and Applications of Satisfiability …

97. Recognizing small-circuit structure in two-qubit operators
Citations:39
Authors: VV Shende, SS Bullock, IL Markov
Publication: Physical Review A 70 (1), 012310

98. Temporally-assisted resource sharing in electronic systems
Citations:38
Authors: IL Markov, KS McElvain
Publication: US Patent 8,141,024

99. Assembling 2-D blocks into 3-D chips
Citations:37
Authors: J Knechtel, IL Markov, J Lienig
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

100. Fine control of local whitespace in placement
Citations:37
Authors: JA Roy, DA Papa, IL Markov
Publication: VLSI design 2008

101. Resolution cannot polynomially simulate compressed-BFS
Citations:37
Authors: DRB Motter, JA Roy, IL Markov
Publication: Annals of Mathematics and Artificial Intelligence 44 (1-2), 121-156

102. Physical synthesis with clock-network optimization for large systems on chips
Citations:36
Authors: D Papa, C Alpert, C Sze, Z Li, N Viswanathan, GJ Nam, I Markov
Publication: IEEE Micro 31 (4), 51-62

103. Low-power clock trees for CPUs
Citations:36
Authors: DJ Lee, MC Kim, IL Markov
Publication: Proceedings of the International Conference on Computer-Aided Design, 444-451

104. Contango: Integrated optimization of SoC clock networks
Citations:34
Authors: DJ Lee, IL Markov
Publication: VLSI Design 2011

105. Circuit CAD tools as a security threat
Citations:34
Authors: JA Roy, F Koushanfar, IL Markov
Publication: 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, 65-66

106. Automatically exploiting symmetries in constraint programming
Citations:33
Authors: A Ramani, IL Markov
Publication: International Workshop on Constraint Solving and Constraint Logic …

107. Protecting hardware circuit design by secret sharing
Citations:32
Authors: JA Roy, F Koushanfar, IL Markov
Publication: US Patent 8,732,468

108. Graph symmetry detection and canonical labeling: Differences and synergies
Citations:32
Authors: H Katebi, KA Sakallah, IL Markov
Publication: arXiv preprint arXiv:1208.6271

109. Postplacement rewiring by exhaustive search for functional symmetries
Citations:31
Authors: KH Chang, IL Markov, V Bertacco
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 12 (3), 32

110. High-performance QuIDD-based simulation of quantum circuits
Citations:31
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Proceedings of the conference on Design, automation and test in Europe …

111. Toward CAD-IP reuse: A web bookshelf of fundamental algorithms
Citations:30
Authors: AE Caldwell, IL Markov
Publication: IEEE design & test of computers, 72-81

112. Reap what you sow: spare cells for post-silicon metal fix
Citations:29
Authors: K Chang, IL Markov, V Bertacco
Publication: Proceedings of the 2008 international symposium on Physical design, 103-110

113. Electronic Design Automation for Integrated Circuits Handbook: EDA for IC system design, verification, and testing
Citations:29
Authors: L Lavagno, GE Martin, L Scheffer
Publication: CRC/Taylor & Francis

114. Fast equivalence-checking for quantum circuits
Citations:28
Authors: S Yamashita, IL Markov
Publication: Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale …

115. SafeResynth: A new technique for physical synthesis
Citations:28
Authors: K Chang, IL Markov, V Bertacco
Publication: Integration 41 (4), 544-556

116. Implications of area-array I/O for row-based placement methodology
Citations:28
Authors: A Caldwell, AB Kahng, S Mantik, IL Markov
Publication: Proceedings. 1998 IEEE Symposium on IC/Package Design Integration (Cat. No …

117. High-performance gate sizing with a signoff timer
Citations:27
Authors: AB Kahng, S Kang, H Lee, IL Markov, P Thapar
Publication: Proceedings of the International Conference on Computer-Aided Design, 450-457

118. Early research experience with OpenAccess gear: an open source development environment for physical design
Citations:26
Authors: Z Xiu, DA Papa, P Chong, C Albrecht, A Kuehlmann, RA Rutenbar, ...
Publication: Proceedings of the 2005 international symposium on Physical design, 94-100

119. Is quantum search practical?
Citations:25
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Computing in science & engineering 7 (3), 62-70

120. Obstacle-aware clock-tree shaping during placement
Citations:24
Authors: DJ Lee, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

121. Conflict anticipation in the search for graph automorphisms
Citations:23
Authors: H Katebi, KA Sakallah, IL Markov
Publication: International Conference on Logic for Programming Artificial Intelligence …

122. Multilevel tree fusion for robust clock networks
Citations:23
Authors: DJ Lee, IL Markov
Publication: Proceedings of the International Conference on Computer-Aided Design, 632-639

123. Special Features-Toward CAD-IP Reuse: A Web Bookshelf of Fundamental Algorithms
Citations:23
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: IEEE Design and Test of Computers 19 (3), 72-81

124. Efficient optimization by modifying the objective function: Applications to timing-driven VLSI layout
Citations:22
Authors: R Baldick, AB Kahng, A Kennings, IL Markov
Publication: IEEE Transactions on Circuits and Systems I: Fundamental Theory and …

125. Sidewinder: a scalable ILP-based router
Citations:21
Authors: J Hu, JA Roy, IL Markov
Publication: Proceedings of the 2008 international workshop on System level interconnect …

126. ClockPUF: Physical Unclonable Functions based on clock networks
Citations:20
Authors: Y Yao, MB Kim, J Li, IL Markov, F Koushanfar
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 422-427

127. Large-scale Boolean matching
Citations:20
Authors: H Katebi, I Markov
Publication: Advanced Techniques in Logic Synthesis, Optimizations and Applications, 227-247

128. Quantum circuits for incompletely specified two-qubit operators
Citations:20
Authors: VV Shende, IL Markov
Publication: arXiv preprint quant-ph/0401162

129. Faster quantum number factoring via circuit synthesis
Citations:19
Authors: IL Markov, M Saeedi
Publication: Physical Review A 87 (1), 012310

130. Random stimulus generation using entropy and XOR constraints
Citations:18
Authors: SM Plaza, IL Markov, V Bertacco
Publication: Proceedings of the conference on Design, automation and test in Europe, 664-669

131. Restoring circuit structure from SAT instances
Citations:18
Authors: JA Roy, IL Markov, V Bertacco
Publication: proceedings of international workshop on Logic and synthesis, 663-678

132. An introduction to reversible circuits
Citations:18
Authors: I Markov
Publication: Proceedings of the 12th International Workshop on Logic and Synthesis, 318-319

133. Efficient synthesis of linear reversible circuits
Citations:18
Authors: KN Patel, IL Markov, JP Hayes
Publication: Quantum Information and Computation 8 (3-4), 282-294

134. Quantum supremacy is both closer and farther than it appears
Citations:15
Authors: IL Markov, A Fatima, SV Isakov, S Boixo
Publication: arXiv preprint arXiv:1807.10749

135. Taming the complexity of coordinated place and route
Citations:15
Authors: J Hu, MC Kim, IL Markov
Publication: 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-7

136. Multiobjective optimization of deadspace, a critical resource for 3D-IC integration
Citations:15
Authors: J Knechtel, IL Markov, J Lienig, M Thiele
Publication: Proceedings of the International Conference on Computer-Aided Design, 705-712

137. Design, analysis and test of logic circuits under uncertainty
Citations:15
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Springer Science & Business Media

138. Logic synthesis and circuit customization using extensive external don't-cares
Citations:15
Authors: KH Chang, V Bertacco, IL Markov, A Mishchenko
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 15 (3), 26

139. Incremental verification with error detection, diagnosis, and visualization
Citations:15
Authors: K Chang, DA Papa, IL Markov, V Bertacco
Publication: IEEE Design & Test of Computers 26 (2), 34-43

140. Optimizing nonmonotonic interconnect using functional simulation and logic restructuring
Citations:15
Authors: SM Plaza, IL Markov, VM Bertacco
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

141. Constructive benchmarking for placement
Citations:15
Authors: DA Papa, SN Adya, IL Markov
Publication: Proceedings of the 14th ACM Great Lakes symposium on VLSI, 113-118

142. On the geometry of stabilizer states
Citations:14
Authors: HJ García, IL Markov, AW Cross
Publication: arXiv preprint arXiv:1711.07848

143. Simulation of quantum circuits via stabilizer frames
Citations:14
Authors: HJ Garcia, IL Markov
Publication: IEEE Transactions on Computers 64 (8), 2323-2336

144. On the decreasing significance of large standard cells in technology mapping
Citations:13
Authors: J Seo, IL Markov, D Sylvester, D Blaauw
Publication: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided …

145. Improving min-cut placement for VLSI using analytical techniques
Citations:13
Authors: SN Adya, IL Markov, PG Villarrubia
Publication: Ann Arbor 1001, 48109-2122

146. Markov, Toward CAD-IP Reuse: A Web Bookshelf of Fundamental Algorithms
Citations:13
Authors: AE Caldwell, L Igor
Publication: IEEE Design & Test 19 (3), 72-81

147. Markov. 2008. EPIC: Ending piracy of integrated circuits
Citations:13
Authors: JA Roy, F Koushanfar, L Igor
Publication: Proceedings of the Conference on Design, Automation, and Test in Europe …

148. Relaxed partitioning balance constraints in top-down placement
Citations:12
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No …

149. Boosting: Min-cut placement with improved signal delay
Citations:11
Authors: AB Kahng, IL Markov, S Reda
Publication: Proceedings Design, Automation and Test in Europe Conference and Exhibition …

150. Improving the efficiency of Circuit-to-BDD conversion by gate and input ordering
Citations:11
Authors: FA Aloul, IL Markov, KA Sakallah
Publication: Proceedings. IEEE International Conference on Computer Design: VLSI in …

151. Conflict analysis and branching heuristics in the search for graph automorphisms
Citations:10
Authors: P Codenotti, H Katebi, KA Sakallah, IL Markov
Publication: 2013 IEEE 25th International Conference on Tools with Artificial …

152. Markov, Multilevel tree fusion for robust clock networks
Citations:10
Authors: DJ Lee, L Igor
Publication: Proceedings of the International Conference on Computer-Aided Design

153. Dynamic symmetry-breaking for Boolean satisfiability
Citations:10
Authors: FA Aloul, A Ramani, IL Markov, KA Sakallah
Publication: Annals of Mathematics and Artificial Intelligence 57 (1), 59-73

154. Markov, John P. Hayes, On the role of timing masking in reliable logic circuit design
Citations:10
Authors: S Krishnaswamy, L Igor
Publication: Proceedings of the 45th annual Design Automation Conference

155. Iterative partitioning with varying node weights
Citations:10
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: VLSI Design 11 (3), 249-258

156. Efficient inner-product algorithm for stabilizer states
Citations:9
Authors: HJ Garcia, IL Markov, AW Cross
Publication: arXiv preprint arXiv:1210.6646

157. Constant-degree graph expansions that preserve treewidth
Citations:9
Authors: IL Markov, Y Shi
Publication: Algorithmica 59 (4), 461-470

158. Methods for Protecting Against Piracy of Integrated Circuits
Citations:9
Authors: JA Roy, F Koushanfar, IL Markov
Publication: US Patent App. 12/720,634

159. Functional Design Errors in Digital Circuits: Diagnosis Correction and Repair
Citations:9
Authors: K Chang, IL Markov, V Bertacco
Publication: Springer Science & Business Media

160. Finding small two-qubit circuits
Citations:9
Authors: VV Shende, IL Markov, SS Bullock
Publication: Quantum Information and Computation II 5436, 348-359

161. Markov
Citations:9
Authors: DRB Motter, L Igor
Publication: A Compressed Breadth-First Search for Satisfiability, Revised Papers from …

162. Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology: Circuit Design, and Process Technology
Citations:8
Authors: L Lavagno, IL Markov, G Martin, LK Scheffer
Publication: CRC Press

163. Markov, Taming the complexity of coordinated place and route
Citations:8
Authors: J Hu, MC Kim, L Igor
Publication: Proceedings of the 50th Annual Design Automation Conference

164. Approximate functional matching in electronic systems
Citations:8
Authors: IL Markov, KS McElvain
Publication: US Patent 8,453,084

165. Toggle: A coverage-guided random stimulus generator
Citations:8
Authors: SM Plaza, IL Markov, V Bertacco
Publication: Int’l Workshop on Logic Synthesis, 35-1357

166. Quantum Approaches to Logic Circuit Synthesis and Testing
Citations:8
Authors: JP Hayes, IL Markov
Publication: MICHIGAN UNIV ANN ARBOR

167. Toward quality EDA tools and tool flows through high-performance computing
Citations:8
Authors: A Ng, IL Markov
Publication: Sixth international symposium on quality electronic design (isqed'05), 22-27

168. ISPD02 IBM-MS mixed-size placement benchmarks
Citations:8
Authors: SN Adya, IL Markov
Publication: 

169. SPIRE: A retiming-based physical-synthesis transformation system
Citations:7
Authors: DA Papa, S Krishnaswamy, IL Markov
Publication: Proceedings of the International Conference on Computer-Aided Design, 373-380

170. Improving testability and soft-error resilience through retiming
Citations:7
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: 2009 46th ACM/IEEE Design Automation Conference, 508-513

171. ICCAD’04 mixed-size placement benchmarks
Citations:7
Authors: SN Adya, S Chaturvedi, IL Markov
Publication: GSRC Bookshelf

172. AnSER: a lightweight reliability evaluator for use in logic synthesis
Citations:7
Authors: S Krishnaswamy, SM Plaza, IL Markov, JP Hayes
Publication: Digest IWLS, 171-173

173. Partitioning with terminals: a" new" problem and new benchmarks.
Citations:7
Authors: CJ Alpert, AE Caldwell, AB Kahng, IL Markov
Publication: International Symposium on Physical Design: Proceedings of the 1999 …

174. Analytical engines are unnecessary in top-down partitioning-based placement
Citations:7
Authors: CJ Alpert, AE Caldwell, TF Chan, DJH Huang, AB Kahng, IL Markov, ...
Publication: VLSI Design 10 (1), 99-116

175. Workshops on Extreme Scale Design Automation (ESDA) Challenges and Opportunities for 2025 and Beyond
Citations:6
Authors: I Bahar, AK Jones, S Katkoori, PH Madden, D Marculescu, IL Markov
Publication: Computing Community Consortium, CRA

176. Securely sealing multi-FPGA systems
Citations:6
Authors: T Güneysu, I Markov, A Weimerskirch
Publication: International Symposium on Applied Reconfigurable Computing, 276-289

177. Markov, Large-scale Boolean matching
Citations:6
Authors: H Katebi, L Igor
Publication: Proceedings of the Conference on Design, Automation and Test in Europe

178. Capo: Congestion-driven placement for standard-cell and rtl netlists with incremental capability
Citations:6
Authors: JA Roy, DA Papa, IL Markov
Publication: Modern Circuit Placement, 97-133

179. When are multiple gate errors significant in logic circuits?
Citations:6
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: SELSE Workshop

180. Combining two local search approaches to hypergraph partitioning
Citations:6
Authors: A Ramani, I Markov
Publication: IJCAI, 1546-

181. Efficient Gate and Input Ordering for Circuit-to-BDD Conversion.
Citations:6
Authors: FA Aloul, IL Markov, KA Sakallah
Publication: IWLS, 137-142

182. Markov, and Karem A. Sakallah. Shatter: Efficient symmetry-breaking for boolean satisfiability
Citations:6
Authors: FA Aloul, L Igor
Publication: Proc. 40th IEEE/ACM Design Automation Conference (DAC), 836-839

183. The N3XT approach to energy-efficient abundant-data computing
Citations:5
Authors: MMS Aly, TF Wu, A Bartolo, YH Malviya, W Hwang, G Hills, I Markov, ...
Publication: Proceedings of the IEEE 107 (1), 19-48

184. Electronic Design Automation for Integrated Circuits Handbook, -Two Volume Set
Citations:5
Authors: L Lavagno, IL Markov, GE Martin, LK Scheffer
Publication: CRC Press LLC

185. Quipu: High-performance simulation of quantum circuits using stabilizer frames
Citations:5
Authors: HJ García, IL Markov
Publication: 2013 IEEE 31st International Conference on Computer Design (ICCD), 404-410

186. Rtl analysis and modifications for improving at-speed test
Citations:5
Authors: KH Chang, HZ Chou, IL Markov
Publication: 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 400-405

187. Algorithmic tuning of clock trees and derived non-tree structures
Citations:5
Authors: IL Markov, DJ Lee
Publication: Proceedings of the International Conference on Computer-Aided Design, 279-282

188. markov, and John P hayes
Citations:5
Authors: GF Viamontes, L Igor
Publication: Quantum circuit simulation. Springer

189. Low-latency SAT solving on multicore processors with priority scheduling and XOR partitioning
Citations:5
Authors: S Plaza, I Markov, V Bertacco
Publication: International workshop on logic and synthesis

190. Markov
Citations:5
Authors: JA Roy, L Igor
Publication: Eco-system: Embracing the change in placement. In ASP-DAC, 147-152

191. Logic Circuits Testing for Transient Faults
Citations:5
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Proceedings of the 10th IEEE European Symposium on Test, 102-107

192. Markov
Citations:5
Authors: SN Adya, L Igor
Publication: Fixed-outline floorplanning

193. Symmetries in rectangular block-packing
Citations:5
Authors: HW Chan, IL Markov
Publication: Notes of the 3rd International Workshop on Symmetry in Constraint …

194. Markov, and Jin Hu. 2011. VLSI physical design: from graph partitioning to timing closure
Citations:5
Authors: AB Kahng, J Lienig, L Igor
Publication: Springer, Chapter Detailed Routing

195. Temporally-assisted resource sharing in electronic systems
Citations:4
Authors: IL Markov, KS McElvain
Publication: US Patent 8,584,071

196. “Scaling” the impact of EDA education Preliminary findings from the CCC workshop series on extreme scale design automation
Citations:4
Authors: I Bahar, AK Jones, S Katkoori, PH Madden, D Marculescu, IL Markov
Publication: 2013 IEEE International Conference on Microelectronic Systems Education (MSE …

197. Global and detailed placement
Citations:4
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: VLSI Physical Design: from graph partitioning to timing closure, 93-128

198. Designing Chips that protect themselves
Citations:4
Authors: F Koushnafar, I Markov
Publication: Front End Topics. Proceedings of the conference on Design Automation Conference

199. On-chip test generation using linear subspaces
Citations:4
Authors: R Das, IL Markov, JP Hayes
Publication: Eleventh IEEE European Test Symposium (ETS'06), 111-116

200. Uniformly-switching logic for cryptographic hardware
Citations:4
Authors: IL Markov, D Maslov
Publication: Proceedings of the conference on Design, Automation and Test in Europe …

201. Recognizing small-circuit structure in two-qubit operators and timing Hamiltonians to compute controlled-not gates
Citations:4
Authors: VV Shende, SS Bullock, IL Markov
Publication: arXiv preprint quant-ph/0308045

202. Minimal universal two-qubit cnot-based circuits
Citations:4
Authors: VV Shende, IL Markov, SS Bullock
Publication: arXiv preprint quant-ph/0308033

203. On sub-optimality and scalability of logic synthesis tools
Citations:4
Authors: IL Markov, JA Roy
Publication: Proc. IWLS

204. SuperPUF: Integrating heterogeneous physically unclonable functions
Citations:3
Authors: M Wang, A Yates, IL Markov
Publication: Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided …

205. Speeding up physical synthesis with transactional timing analysis
Citations:3
Authors: D Papa, M Moffitt, C Alpert, I Markov
Publication: IEEE Design & Test of Computers 27 (5), 14-25

206. Utility of the OpenAccess database in academic research
Citations:3
Authors: DA Papa, IL Markov, P Chong
Publication: Asia and South Pacific Conference on Design Automation, 2006., 2 pp.

207. Measurement Saves CNOT Gates in Optimal 2-Qubit Circuits
Citations:3
Authors: VV Shende, IL Markov
Publication: Quantum Inf. Comput. 5 (quant-ph/0401162), 048-056

208. On proof systems behind efficient SAT solvers
Citations:3
Authors: DRB Motter, IL Markov
Publication: Proc. of 5th Int. Symp. on the Theory and Applications of Satisfiability …

209. Generic ILP versus specialized 0-1 ILP
Citations:3
Authors: IL Markov, KA Sakallah, A Ramani, FA Aloul
Publication: Proc. IEEE Int. Conf. on Computer-Aided Design (ICCAD'02), San Jose …

210. Synthesis of optimal reversible logic circuits
Citations:3
Authors: VV Shende, AK Prasad, IL Markov, JP Hayes
Publication: Proc. IWLS

211. Overcoming Resolution-Based Lower Bounds for SAT Solvers.
Citations:3
Authors: DRB Motter, IL Markov
Publication: IWLS, 373-378

212. Symmetry Breaking for Boolean Satisfiability: The Mysteries of Logic Minimization
Citations:3
Authors: FA Aloul, IL Markov, KA Sakallah
Publication: International Workshop on Symmetry on Constraint Satisfaction Problems …

213. Electronic Design Automation for IC System Design, Verification, and Testing
Citations:2
Authors: L Lavagno, IL Markov, G Martin, LK Scheffer
Publication: CRC Press

214. Gate sizing
Citations:2
Authors: S Held, J Hu, L Lavagno, IL Markov, G Martin, LK Scheffer
Publication: Electronic Design Automation for IC Implementation, Circuit Design, and …

215. Quantum Circuits for GCD Computation with Depth and O(n) Ancillae
Citations:2
Authors: M Saeedi, IL Markov
Publication: arXiv preprint arXiv:1304.7516

216. Bounded transactional timing analysis
Citations:2
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits, 47-63

217. Spinto: High-performance energy minimization in spin glasses
Citations:2
Authors: HJ García, IL Markov
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 160-165

218. Improving QuIDD-based simulation
Citations:2
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 133-152

219. Bug Trace Minimization
Citations:2
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 77-103

220. Current landscape in design and verification
Citations:2
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 13-24

221. Almost-symmetries of graphs
Citations:2
Authors: I Markov
Publication: Proc. International Symmetry Conference (ISC), 60-70

222. Fast Simulation and Equivalence Checking Using OAGear
Citations:2
Authors: K Chang, DA Papa, IL Markov, V Bertacco
Publication: IWLS 2006

223. Dynamic symmetry-breaking for improved boolean optimization
Citations:2
Authors: A Ramani, FA Aloul, IL Markov, KA Sakallah
Publication: Asia and South Pacific Design Automation Conference (ASP-DAC)(Januray 2005)

224. Impact of interoperability on CAD-IP reuse: an academic viewpoint
Citations:2
Authors: AB Kahng, IL Markov
Publication: Fourth International Symposium on Quality Electronic Design, 2003 …

225. Optimal End-Case Partitioners and Placers for Standard-Cell Layout
Citations:2
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

226. Optimal die placement for interposer-based 3D ICs
Citations:1
Authors: S Osmolovskyi, J Knechtel, IL Markov, J Lienig
Publication: 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), 513-520

227. Tools and methodologies for system-level design
Citations:1
Authors: SS Bhattacharyya, W Wolf, L Lavagno, IL Markov, GE Martin, LK Scheffer
Publication: Electronic Design Automation for Integrated Circuits Handbook 1, 3-1

228. Approximate functional matching in electronic systems
Citations:1
Authors: IL Markov, KS McElvain
Publication: US Patent 9,285,796

229. Generalized Boolean symmetries through nested partition refinement
Citations:1
Authors: H Katebi, KA Sakallah, IL Markov
Publication: 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 763-770

230. Know your limits (review of" limits to parallel computation: p-completeness theory"; greenlaw, r., et al; 1995)[book review]
Citations:1
Authors: IL Markov
Publication: IEEE Design & Test 30 (1), 78-83

231. Probabilistic Transfer Matrices
Citations:1
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Design, Analysis and Test of Logic Circuits Under Uncertainty, 21-36

232. State of the art in physical synthesis
Citations:1
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits, 11-18

233. Multi-Objective Optimization in Physical Synthesis of Integrated Circuits
Citations:1
Authors: DA Papa, IL Markov
Publication: Springer Science & Business Media

234. Too much automation?[Two books reviewed]
Citations:1
Authors: I Markov
Publication: IEEE Design & Test of Computers 29 (2), 96-98

235. Chip Planning
Citations:1
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: VLSI Physical Design: From Graph Partitioning to Timing Closure, 55-92

236. On the costs and benefits of stochasticity in stream processing
Citations:1
Authors: RR Nadakuditi, IL Markov
Publication: Design Automation Conference, 320-325

237. COOLER-A fast multiobjective fixed-outline thermal floorplanner
Citations:1
Authors: D Chatterjee, TW Manikas, I Markov
Publication: Proceedings of Austin Conference on Integrated Systems and Circuits

238. QuIDDPro User’s Guide version 2.0
Citations:1
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Mar

239. Fast Test Simulation via Distributed Computing
Citations:1
Authors: KH Chang, JY Kang, CL Huang, JP Hayes, IL Markov
Publication: Avery Design Systems Technical Paper AVERY-TR-001-06

240. The FMSAT satisfiability Solver: Hypergraph partitioning meets Boolean satisfiability
Citations:1
Authors: A Ramani, I Markov
Publication: Univ. Michigan, CSE-TR-448-02

241. Analytical Optimization Of Signal Delays in VLSI Placement
Citations:1
Authors: AB Kahng, IL Markov
Publication: Proc 3rd Annual IBM ACAS Conference, 62-68

242. Analytical Placement of Hypergraphs| I
Citations:1
Authors: A Kennings, I Markov
Publication: Tech. Rep. 990020, UCSD VLSI CAD Laboratory

243. Faster classical sampling from distributions defined by quantum circuits
Citations:
Authors: I Markov, A Fatima, S Isakov, S Boixo
Publication: APS Meeting Abstracts

244. Methods for general stabilizer-based quantum computing simulation
Citations:
Authors: HJ Garcia-Ramirez, IL Markov
Publication: US Patent 9,477,796

245. Impact of Future Technologies on Architecture
Citations:
Authors: T Mudge, FT Chong, IL Markov, R Sendag, JY Joshua, D Chiou
Publication: IEEE Micro 36 (4), 48-56

246. Approximate Functional Matching in Electronic Systems
Citations:
Authors: IL Markov, KS McElvain
Publication: US Patent App. 15/069,841

247. SoC Block-Based Design and IP Assembly …
Citations:
Authors: L Lavagno, GE Martin, LK Scheffer, IL Markov
Publication: Electronic Design Automation for IC System Design, Verification, and Testing …

248. Performance Evaluation Methods for Multiprocessor System-on-Chip Designs............................................................................. Ahmed Jerraya and Iuliana …
Citations:
Authors: L Lavagno, GE Martin, LK Scheffer, IL Markov
Publication: Electronic Design Automation for IC System Design, Verification, and Testing …

249. Design Automation of Electronic Systems: Past Accomplishments and Challenges Ahead
Citations:
Authors: J Roychowdhury, RY Zhang, JK White, IL Markov, J Hu, MC Kim, ...
Publication: Proceedings of the IEEE 103 (11)

250. A review of" Mem-computing NP-complete problems in polynomial time using polynomial resources"(arXiv: 1411.4798)
Citations:
Authors: IL Markov
Publication: arXiv preprint arXiv:1412.0650

251. Hybrid Techniques for Quantum Circuit Simulation
Citations:
Authors: IL Markov, JP Hayes
Publication: MICHIGAN UNIV ANN ARBOR DEPT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

252. Low-Stretch Spanning Tree on Benchmark Circuits
Citations:
Authors: Y An, I Markov
Publication: 

253. On bottleneck analysis in stochastic stream processing
Citations:
Authors: RR Nadakuditi, IL Markov
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 18 (3), 34

254. The nature of optimization problem challenges in physical synthesis
Citations:
Authors: I Bustany, I Markov, M Wong
Publication: 2013 American Control Conference, 6057-6059

255. Summary and Extensions
Citations:
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Design, Analysis and Test of Logic Circuits Under Uncertainty, 115-120

256. Design for Robustness
Citations:
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Design, Analysis and Test of Logic Circuits Under Uncertainty, 93-113

257. Computing with Probabilistic Transfer Matrices
Citations:
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Design, Analysis and Test of Logic Circuits Under Uncertainty, 37-52

258. Testing Logic Circuits for Probabilistic Faults
Citations:
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Design, Analysis and Test of Logic Circuits Under Uncertainty, 53-61

259. Signature-Based Reliability Analysis
Citations:
Authors: S Krishnaswamy, IL Markov, JP Hayes
Publication: Design, Analysis and Test of Logic Circuits Under Uncertainty, 63-91

260. Timing Closure for Multi-Million-Gate Integrated Circuits
Citations:
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits, 3-9

261. Co-Optimization of Latches and Clock Networks
Citations:
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits …

262. Broadening the Scope of Optimization Using Partitioning
Citations:
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits …

263. Physically-Driven Logic Restructuring
Citations:
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits …

264. Buffer Insertion During Timing-Driven Placement
Citations:
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits, 21-46

265. Gate Sizing During Timing-Driven Placement
Citations:
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits, 65-80

266. Logic Restructuring as an Aid to Physical Retiming
Citations:
Authors: DA Papa, IL Markov
Publication: Multi-Objective Optimization in Physical Synthesis of Integrated Circuits …

267. Getting Your Bits in Order
Citations:
Authors: IL Markov
Publication: IEEE Design & Test of Computers, 98-101

268. Quantum Simulation Beyond Stabilizer Formalism
Citations:
Authors: I Markov
Publication: MICHIGAN UNIV ANN ARBOR COMPUTER SCIENCE AND ENGINEERING DIVISION

269. EDA: Synergy or sum of the parts?
Citations:
Authors: IL Markov
Publication: IEEE Design & Test of Computers, 78-79

270. Specialized Routing
Citations:
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: VLSI Physical Design: From Graph Partitioning to Timing Closure, 189-218

271. Detailed Routing
Citations:
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: VLSI Physical Design: From Graph Partitioning to Timing Closure, 167-188

272. Global Routing
Citations:
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: VLSI Physical Design: From Graph Partitioning to Timing Closure, 129-166

273. Chips in 3D
Citations:
Authors: I Markov
Publication: IEEE Design & Test of Computers, 68-69

274. Master numerical tasks with ease
Citations:
Authors: I Markov
Publication: IEEE Design & Test of Computers, 93-95

275. High-performance Energy Minimization with Applications to Adiabatic Quantum Computing
Citations:
Authors: HJ Garcia, IL Markov
Publication: arXiv preprint arXiv:0912.3912

276. Hybrid Techniques for Optimizing Complex Systems
Citations:
Authors: JP Hayes, IL Markov
Publication: MICHIGAN UNIV ANN ARBOR

277. Book Review: A physical-design picture book
Citations:
Authors: I Markov
Publication: IEEE Design & Test of Computers 26 (4), 100-101

278. A Course in Physical Design of Integrated Circuits
Citations:
Authors: DA Papa, JA Roy, SN Adya, IL Markov
Publication: 

279. TOPIC CHAIRS
Citations:
Authors: E Villar, G Martin, L Lavagno, W Kruijtzer, P Marwedel, P Pop, F Fummi, ...
Publication: 

280. Circuit Design and Verification Methodologies
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 37-41

281. Incremental Verification for Physical Synthesis
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 133-146

282. Symmetry-Based Rewiring
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 57-74

283. Finding Bugs and Repairing Circuits
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 25-33

284. State-Vector Simulation with Decision Diagrams
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 71-101

285. Quantum Information Processing
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 33-46

286. Generic Circuit Simulation Techniques
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 59-70

287. Special Case: Simulating Stabilizer Circuits
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 47-57

288. Gate Modeling and Circuit Simulation
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 7-18

289. Density-Matrix Simulation with QuIDDs
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 103-114

290. Linear Algebra and Quantum Mechanics
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: Quantum Circuit Simulation, 19-32

291. Methodologies for Spare-Cell Insertion
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 167-182

292. Counterexample-Guided Error-Repair Framework
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 43-49

293. Functional Error Diagnosis and Correction
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 105-131

294. Post-Silicon Debugging and Layout Repair
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 147-166

295. Signature-Based Resynthesis Techniques
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: Functional Design Errors in Digital Circuits, 51-56

296. Partitioning-Based Methods for VLSI Placement
Citations:
Authors: JA Roy, IL Markov
Publication: Handbook of Algorithms for Physical Design Automation, 289

297. What is post-silicon debug?
Citations:
Authors: I Markov
Publication: ACM SIGDA Newsletter 38 (10), 1-1

298. Circuit Placement: 2000; Caldwell, Kahng, Markov 2002; Kennings, Markov 2006; Kennings, Vorwerk
Citations:
Authors: AA Kennings, IL Markov
Publication: Encyclopedia of Algorithms, 143-146

299. Circuit Placement
Citations:
Authors: AA Kennings, I L. Markov
Publication: Encyclopedia of Algorithms, 1-7

300. Advanced interconnect architectures
Citations:
Authors: I Markov
Publication: International Workshop on System-Level Interconnect Prediction: Proceedings …

301. Special issue on System-Level Interconnect Prediction
Citations:
Authors: IL Markov, LK Scheffer, D Stroobandt
Publication: Integration, the VLSI Journal 4 (40), 381

302. System-Level Interconnect Prediction SLIP 2005 workshop
Citations:
Authors: IL MARKOV, LK SCHEFFER, D STROOBANDT
Publication: Integration 40 (4), 382-446

303. QuIDDPro v1. 0 BETA User’s Guide
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: 

304. New ideas in placement
Citations:
Authors: C Sechen, IL Markov, PH Madden
Publication: Annual ACM IEEE Design Automation Conference: Proceedings of the 41 st …

305. A Placement Methodology for Global Interconnect Reduction and Its Impact on Performance
Citations:
Authors: AB Kahng, IL Markov, S Reda
Publication: Department of Computer Science and Engineering, University of California …

306. QUIDDPRO USER’S GUIDE VERSION 3.1
Citations:
Authors: GF Viamontes, IL Markov, JP Hayes
Publication: 

307. Improving Gate-Level Simulation of Quantum Circuits
Citations:
Authors: IL MARKOV
Publication: quant-ph/0309060v2

308. An Arbitrary Two-qubit Computation In 23 Elementary Gates Or Less ฃ
Citations:
Authors: SS Bullock, IL Markov
Publication: 

309. Combinatorial Techniques for Mixed-mode Placement
Citations:
Authors: SN Adya, IL Markov
Publication: 

310. Electrical circuit conductor inspection
Citations:
Authors: N Savareigo, I Markov
Publication: US Patent App. 09/939,682

311. Top-down timing-driven placement with direct minimization of maximal signal delay.
Citations:
Authors: IL Markov
Publication: 

312. Preventing and Tolerating Signal Noise in DSM Busses
Citations:
Authors: KN Patel, IL Markov
Publication: 

313. Stronger Local Search for Modern Floorplanning
Citations:
Authors: SN Adya, IL Markov, CH Ziesler
Publication: 

314. Web-based frameworks to enable CAD R&D
Citations:
Authors: O Coudert, IL Markov, C Meinel, E Sentovich
Publication: Proceedings of the 37th Annual Design Automation Conference, 711

315. Hypergraph Partitioning with Fixed Vertices
Citations:
Authors: IL Markov
Publication: IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND …

316. Panel: Web-Based Frameworks to Enable CAD R&D
Citations:
Authors: O Coudert, S Malik, AB Kahng, IL Markov, C Meinel, E Sentovich
Publication: DESIGN AUTOMATION CONFERENCE 1 (37), 711-711

317. Design and implementation of move-based partitioners
Citations:
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: UCLA Computer Science Department

318. Scalable Simplification of Reversible Circuits
Citations:
Authors: VS Aditya, AK Prasad, KN Patel, IL Markov, JP Hayes
Publication: 

319. Constraint-Based Watermarking Techniques for Design Intellectual Property Protection
Citations:
Authors: AB Kahng, J Lach, WH Mangione-Smith, S Mantik, IL Markov, ...
Publication: 

320. Глава 2–Разбиение графов с приложениями
Citations:
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: 

321. A physical-design picture book
Citations:
Authors: I Markov
Publication: 

322. " oepartment of Computer Engineering
Citations:
Authors: FA Alou, A Ramani, IL Markov, KA Sakallah
Publication: 

323. Symmetry-breaking for SAT: The Mysteries of Logic Minimization
Citations:
Authors: FA Aloul, IL Markov, KA Sakallah
Publication: 

324. Floorplanning Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs............................................. M. Healy, M. Vittes, M. Ekpanyapong, CS …
Citations:
Authors: A Srivastava, T Kachru, D Sylvester, Y Yang, Z Gu, C Zhu, RP Dick, ...
Publication: 

325. Equivalence-checking for Reversible Circuits
Citations:
Authors: S Yamashita, I Markov
Publication: Ann Arbor 1001, 48109

326. ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement
Citations:
Authors: I Markov
Publication: 

327. Speeding Up Physical Synthesis with Transactional Timing Analysis
Citations:
Authors: IL Markov, D Papa
Publication: 

328. An Electronic Sealant for Secure Multi-chip Systems: Reducing Vulnerability to Malicious Alterations
Citations:
Authors: I Markov, K Schramm, A Weimerskirch
Publication: 

329. Smoothening Max-terms
Citations:
Authors: AA Kennings, IL Markov
Publication: 

330. Scalable Algorithms for Simplification of Reversible Logic
Citations:
Authors: A Prasad, V Shende, I Markov, J Hayes
Publication: 

331. E cient Optimization by Modifying the Objective Function: Applications to Timing-Driven VLSI Layout
Citations:
Authors: R Baldick, AB Kahng, A Kennings, IL Markov
Publication: 

332. Special Session 3B–New Topic: Why Nanoscale Physics Favors Quantum Information & Why Computing is Possible in Spite of Quantum Uncertainty
Citations:
Authors: IL Markov, JP Hayes
Publication: 

333. CAD Tool Development for Multi-Million Gate Designs
Citations:
Authors: JA Roy, DA Papa, JF Lu, AN Ng, IL Markov
Publication: 

334. Fast Verification of Retiming
Citations:
Authors: K Chang, IL Markov, V Bertacco
Publication: 

335. Toward Better EDA Tools Through High-Performance Computing
Citations:
Authors: A Ng, I Markov
Publication: 

336. SPECIAL ISSUE ON THE INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN 2003
Citations:
Authors: SN Adya, MC Yildiz, IL Markov, PG Villarrubia, PN Parakh, PH Madden
Publication: 

337. Shatter v0. 3
Citations:
Authors: FA Aloul, IL Markov, KA Sakallah
Publication: 

338. Chop-SPICE: An Efficient SPICE Simulation Technique For Buffered RC Trees
Citations:
Authors: MC Kim, DJ Lee, IL Markov
Publication: 

