{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635793964620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635793964630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 01 15:12:44 2021 " "Processing started: Mon Nov 01 15:12:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635793964630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793964630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793964630 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1635793965500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common_pkg " "Found design unit 1: common_pkg" {  } { { "../../src/common.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/common.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793973200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/raminfr.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/raminfr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr_pkg " "Found design unit 1: raminfr_pkg" {  } { { "../../src/raminfr.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/raminfr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 raminfr-behav " "Found design unit 2: raminfr-behav" {  } { { "../../src/raminfr.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/raminfr.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973370 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "../../src/raminfr.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/raminfr.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793973370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pkg " "Found design unit 1: alu_pkg" {  } { { "../../src/alu.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-behav " "Found design unit 2: alu-behav" {  } { { "../../src/alu.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973530 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../src/alu.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793973530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/generic_adder_beh.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/generic_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_beh_pkg " "Found design unit 1: generic_adder_beh_pkg" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_adder_beh.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_adder_beh-beh " "Found design unit 2: generic_adder_beh-beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_adder_beh.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973710 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_beh " "Found entity 1: generic_adder_beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_adder_beh.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793973710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/generic_subtractor_beh.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/generic_subtractor_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_subtractor_beh_pkg " "Found design unit 1: generic_subtractor_beh_pkg" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_subtractor_beh.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_subtractor_beh-beh " "Found design unit 2: generic_subtractor_beh-beh" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_subtractor_beh.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973870 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_subtractor_beh " "Found entity 1: generic_subtractor_beh" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/generic_subtractor_beh.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793973870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793973870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/edge_detect.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect_pkg " "Found design unit 1: edge_detect_pkg" {  } { { "../../src/edge_detect.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/edge_detect.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edge_detect-behave " "Found design unit 2: edge_detect-behave" {  } { { "../../src/edge_detect.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/edge_detect.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974010 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "../../src/edge_detect.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/edge_detect.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793974010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/bcd2seven_seg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/bcd2seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2seven_seg_pkg " "Found design unit 1: bcd2seven_seg_pkg" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/bcd2seven_seg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd2seven_seg-convert " "Found design unit 2: bcd2seven_seg-convert" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/bcd2seven_seg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974160 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven_seg " "Found entity 1: bcd2seven_seg" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/bcd2seven_seg.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793974160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/clock_synchronizer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/clock_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_synchronizer_pkg " "Found design unit 1: clock_synchronizer_pkg" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/clock_synchronizer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_synchronizer-behav " "Found design unit 2: clock_synchronizer-behav" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/clock_synchronizer.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974340 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_synchronizer " "Found entity 1: clock_synchronizer" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/clock_synchronizer.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793974340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/double_dabble.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_pkg " "Found design unit 1: double_dabble_pkg" {  } { { "../../src/double_dabble.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/double_dabble.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 double_dabble-beh " "Found design unit 2: double_dabble-beh" {  } { { "../../src/double_dabble.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/double_dabble.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974460 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/double_dabble.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/double_dabble.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793974460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/add_sub.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_pkg " "Found design unit 1: add_sub_pkg" {  } { { "../../src/add_sub.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974580 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_sub-count " "Found design unit 2: add_sub-count" {  } { { "../../src/add_sub.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974580 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../src/add_sub.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793974580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/rom/lab8rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/rom/lab8rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8rom-SYN " "Found design unit 1: lab8rom-SYN" {  } { { "../../src/rom/lab8rom.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974690 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8rom " "Found entity 1: lab8rom" {  } { { "../../src/rom/lab8rom.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793974690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/processor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_pkg " "Found design unit 1: processor_pkg" {  } { { "../../src/processor.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 processor-proc " "Found design unit 2: processor-proc" {  } { { "../../src/processor.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974830 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../../src/processor.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793974830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet 343 hdl/labs/lab 8/processor/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet 343 hdl/labs/lab 8/processor/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "../../src/top.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974950 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793974950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793974950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635793975830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:top_inst " "Elaborating entity \"processor\" for hierarchy \"processor:top_inst\"" {  } { { "../../src/top.vhd" "top_inst" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793976160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l7led processor.vhd(93) " "Verilog HDL or VHDL warning at processor.vhd(93): object \"l7led\" assigned a value but never read" {  } { { "../../src/processor.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635793976160 "|top|processor:top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect processor:top_inst\|edge_detect:resetEdge " "Elaborating entity \"edge_detect\" for hierarchy \"processor:top_inst\|edge_detect:resetEdge\"" {  } { { "../../src/processor.vhd" "resetEdge" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793976490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8rom processor:top_inst\|lab8rom:rom1 " "Elaborating entity \"lab8rom\" for hierarchy \"processor:top_inst\|lab8rom:rom1\"" {  } { { "../../src/processor.vhd" "rom1" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793976660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../src/rom/lab8rom.vhd" "altsyncram_component" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793977080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../src/rom/lab8rom.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793977130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/init.mif " "Parameter \"init_file\" = \"S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793977130 ""}  } { { "../../src/rom/lab8rom.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/rom/lab8rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635793977130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sl64.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sl64.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sl64 " "Found entity 1: altsyncram_sl64" {  } { { "db/altsyncram_sl64.tdf" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793977370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793977370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sl64 processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated " "Elaborating entity \"altsyncram_sl64\" for hierarchy \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793977420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pe73.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pe73.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pe73 " "Found entity 1: altsyncram_pe73" {  } { { "db/altsyncram_pe73.tdf" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_pe73.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793977740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793977740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pe73 processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|altsyncram_pe73:altsyncram1 " "Elaborating entity \"altsyncram_pe73\" for hierarchy \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|altsyncram_pe73:altsyncram1\"" {  } { { "db/altsyncram_sl64.tdf" "altsyncram1" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793977800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sl64.tdf" "mgl_prim2" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793978890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sl64.tdf" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793978940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793978940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793978940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793978940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 939524096 " "Parameter \"NODE_NAME\" = \"939524096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793978940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793978940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793978940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793978940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793978940 ""}  } { { "db/altsyncram_sl64.tdf" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/altsyncram_sl64.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635793978940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793979170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793979450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"processor:top_inst\|lab8rom:rom1\|altsyncram:altsyncram_component\|altsyncram_sl64:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793979750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub processor:top_inst\|add_sub:L7 " "Elaborating entity \"add_sub\" for hierarchy \"processor:top_inst\|add_sub:L7\"" {  } { { "../../src/processor.vhd" "L7" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/processor.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793979910 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_edge add_sub.vhd(364) " "VHDL Process Statement warning at add_sub.vhd(364): signal \"reset_edge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/add_sub.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635793979920 "|top|processor:top_inst|add_sub:L7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_edge add_sub.vhd(389) " "VHDL Process Statement warning at add_sub.vhd(389): signal \"reset_edge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/add_sub.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635793979920 "|top|processor:top_inst|add_sub:L7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:top_inst\|add_sub:L7\|alu:alu_def " "Elaborating entity \"alu\" for hierarchy \"processor:top_inst\|add_sub:L7\|alu:alu_def\"" {  } { { "../../src/add_sub.vhd" "alu_def" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793980130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr processor:top_inst\|add_sub:L7\|raminfr:ramUnit " "Elaborating entity \"raminfr\" for hierarchy \"processor:top_inst\|add_sub:L7\|raminfr:ramUnit\"" {  } { { "../../src/add_sub.vhd" "ramUnit" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793980260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble processor:top_inst\|add_sub:L7\|double_dabble:hexOuts " "Elaborating entity \"double_dabble\" for hierarchy \"processor:top_inst\|add_sub:L7\|double_dabble:hexOuts\"" {  } { { "../../src/add_sub.vhd" "hexOuts" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793980360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seven_seg processor:top_inst\|add_sub:L7\|bcd2seven_seg:hexHund " "Elaborating entity \"bcd2seven_seg\" for hierarchy \"processor:top_inst\|add_sub:L7\|bcd2seven_seg:hexHund\"" {  } { { "../../src/add_sub.vhd" "hexHund" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793980470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synchronizer processor:top_inst\|add_sub:L7\|clock_synchronizer:pbSync " "Elaborating entity \"clock_synchronizer\" for hierarchy \"processor:top_inst\|add_sub:L7\|clock_synchronizer:pbSync\"" {  } { { "../../src/add_sub.vhd" "pbSync" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793980710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synchronizer processor:top_inst\|add_sub:L7\|clock_synchronizer:opSync " "Elaborating entity \"clock_synchronizer\" for hierarchy \"processor:top_inst\|add_sub:L7\|clock_synchronizer:opSync\"" {  } { { "../../src/add_sub.vhd" "opSync" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793980830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synchronizer processor:top_inst\|add_sub:L7\|clock_synchronizer:ASync " "Elaborating entity \"clock_synchronizer\" for hierarchy \"processor:top_inst\|add_sub:L7\|clock_synchronizer:ASync\"" {  } { { "../../src/add_sub.vhd" "ASync" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/add_sub.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793981150 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1635793982030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.01.15:13:04 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2021.11.01.15:13:04 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793984470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793986150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793986250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793987255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793987355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793987455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793987565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793987575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793987575 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1635793988275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793988895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793988895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793989195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793989195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793989425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793989425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793989705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793989705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793990005 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793990005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793990005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793990315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793990315 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processor:top_inst\|add_sub:L7\|alu:alu_def\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processor:top_inst\|add_sub:L7\|alu:alu_def\|Div0\"" {  } { { "../../src/alu.vhd" "Div0" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635793993985 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635793993985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:top_inst\|add_sub:L7\|alu:alu_def\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"processor:top_inst\|add_sub:L7\|alu:alu_def\|lpm_divide:Div0\"" {  } { { "../../src/alu.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793994355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:top_inst\|add_sub:L7\|alu:alu_def\|lpm_divide:Div0 " "Instantiated megafunction \"processor:top_inst\|add_sub:L7\|alu:alu_def\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793994355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793994355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793994355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635793994355 ""}  } { { "../../src/alu.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/alu.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635793994355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/lpm_divide_9am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793994675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793994675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793995105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793995105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/hw/project/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635793995515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635793995515 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635793997275 "|top|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635793997275 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793997365 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635793997995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635794002315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635794002315 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635794003135 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../src/top.vhd" "" { Text "S:/CPET 343 HDL/Labs/Lab 8/processor/src/top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635794003135 "|top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635794003135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "466 " "Implemented 466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635794003135 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635794003135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635794003135 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635794003135 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1635794003135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635794003135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635794003214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 01 15:13:23 2021 " "Processing ended: Mon Nov 01 15:13:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635794003214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635794003214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635794003214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635794003214 ""}
