{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590486353780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590486353786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 26 15:15:53 2020 " "Processing started: Tue May 26 15:15:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590486353786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590486353786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RC_Servo_Motor -c RC_Servo_Motor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RC_Servo_Motor -c RC_Servo_Motor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590486353786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590486354131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590486354131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVO_CONTROL-BEHAVIORAL " "Found design unit 1: SERVO_CONTROL-BEHAVIORAL" {  } { { "Servo_Control.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/RcServoMotor/Servo_Control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590486361926 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERVO_CONTROL " "Found entity 1: SERVO_CONTROL" {  } { { "Servo_Control.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/RcServoMotor/Servo_Control.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590486361926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590486361926 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_Divider.vhd " "Can't analyze file -- file Clock_Divider.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590486361940 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RC_Servo_Motor.vhd " "Can't analyze file -- file RC_Servo_Motor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590486361944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_servo_motor_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc_servo_motor_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC_SERVO_MOTOR_TB-BEHAVIOR " "Found design unit 1: RC_SERVO_MOTOR_TB-BEHAVIOR" {  } { { "RC_Servo_Motor_TB.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/RcServoMotor/RC_Servo_Motor_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590486361946 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC_SERVO_MOTOR_TB " "Found entity 1: RC_SERVO_MOTOR_TB" {  } { { "RC_Servo_Motor_TB.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/RcServoMotor/RC_Servo_Motor_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590486361946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590486361946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SERVO_PWM.vhd " "Can't analyze file -- file SERVO_PWM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590486361949 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SERVO_PWM_CLK64KHZ_TB.vhd " "Can't analyze file -- file SERVO_PWM_CLK64KHZ_TB.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590486361953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Servo_Control " "Elaborating entity \"Servo_Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590486361984 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH Servo_Control.vhd(32) " "VHDL Process Statement warning at Servo_Control.vhd(32): signal \"SWITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Servo_Control.vhd" "" { Text "C:/Users/ajayb/QuartusProjects/RcServoMotor/Servo_Control.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590486361987 "|Servo_Control"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590486362388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590486362729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590486362729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590486362760 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590486362760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590486362760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590486362760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590486362770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 26 15:16:02 2020 " "Processing ended: Tue May 26 15:16:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590486362770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590486362770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590486362770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590486362770 ""}
