# RISC Processor Architecture

This project implements a Reduced Instruction Set Computer (RISC) processor architecture. The goal is to design and simulate a simple, efficient, and modular RISC CPU for educational and experimental purposes.

This project is part of the coursework for the Computer Organisation Architecture lab, IIT Kharagpur
