{"Source Block": ["oh/spi/hdl/spi_master_regs.v@192:205@HdlStmAssign", "   always @ (posedge clk)\n     for(i=0;i<64;i=i+1)\t   \n       if(tx_write & write_mask[i])\t       \n \t tx_reg[dstaddr_in[4:3]][i] <= reg_wdata[i]; \n   \n   assign tx_vector[255:0]= {tx_reg[3],\n                             tx_reg[2],\n\t\t\t     tx_reg[1],\n\t\t\t     tx_reg[0]};\n   //only taking \n   assign tx_data[PW-1:0] = tx_vector[PW-1:0];\n   \nendmodule // spi_master_regs\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[197, "   assign tx_vector[255:0]= {tx_reg[3],\n"], [198, "                             tx_reg[2],\n"], [199, "\t\t\t     tx_reg[1],\n"], [200, "\t\t\t     tx_reg[0]};\n"]], "Add": []}}