Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 20:36:55 2024
| Host         : DESKTOP-613CM1U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TicTacToeTopAN_timing_summary_routed.rpt -pb TicTacToeTopAN_timing_summary_routed.pb -rpx TicTacToeTopAN_timing_summary_routed.rpx -warn_on_violation
| Design       : TicTacToeTopAN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     133         
DPIR-1     Warning           Asynchronous driver check       28          
SYNTH-10   Warning           Wide multiplier                 18          
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (235)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (374)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (235)
--------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: down (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: left (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: right (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: select (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: up (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: myclk/clk_reg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/selectLoc_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/selectLoc_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/selectLoc_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/selectLoc_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/soundSelect_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/soundSelect_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/turnStore_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/turnStore_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/turnStore_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pong_graph_an_unit/turnStore_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (374)
--------------------------------------------------
 There are 374 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  389          inf        0.000                      0                  389           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           389 Endpoints
Min Delay           389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.435ns  (logic 9.254ns (33.730%)  route 18.181ns (66.270%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 f  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 f  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 f  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 r  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 r  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           1.461    23.057    pong_graph_an_unit/rgb_reg[11]_i_23_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I5_O)        0.124    23.181 r  pong_graph_an_unit/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           4.255    27.435    rgb_next[11]
    SLICE_X89Y141        FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.288ns  (logic 9.254ns (33.912%)  route 18.034ns (66.088%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 f  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 f  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 f  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 r  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 r  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           1.461    23.057    pong_graph_an_unit/rgb_reg[11]_i_23_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I5_O)        0.124    23.181 r  pong_graph_an_unit/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           4.108    27.288    rgb_next[11]
    SLICE_X88Y143        FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.704ns  (logic 9.254ns (34.654%)  route 17.450ns (65.346%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 f  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 f  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 f  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 r  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 r  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           1.104    22.700    vsync_unit/rgb_reg_reg[10]
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    22.824 r  vsync_unit/rgb_reg[10]_i_1/O
                         net (fo=2, routed)           3.881    26.704    rgb_next[10]
    SLICE_X89Y135        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.604ns  (logic 9.254ns (34.785%)  route 17.350ns (65.215%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 r  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 r  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 r  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 f  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 f  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           1.099    22.695    vsync_unit/rgb_reg_reg[10]
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    22.819 r  vsync_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           3.785    26.604    rgb_next[7]
    SLICE_X89Y143        FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.548ns  (logic 9.254ns (34.858%)  route 17.294ns (65.142%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 r  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 r  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 r  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 f  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 f  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           1.099    22.695    vsync_unit/rgb_reg_reg[10]
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    22.819 r  vsync_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           3.729    26.548    rgb_next[7]
    SLICE_X89Y143        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.515ns  (logic 9.254ns (34.901%)  route 17.261ns (65.099%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 f  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 f  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 f  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 r  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 r  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           1.104    22.700    vsync_unit/rgb_reg_reg[10]
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    22.824 r  vsync_unit/rgb_reg[10]_i_1/O
                         net (fo=2, routed)           3.691    26.515    rgb_next[10]
    SLICE_X89Y135        FDRE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.415ns  (logic 9.254ns (35.034%)  route 17.161ns (64.966%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 r  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 r  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 r  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 f  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 f  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           1.099    22.695    vsync_unit/rgb_reg_reg[10]
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    22.819 r  vsync_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           3.596    26.415    rgb_next[7]
    SLICE_X89Y143        FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.415ns  (logic 9.254ns (35.034%)  route 17.161ns (64.966%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 r  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 r  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 r  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 f  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 f  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           1.099    22.695    vsync_unit/rgb_reg_reg[10]
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    22.819 r  vsync_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           3.596    26.415    rgb_next[7]
    SLICE_X89Y143        FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.405ns  (logic 9.254ns (35.046%)  route 17.151ns (64.954%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 r  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 r  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 r  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 f  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 f  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           0.956    22.552    pong_graph_an_unit/rgb_reg[11]_i_23_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  pong_graph_an_unit/rgb_reg[2]_i_1/O
                         net (fo=2, routed)           3.730    26.405    rgb_next[2]
    SLICE_X89Y135        FDRE                                         r  rgb_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.326ns  (logic 9.254ns (35.152%)  route 17.072ns (64.848%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE                         0.000     0.000 r  vsync_unit/v_count_reg_reg[7]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=32, routed)          2.841     3.359    vsync_unit/pixel_y[7]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.483 r  vsync_unit/centerLeft_o2_i_1/O
                         net (fo=72, routed)          1.694     5.177    pong_graph_an_unit/centerLeft_o3[5]
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.213 r  pong_graph_an_unit/centerLeft_o2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.215    pong_graph_an_unit/centerLeft_o2__0_n_106
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.733 r  pong_graph_an_unit/centerLeft_o2__1/P[3]
                         net (fo=2, routed)           1.157    11.889    pong_graph_an_unit/centerLeft_o2__1_n_102
    SLICE_X57Y111        LUT2 (Prop_lut2_I0_O)        0.124    12.013 r  pong_graph_an_unit/rgb_reg[11]_i_786/O
                         net (fo=1, routed)           0.000    12.013    pong_graph_an_unit/rgb_reg[11]_i_786_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.545 r  pong_graph_an_unit/rgb_reg_reg[11]_i_633/CO[3]
                         net (fo=1, routed)           0.000    12.545    pong_graph_an_unit/rgb_reg_reg[11]_i_633_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.784 r  pong_graph_an_unit/rgb_reg_reg[11]_i_632/O[2]
                         net (fo=6, routed)           2.734    15.518    pong_graph_an_unit/centerLeft_o2__2[26]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.331    15.849 r  pong_graph_an_unit/rgb_reg[11]_i_612/O
                         net (fo=2, routed)           0.708    16.557    pong_graph_an_unit/rgb_reg[11]_i_612_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.331    16.888 r  pong_graph_an_unit/rgb_reg[11]_i_616/O
                         net (fo=1, routed)           0.000    16.888    pong_graph_an_unit/rgb_reg[11]_i_616_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.264 r  pong_graph_an_unit/rgb_reg_reg[11]_i_285/CO[3]
                         net (fo=1, routed)           0.000    17.264    pong_graph_an_unit/rgb_reg_reg[11]_i_285_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.587 r  pong_graph_an_unit/rgb_reg_reg[11]_i_284/O[1]
                         net (fo=1, routed)           0.946    18.532    pong_graph_an_unit/centerLeft_o1[29]
    SLICE_X9Y111         LUT4 (Prop_lut4_I1_O)        0.306    18.838 r  pong_graph_an_unit/rgb_reg[11]_i_126/O
                         net (fo=1, routed)           0.963    19.802    pong_graph_an_unit/rgb_reg[11]_i_126_n_0
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.124    19.926 r  pong_graph_an_unit/rgb_reg[11]_i_50/O
                         net (fo=1, routed)           0.665    20.591    pong_graph_an_unit/rgb_reg[11]_i_50_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I4_O)        0.124    20.715 f  pong_graph_an_unit/rgb_reg[11]_i_18/O
                         net (fo=1, routed)           0.757    21.472    pong_graph_an_unit/rgb_reg[11]_i_18_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124    21.596 f  pong_graph_an_unit/rgb_reg[11]_i_5/O
                         net (fo=5, routed)           0.879    22.474    pong_graph_an_unit/rgb_reg[11]_i_23_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I4_O)        0.124    22.598 r  pong_graph_an_unit/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           3.727    26.326    rgb_next[3]
    SLICE_X89Y133        FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 winSong/number_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            winSong/number_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  winSong/number_reg[8]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  winSong/number_reg[8]/Q
                         net (fo=4, routed)           0.076     0.217    winSong/p_0_in[1]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.262 r  winSong/number[1]_i_1/O
                         net (fo=1, routed)           0.000     0.262    winSong/number[1]
    SLICE_X8Y94          FDRE                                         r  winSong/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_graph_an_unit/playWinSFX_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            winSong/audioOut_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.595%)  route 0.111ns (37.405%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE                         0.000     0.000 r  pong_graph_an_unit/playWinSFX_reg/C
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pong_graph_an_unit/playWinSFX_reg/Q
                         net (fo=5, routed)           0.111     0.252    winSong/winMusicSheet/WinPlaySoundEnable
    SLICE_X5Y98          LUT5 (Prop_lut5_I3_O)        0.045     0.297 r  winSong/winMusicSheet/audioOut_i_1/O
                         net (fo=1, routed)           0.000     0.297    winSong/winMusicSheet_n_32
    SLICE_X5Y98          FDRE                                         r  winSong/audioOut_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winSong/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            winSong/songEnable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.178%)  route 0.134ns (41.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  winSong/number_reg[0]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  winSong/number_reg[0]/Q
                         net (fo=29, routed)          0.134     0.275    winSong/number_reg_n_0_[0]
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  winSong/songEnable_i_1/O
                         net (fo=1, routed)           0.000     0.320    winSong/songEnable_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  winSong/songEnable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winSong/songEnable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            winSong/counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.164ns (51.025%)  route 0.157ns (48.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  winSong/songEnable_reg/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  winSong/songEnable_reg/Q
                         net (fo=57, routed)          0.157     0.321    winSong/songEnable_reg_n_0
    SLICE_X5Y93          FDRE                                         r  winSong/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winSong/songEnable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            winSong/counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.164ns (51.025%)  route 0.157ns (48.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  winSong/songEnable_reg/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  winSong/songEnable_reg/Q
                         net (fo=57, routed)          0.157     0.321    winSong/songEnable_reg_n_0
    SLICE_X5Y93          FDRE                                         r  winSong/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winSong/songEnable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            winSong/counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.164ns (51.025%)  route 0.157ns (48.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  winSong/songEnable_reg/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  winSong/songEnable_reg/Q
                         net (fo=57, routed)          0.157     0.321    winSong/songEnable_reg_n_0
    SLICE_X5Y93          FDRE                                         r  winSong/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 winSong/songEnable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            winSong/counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.164ns (51.025%)  route 0.157ns (48.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  winSong/songEnable_reg/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  winSong/songEnable_reg/Q
                         net (fo=57, routed)          0.157     0.321    winSong/songEnable_reg_n_0
    SLICE_X5Y93          FDRE                                         r  winSong/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_graph_an_unit/buttonEnable_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            pong_graph_an_unit/buttonEnable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE                         0.000     0.000 r  pong_graph_an_unit/buttonEnable_reg/C
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  pong_graph_an_unit/buttonEnable_reg/Q
                         net (fo=7, routed)           0.147     0.288    pong_graph_an_unit/buttonEnable
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.333 r  pong_graph_an_unit/buttonEnable_i_1/O
                         net (fo=1, routed)           0.000     0.333    pong_graph_an_unit/buttonEnable_i_1_n_0
    SLICE_X3Y99          FDPE                                         r  pong_graph_an_unit/buttonEnable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myclk/clk_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            myclk/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE                         0.000     0.000 r  myclk/clk_reg_reg/C
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  myclk/clk_reg_reg/Q
                         net (fo=2, routed)           0.168     0.309    myclk/clk_50m
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  myclk/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.354    myclk/clk_next
    SLICE_X51Y96         FDCE                                         r  myclk/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_graph_an_unit/RedBlueWin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pong_graph_an_unit/RedBlueWin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE                         0.000     0.000 r  pong_graph_an_unit/RedBlueWin_reg[0]/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pong_graph_an_unit/RedBlueWin_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    pong_graph_an_unit/RedBlueWin[0]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  pong_graph_an_unit/RedBlueWin[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    pong_graph_an_unit/RedBlueWin[0]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  pong_graph_an_unit/RedBlueWin_reg[0]/D
  -------------------------------------------------------------------    -------------------





