Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 24 17:49:10 2021
| Host         : LAPTOP-540R5CO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: rx/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: rx/uartClk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tx/uartClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.646        0.000                      0                  128        0.264        0.000                      0                  128        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.646        0.000                      0                  128        0.264        0.000                      0                  128        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 tx/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.398%)  route 3.042ns (78.602%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     5.193    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  tx/counter_reg[28]/Q
                         net (fo=2, routed)           0.812     6.461    tx/counter[28]
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.585 f  tx/counter[31]_i_8/O
                         net (fo=1, routed)           0.401     6.986    tx/counter[31]_i_8_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  tx/counter[31]_i_4/O
                         net (fo=2, routed)           0.757     7.868    tx/counter[31]_i_4_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.992 r  tx/counter[31]_i_1/O
                         net (fo=31, routed)          1.071     9.063    tx/uartClk
    SLICE_X62Y78         FDRE                                         r  tx/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.901    tx/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  tx/counter_reg[29]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y78         FDRE (Setup_fdre_C_R)       -0.429    14.709    tx/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 tx/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.398%)  route 3.042ns (78.602%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     5.193    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  tx/counter_reg[28]/Q
                         net (fo=2, routed)           0.812     6.461    tx/counter[28]
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.585 f  tx/counter[31]_i_8/O
                         net (fo=1, routed)           0.401     6.986    tx/counter[31]_i_8_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  tx/counter[31]_i_4/O
                         net (fo=2, routed)           0.757     7.868    tx/counter[31]_i_4_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.992 r  tx/counter[31]_i_1/O
                         net (fo=31, routed)          1.071     9.063    tx/uartClk
    SLICE_X62Y78         FDRE                                         r  tx/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.901    tx/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  tx/counter_reg[30]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y78         FDRE (Setup_fdre_C_R)       -0.429    14.709    tx/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 tx/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.398%)  route 3.042ns (78.602%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     5.193    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  tx/counter_reg[28]/Q
                         net (fo=2, routed)           0.812     6.461    tx/counter[28]
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.585 f  tx/counter[31]_i_8/O
                         net (fo=1, routed)           0.401     6.986    tx/counter[31]_i_8_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  tx/counter[31]_i_4/O
                         net (fo=2, routed)           0.757     7.868    tx/counter[31]_i_4_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.992 r  tx/counter[31]_i_1/O
                         net (fo=31, routed)          1.071     9.063    tx/uartClk
    SLICE_X62Y78         FDRE                                         r  tx/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.497    14.901    tx/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  tx/counter_reg[31]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X62Y78         FDRE (Setup_fdre_C_R)       -0.429    14.709    tx/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 rx/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.766ns (20.140%)  route 3.037ns (79.860%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.202    rx/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  rx/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  rx/counter_reg[0]/Q
                         net (fo=3, routed)           1.419     7.139    rx/counter_reg_n_0_[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.263 f  rx/counter[31]_i_5__0/O
                         net (fo=2, routed)           0.822     8.085    rx/counter[31]_i_5__0_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.209 r  rx/counter[31]_i_1__0/O
                         net (fo=31, routed)          0.796     9.005    rx/uartClk
    SLICE_X65Y89         FDRE                                         r  rx/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.911    rx/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  rx/counter_reg[29]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.429    14.719    rx/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 rx/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.766ns (20.140%)  route 3.037ns (79.860%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.202    rx/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  rx/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  rx/counter_reg[0]/Q
                         net (fo=3, routed)           1.419     7.139    rx/counter_reg_n_0_[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.263 f  rx/counter[31]_i_5__0/O
                         net (fo=2, routed)           0.822     8.085    rx/counter[31]_i_5__0_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.209 r  rx/counter[31]_i_1__0/O
                         net (fo=31, routed)          0.796     9.005    rx/uartClk
    SLICE_X65Y89         FDRE                                         r  rx/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.911    rx/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  rx/counter_reg[30]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.429    14.719    rx/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 rx/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.766ns (20.140%)  route 3.037ns (79.860%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.202    rx/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  rx/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  rx/counter_reg[0]/Q
                         net (fo=3, routed)           1.419     7.139    rx/counter_reg_n_0_[0]
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.263 f  rx/counter[31]_i_5__0/O
                         net (fo=2, routed)           0.822     8.085    rx/counter[31]_i_5__0_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.209 r  rx/counter[31]_i_1__0/O
                         net (fo=31, routed)          0.796     9.005    rx/uartClk
    SLICE_X65Y89         FDRE                                         r  rx/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.911    rx/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  rx/counter_reg[31]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.429    14.719    rx/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 tx/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     5.193    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  tx/counter_reg[28]/Q
                         net (fo=2, routed)           0.812     6.461    tx/counter[28]
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.585 f  tx/counter[31]_i_8/O
                         net (fo=1, routed)           0.401     6.986    tx/counter[31]_i_8_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  tx/counter[31]_i_4/O
                         net (fo=2, routed)           0.757     7.868    tx/counter[31]_i_4_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.992 r  tx/counter[31]_i_1/O
                         net (fo=31, routed)          0.932     8.924    tx/uartClk
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.495    14.899    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[25]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y77         FDRE (Setup_fdre_C_R)       -0.429    14.729    tx/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 tx/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     5.193    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  tx/counter_reg[28]/Q
                         net (fo=2, routed)           0.812     6.461    tx/counter[28]
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.585 f  tx/counter[31]_i_8/O
                         net (fo=1, routed)           0.401     6.986    tx/counter[31]_i_8_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  tx/counter[31]_i_4/O
                         net (fo=2, routed)           0.757     7.868    tx/counter[31]_i_4_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.992 r  tx/counter[31]_i_1/O
                         net (fo=31, routed)          0.932     8.924    tx/uartClk
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.495    14.899    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[26]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y77         FDRE (Setup_fdre_C_R)       -0.429    14.729    tx/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 tx/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     5.193    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  tx/counter_reg[28]/Q
                         net (fo=2, routed)           0.812     6.461    tx/counter[28]
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.585 f  tx/counter[31]_i_8/O
                         net (fo=1, routed)           0.401     6.986    tx/counter[31]_i_8_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  tx/counter[31]_i_4/O
                         net (fo=2, routed)           0.757     7.868    tx/counter[31]_i_4_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.992 r  tx/counter[31]_i_1/O
                         net (fo=31, routed)          0.932     8.924    tx/uartClk
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.495    14.899    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[27]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y77         FDRE (Setup_fdre_C_R)       -0.429    14.729    tx/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 tx/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.609     5.193    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  tx/counter_reg[28]/Q
                         net (fo=2, routed)           0.812     6.461    tx/counter[28]
    SLICE_X63Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.585 f  tx/counter[31]_i_8/O
                         net (fo=1, routed)           0.401     6.986    tx/counter[31]_i_8_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  tx/counter[31]_i_4/O
                         net (fo=2, routed)           0.757     7.868    tx/counter[31]_i_4_n_0
    SLICE_X63Y74         LUT4 (Prop_lut4_I1_O)        0.124     7.992 r  tx/counter[31]_i_1/O
                         net (fo=31, routed)          0.932     8.924    tx/uartClk
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.495    14.899    tx/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  tx/counter_reg[28]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X62Y77         FDRE (Setup_fdre_C_R)       -0.429    14.729    tx/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.531    rx/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  rx/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  rx/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.792    rx/counter_reg_n_0_[4]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  rx/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.900    rx/counter_reg[4]_i_1__0_n_4
    SLICE_X65Y82         FDRE                                         r  rx/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     2.045    rx/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  rx/counter_reg[4]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.636    rx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.532    rx/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  rx/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  rx/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.793    rx/counter_reg_n_0_[8]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  rx/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.901    rx/counter_reg[8]_i_1__0_n_4
    SLICE_X65Y83         FDRE                                         r  rx/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     2.046    rx/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  rx/counter_reg[8]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.637    rx/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.589     1.533    rx/clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  rx/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  rx/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.794    rx/counter_reg_n_0_[12]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  rx/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    rx/counter_reg[12]_i_1__0_n_4
    SLICE_X65Y84         FDRE                                         r  rx/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.857     2.047    rx/clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  rx/counter_reg[12]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105     1.638    rx/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.534    rx/clk_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  rx/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  rx/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.795    rx/counter_reg_n_0_[24]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  rx/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.903    rx/counter_reg[24]_i_1__0_n_4
    SLICE_X65Y87         FDRE                                         r  rx/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     2.049    rx/clk_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  rx/counter_reg[24]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.105     1.639    rx/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.535    rx/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  rx/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  rx/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.796    rx/counter_reg_n_0_[28]
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  rx/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.904    rx/counter_reg[28]_i_1__0_n_4
    SLICE_X65Y88         FDRE                                         r  rx/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     2.051    rx/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  rx/counter_reg[28]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.105     1.640    rx/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.589     1.533    rx/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  rx/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  rx/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.794    rx/counter_reg_n_0_[16]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  rx/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    rx/counter_reg[16]_i_1__0_n_4
    SLICE_X65Y85         FDRE                                         r  rx/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.858     2.048    rx/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  rx/counter_reg[16]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.105     1.638    rx/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.589     1.533    rx/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  rx/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  rx/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.794    rx/counter_reg_n_0_[20]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  rx/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    rx/counter_reg[20]_i_1__0_n_4
    SLICE_X65Y86         FDRE                                         r  rx/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.858     2.048    rx/clk_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  rx/counter_reg[20]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     1.638    rx/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rx/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.532    rx/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  rx/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  rx/counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.789    rx/counter_reg_n_0_[5]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  rx/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.904    rx/counter_reg[8]_i_1__0_n_7
    SLICE_X65Y83         FDRE                                         r  rx/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     2.046    rx/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  rx/counter_reg[5]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.637    rx/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rx/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.534    rx/clk_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  rx/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  rx/counter_reg[21]/Q
                         net (fo=2, routed)           0.116     1.791    rx/counter_reg_n_0_[21]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  rx/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.906    rx/counter_reg[24]_i_1__0_n_7
    SLICE_X65Y87         FDRE                                         r  rx/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     2.049    rx/clk_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  rx/counter_reg[21]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.105     1.639    rx/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rx/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.535    rx/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  rx/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  rx/counter_reg[25]/Q
                         net (fo=2, routed)           0.116     1.792    rx/counter_reg_n_0_[25]
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  rx/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.907    rx/counter_reg[28]_i_1__0_n_7
    SLICE_X65Y88         FDRE                                         r  rx/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     2.051    rx/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  rx/counter_reg[25]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y88         FDRE (Hold_fdre_C_D)         0.105     1.640    rx/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84   rx/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84   rx/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   rx/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   rx/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   rx/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   rx/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86   rx/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86   rx/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86   rx/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   tx/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   tx/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   tx/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   tx/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   tx/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   tx/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   tx/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   tx/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   rx/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   rx/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   tx/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   tx/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   tx/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   tx/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   tx/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   tx/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   tx/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   tx/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   tx/uartClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   rx/counter_reg[11]/C



