{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in0",["Record",[["arg_input",["Array",16,"BitIn"]]]]],
          ["reset","BitIn"],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]],
          ["valid","Bit"]
        ]],
        "instances":{
          "add_w0_accum$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_z0_w0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "accum_init":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mux_w0$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "io16_out_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_in0_arg_input":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "gb_input":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[992], "extent": [8,100], "cycle_stride": [1,3540]},
                             "in2agg_0":{"dimensionality": 3, "cycle_starting_addr":[0], "extent": [30,30,100], "cycle_stride": [1,30,20000],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0]},
                             "agg2sram":{"dimensionality": 3, "cycle_starting_addr":[4], "extent": [8,30,100], "cycle_stride": [4,30,20000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,0,0],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,8,256]},
                             "sram2tb":{"dimensionality": 5, "cycle_starting_addr":[997], "extent": [5,16,2,2,100], "cycle_stride": [4,18,1764,3540,20000],
                                        "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [1,8,3,112,256],
                                        "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [0,0,0,0,0],
                                        "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,4,0,0,0]},
                             "tb2out_0":{"dimensionality": 5, "cycle_starting_addr":[1001], "extent": [16,16,2,2,100], "cycle_stride": [1,18,1764,3540,20000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,16,2,0,0]}
                         }]}},
          "lakemem_input":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[4], "extent": [196,3], "cycle_stride": [1,1764]},
                             "in2agg_0":{"dimensionality": 3, "cycle_starting_addr":[1], "extent": [16,16,2], "cycle_stride": [1,18,1764],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,16,0]},
                             "agg2sram":{"dimensionality": 3, "cycle_starting_addr":[5], "extent": [4,16,2], "cycle_stride": [4,18,1764],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,4,0],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,4,256]},
                             "sram2tb":{"dimensionality": 5, "cycle_starting_addr":[0], "extent": [4,14,3,3,2], "cycle_stride": [4,14,196,588,1764],
                                        "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [256], "read_data_stride": [1,4,0,4,256],
                                        "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [0,0,0,0,0],
                                        "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,4,0,0,0]},
                             "tb2out_0":{"dimensionality": 5, "cycle_starting_addr":[4], "extent": [14,14,3,3,2], "cycle_stride": [1,14,196,588,1764],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,16,1,0,0]}
                         }]}},
          "gb_weight":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[992], "extent": [8,100], "cycle_stride": [1,3540]},
                             "in2agg_0":{"dimensionality": 2, "cycle_starting_addr":[0], "extent": [9,100], "cycle_stride": [1,20000],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0]},
                             "agg2sram":{"dimensionality": 2, "cycle_starting_addr":[4], "extent": [3,100], "cycle_stride": [4,20000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,0],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,256]},
                             "sram2tb":{"dimensionality": 4, "cycle_starting_addr":[997], "extent": [3,2,2,100], "cycle_stride": [4,1764,3540,20000],
                                        "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [1,0,0,256],
                                        "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [0,0,0,0],
                                        "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0]},
                             "tb2out_0":{"dimensionality": 4, "cycle_starting_addr":[1001], "extent": [9,2,2,100], "cycle_stride": [1,1764,3540,20000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,0,0,0]}
                         }]}},
          "lakemem_weight":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[4], "extent": [196,100], "cycle_stride": [1,196]},
                             "in2agg_0":{"dimensionality": 2, "cycle_starting_addr":[1], "extent": [9,2], "cycle_stride": [1,1764],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0]},
                             "agg2sram":{"dimensionality": 2, "cycle_starting_addr":[5], "extent": [3,2], "cycle_stride": [4,1764],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,0],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,256]},
                             "sram2tb":{"dimensionality": 2, "cycle_starting_addr":[0], "extent": [3,2], "cycle_stride": [588,1764],
                                        "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [256], "read_data_stride": [1,256],
                                        "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [0,0],
                                        "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,3]},
                             "tb2out_0":{"dimensionality": 3, "cycle_starting_addr":[4], "extent": [196,9,2], "cycle_stride": [1,196,1764],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [0,1,12]}
                         }]}},
          "lakemem_conv":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 3, "cycle_starting_addr":[1572], "extent": [14,14,100], "cycle_stride": [1,14,20000]},
                             "in2agg_0":{"dimensionality": 5, "cycle_starting_addr":[4], "extent": [14,14,3,3,2], "cycle_stride": [1,14,196,588,1764],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,16,0,0,0]},
                             "agg2sram":{"dimensionality": 5, "cycle_starting_addr":[9], "extent": [4,14,3,3,2], "cycle_stride": [4,14,196,588,1764],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,16,0,0,0],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,4,0,0,256]},
                             "sram2tb":{"dimensionality": 5, "cycle_starting_addr":[0], "extent": [4,14,3,3,2], "cycle_stride": [4,14,196,588,1764],
                                        "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [1,4,0,0,256],
                                        "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [0,0,0,0,0],
                                        "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,4,0,0,0]},
                             "tb2out_0":{"dimensionality": 5, "cycle_starting_addr":[4], "extent": [14,14,3,3,2], "cycle_stride": [1,14,196,588,1764],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,16,0,0,0]}
                         }]}},
          "gb_conv":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 3, "cycle_starting_addr":[12000], "extent": [28,28,100], "cycle_stride": [1,28,30000]},
                             "in2agg_0":{"dimensionality": 5, "cycle_starting_addr":[4336], "extent": [14,14,2,2,100], "cycle_stride": [1,14,1776,3540,20000],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,16,0,0,0]},
                             "agg2sram":{"dimensionality": 5, "cycle_starting_addr":[4341], "extent": [4,14,2,2,100], "cycle_stride": [4,14,1776,3540,20000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [1,16,0,0,0],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,8,4,112,256]},
                             "sram2tb":{"dimensionality": 4, "cycle_starting_addr":[11996], "extent": [4,2,28,100], "cycle_stride": [4,14,28,20000],
                                        "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [1,4,8,256],
                                        "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [0,0,0,0],
                                        "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [1,4,8,0]},
                             "tb2out_0":{"dimensionality": 4, "cycle_starting_addr":[12000], "extent": [14,2,28,100], "cycle_stride": [1,14,28,20000],
                                         "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,16,32,0]}
                         }]}}
        },
        "connections":[
            ["io16in_in0_arg_input.out","gb_input.data_in_0"],
            ["io16in_in0_arg_input.out","gb_weight.data_in_0"],
            ["gb_input.data_out_0","lakemem_input.data_in_0"],
            ["gb_weight.data_out_0","lakemem_weight.data_in_0"],
            ["lakemem_weight.data_out_0","mul_z0_w0$binop.data.in.1"],
            ["lakemem_input.data_out_0","mul_z0_w0$binop.data.in.0"],
            ["mul_z0_w0$binop.data.out","add_w0_accum$binop.data.in.0"],
            ["accum_init.out","mux_w0$mux.data.in.0"],
            ["lakemem_conv.data_out_0","mux_w0$mux.data.in.1"],
            ["lakemem_input.stencil_valid","mux_w0$mux.bit.in.0"],
            ["mux_w0$mux.data.out","add_w0_accum$binop.data.in.1"],
            ["add_w0_accum$binop.data.out","lakemem_conv.data_in_0"],
            ["add_w0_accum$binop.data.out","gb_conv.data_in_0"],
            ["gb_input.stencil_valid","lakemem_input.flush"],
            ["gb_input.stencil_valid","lakemem_weight.flush"],
            ["gb_input.stencil_valid","lakemem_conv.flush"],
            ["gb_conv.data_out_0","io16_out_0_0.in"],
            ["gb_input.flush","io1in_reset.out"],
            ["gb_weight.flush","io1in_reset.out"],
            ["gb_conv.flush","io1in_reset.out"],
            ["gb_conv.stencil_valid","io1_valid.in"]
        ]
      }
    }
  }
}
}
