<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_intc_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_axi_intc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_register_slice_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_axi_register_slice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_1_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_proc_sys_reset_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_2_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_proc_sys_reset_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_3_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_proc_sys_reset_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_4_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_proc_sys_reset_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_5_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_proc_sys_reset_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_6_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_proc_sys_reset_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ps_e_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_ps_e_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_PWM_IP_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_PWM_IP_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_PWM_IP_1_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_PWM_IP_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_PWM_IP_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_PWM_IP_2_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_PWM_IP_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_PWM_IP_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_PWM_IP_3_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_PWM_IP_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_PWM_IP_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_PWM_IP_4_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_PWM_IP_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_PWM_IP_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_PWM_IP_5_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_PWM_IP_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_PWM_IP_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_1_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_axi_vdma_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fifo_generator_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_fifo_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_bram_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_bram_con_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_bram_con_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_resize_half_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_axis_resize_half_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fisheye_reader_stream_0_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_fisheye_reader_stream_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_5_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_xbar_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_3_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_4_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_xbar_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_1_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m03_regslice_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_m03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DPUCZDX8G_1_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_DPUCZDX8G_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_5_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_6_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_ds_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_4_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_5_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_ds_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_6_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_4_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_ds_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_6_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_3_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_ds_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_6_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_2_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_ds_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_6_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_5_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_1_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_6_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_6_synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_intc_0_0_synth_1"/>
		<Parent Id="design_1_axi_register_slice_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_2_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_3_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_4_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_5_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_6_0_synth_1"/>
		<Parent Id="design_1_ps_e_0_synth_1"/>
		<Parent Id="design_1_PWM_IP_0_0_synth_1"/>
		<Parent Id="design_1_PWM_IP_1_0_synth_1"/>
		<Parent Id="design_1_PWM_IP_2_0_synth_1"/>
		<Parent Id="design_1_PWM_IP_3_0_synth_1"/>
		<Parent Id="design_1_PWM_IP_4_0_synth_1"/>
		<Parent Id="design_1_PWM_IP_5_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_1_0_synth_1"/>
		<Parent Id="design_1_fifo_generator_0_0_synth_1"/>
		<Parent Id="design_1_bram_0_0_synth_1"/>
		<Parent Id="design_1_bram_con_0_0_synth_1"/>
		<Parent Id="design_1_axis_resize_half_0_0_synth_1"/>
		<Parent Id="design_1_fisheye_reader_stream_0_0_synth_1"/>
		<Parent Id="design_1_xbar_5_synth_1"/>
		<Parent Id="design_1_xbar_3_synth_1"/>
		<Parent Id="design_1_xbar_4_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
		<Parent Id="design_1_m03_regslice_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_DPUCZDX8G_1_0_synth_1"/>
		<Parent Id="design_1_auto_pc_5_synth_1"/>
		<Parent Id="design_1_auto_ds_6_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_auto_ds_5_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_auto_ds_4_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_auto_ds_3_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_ds_2_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_ds_1_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_auto_pc_6_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

