
MPUsensor_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f5c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  0800a0f0  0800a0f0  0001a0f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a638  0800a638  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a638  0800a638  0001a638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a640  0800a640  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a640  0800a640  0001a640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a644  0800a644  0001a644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  200001e0  0800a828  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  0800a828  00020338  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001050b  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000234a  00000000  00000000  0003071b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d78  00000000  00000000  00032a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c90  00000000  00000000  000337e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a6f  00000000  00000000  00034470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010881  00000000  00000000  00055edf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6475  00000000  00000000  00066760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012cbd5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b94  00000000  00000000  0012cc28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a0d4 	.word	0x0800a0d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800a0d4 	.word	0x0800a0d4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <MPU6050_Write_bits>:

void MPU6050_Write(uint8_t Address, uint8_t data){
  HAL_I2C_Mem_Write(&hi2c1, MPU6050, Address, 1, (uint8_t *)&data, 1, 10);
}

void MPU6050_Write_bits(uint8_t Address, uint8_t bitStart, uint8_t length, uint8_t data){
 8000f4c:	b590      	push	{r4, r7, lr}
 8000f4e:	b089      	sub	sp, #36	; 0x24
 8000f50:	af04      	add	r7, sp, #16
 8000f52:	4604      	mov	r4, r0
 8000f54:	4608      	mov	r0, r1
 8000f56:	4611      	mov	r1, r2
 8000f58:	461a      	mov	r2, r3
 8000f5a:	4623      	mov	r3, r4
 8000f5c:	71fb      	strb	r3, [r7, #7]
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71bb      	strb	r3, [r7, #6]
 8000f62:	460b      	mov	r3, r1
 8000f64:	717b      	strb	r3, [r7, #5]
 8000f66:	4613      	mov	r3, r2
 8000f68:	713b      	strb	r3, [r7, #4]
  uint8_t tmp = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	73bb      	strb	r3, [r7, #14]
  HAL_I2C_Mem_Read(&hi2c1, MPU6050, Address, 1, (uint8_t *)&tmp, 1, 10);
 8000f6e:	4b36      	ldr	r3, [pc, #216]	; (8001048 <MPU6050_Write_bits+0xfc>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b299      	uxth	r1, r3
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	230a      	movs	r3, #10
 8000f7a:	9302      	str	r3, [sp, #8]
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	9301      	str	r3, [sp, #4]
 8000f80:	f107 030e 	add.w	r3, r7, #14
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	2301      	movs	r3, #1
 8000f88:	4830      	ldr	r0, [pc, #192]	; (800104c <MPU6050_Write_bits+0x100>)
 8000f8a:	f001 fd1d 	bl	80029c8 <HAL_I2C_Mem_Read>
  uint8_t mask = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	73fb      	strb	r3, [r7, #15]
  switch(length){
 8000f92:	797b      	ldrb	r3, [r7, #5]
 8000f94:	3b01      	subs	r3, #1
 8000f96:	2b07      	cmp	r3, #7
 8000f98:	d82a      	bhi.n	8000ff0 <MPU6050_Write_bits+0xa4>
 8000f9a:	a201      	add	r2, pc, #4	; (adr r2, 8000fa0 <MPU6050_Write_bits+0x54>)
 8000f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa0:	08000fc1 	.word	0x08000fc1
 8000fa4:	08000fc7 	.word	0x08000fc7
 8000fa8:	08000fcd 	.word	0x08000fcd
 8000fac:	08000fd3 	.word	0x08000fd3
 8000fb0:	08000fd9 	.word	0x08000fd9
 8000fb4:	08000fdf 	.word	0x08000fdf
 8000fb8:	08000fe5 	.word	0x08000fe5
 8000fbc:	08000feb 	.word	0x08000feb
    case 1: mask = 0x01; break;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	73fb      	strb	r3, [r7, #15]
 8000fc4:	e014      	b.n	8000ff0 <MPU6050_Write_bits+0xa4>
    case 2: mask = 0x03; break;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	73fb      	strb	r3, [r7, #15]
 8000fca:	e011      	b.n	8000ff0 <MPU6050_Write_bits+0xa4>
    case 3: mask = 0x07; break;
 8000fcc:	2307      	movs	r3, #7
 8000fce:	73fb      	strb	r3, [r7, #15]
 8000fd0:	e00e      	b.n	8000ff0 <MPU6050_Write_bits+0xa4>
    case 4: mask = 0x0F; break;
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e00b      	b.n	8000ff0 <MPU6050_Write_bits+0xa4>
    case 5: mask = 0x1F; break;
 8000fd8:	231f      	movs	r3, #31
 8000fda:	73fb      	strb	r3, [r7, #15]
 8000fdc:	e008      	b.n	8000ff0 <MPU6050_Write_bits+0xa4>
    case 6: mask = 0x3F; break;
 8000fde:	233f      	movs	r3, #63	; 0x3f
 8000fe0:	73fb      	strb	r3, [r7, #15]
 8000fe2:	e005      	b.n	8000ff0 <MPU6050_Write_bits+0xa4>
    case 7: mask = 0x7F; break;
 8000fe4:	237f      	movs	r3, #127	; 0x7f
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	e002      	b.n	8000ff0 <MPU6050_Write_bits+0xa4>
    case 8: mask = 0xFF; break;
 8000fea:	23ff      	movs	r3, #255	; 0xff
 8000fec:	73fb      	strb	r3, [r7, #15]
 8000fee:	bf00      	nop
  }
  tmp &= ~(mask << bitStart);
 8000ff0:	7bfa      	ldrb	r2, [r7, #15]
 8000ff2:	79bb      	ldrb	r3, [r7, #6]
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	b25b      	sxtb	r3, r3
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	b25a      	sxtb	r2, r3
 8000ffe:	7bbb      	ldrb	r3, [r7, #14]
 8001000:	b25b      	sxtb	r3, r3
 8001002:	4013      	ands	r3, r2
 8001004:	b25b      	sxtb	r3, r3
 8001006:	b2db      	uxtb	r3, r3
 8001008:	73bb      	strb	r3, [r7, #14]
  tmp |= (data << bitStart);
 800100a:	793a      	ldrb	r2, [r7, #4]
 800100c:	79bb      	ldrb	r3, [r7, #6]
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	b25a      	sxtb	r2, r3
 8001014:	7bbb      	ldrb	r3, [r7, #14]
 8001016:	b25b      	sxtb	r3, r3
 8001018:	4313      	orrs	r3, r2
 800101a:	b25b      	sxtb	r3, r3
 800101c:	b2db      	uxtb	r3, r3
 800101e:	73bb      	strb	r3, [r7, #14]
  HAL_I2C_Mem_Write(&hi2c1, MPU6050, Address, 1, (uint8_t *)&tmp, 1, 10);
 8001020:	4b09      	ldr	r3, [pc, #36]	; (8001048 <MPU6050_Write_bits+0xfc>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b299      	uxth	r1, r3
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	b29a      	uxth	r2, r3
 800102a:	230a      	movs	r3, #10
 800102c:	9302      	str	r3, [sp, #8]
 800102e:	2301      	movs	r3, #1
 8001030:	9301      	str	r3, [sp, #4]
 8001032:	f107 030e 	add.w	r3, r7, #14
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2301      	movs	r3, #1
 800103a:	4804      	ldr	r0, [pc, #16]	; (800104c <MPU6050_Write_bits+0x100>)
 800103c:	f001 fbb0 	bl	80027a0 <HAL_I2C_Mem_Write>
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	2000031c 	.word	0x2000031c
 800104c:	200001fc 	.word	0x200001fc

08001050 <MPU6050_Read>:

uint8_t MPU6050_Read(uint8_t Address){
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af04      	add	r7, sp, #16
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
  uint8_t data;
  HAL_I2C_Mem_Read(&hi2c1, MPU6050, Address, 1, (uint8_t *)&data, 1, 10);
 800105a:	4b0a      	ldr	r3, [pc, #40]	; (8001084 <MPU6050_Read+0x34>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	b299      	uxth	r1, r3
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	b29a      	uxth	r2, r3
 8001064:	230a      	movs	r3, #10
 8001066:	9302      	str	r3, [sp, #8]
 8001068:	2301      	movs	r3, #1
 800106a:	9301      	str	r3, [sp, #4]
 800106c:	f107 030f 	add.w	r3, r7, #15
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2301      	movs	r3, #1
 8001074:	4804      	ldr	r0, [pc, #16]	; (8001088 <MPU6050_Read+0x38>)
 8001076:	f001 fca7 	bl	80029c8 <HAL_I2C_Mem_Read>
  return data;
 800107a:	7bfb      	ldrb	r3, [r7, #15]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	2000031c 	.word	0x2000031c
 8001088:	200001fc 	.word	0x200001fc

0800108c <init_MPU6050>:

void init_MPU6050(void){
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
  while(HAL_I2C_IsDeviceReady(&hi2c1, MPU6050, 10, 1000)!=HAL_OK) {
 8001092:	e005      	b.n	80010a0 <init_MPU6050+0x14>
    MPU6050++;
 8001094:	4b25      	ldr	r3, [pc, #148]	; (800112c <init_MPU6050+0xa0>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	b2da      	uxtb	r2, r3
 800109c:	4b23      	ldr	r3, [pc, #140]	; (800112c <init_MPU6050+0xa0>)
 800109e:	701a      	strb	r2, [r3, #0]
  while(HAL_I2C_IsDeviceReady(&hi2c1, MPU6050, 10, 1000)!=HAL_OK) {
 80010a0:	4b22      	ldr	r3, [pc, #136]	; (800112c <init_MPU6050+0xa0>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	b299      	uxth	r1, r3
 80010a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010aa:	220a      	movs	r2, #10
 80010ac:	4820      	ldr	r0, [pc, #128]	; (8001130 <init_MPU6050+0xa4>)
 80010ae:	f001 fda5 	bl	8002bfc <HAL_I2C_IsDeviceReady>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d1ed      	bne.n	8001094 <init_MPU6050+0x8>
  }
  printf("MPU6050 I2C Address is 0x%02X(7bit value)\r\n", MPU6050>>1);
 80010b8:	4b1c      	ldr	r3, [pc, #112]	; (800112c <init_MPU6050+0xa0>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	085b      	lsrs	r3, r3, #1
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	4619      	mov	r1, r3
 80010c2:	481c      	ldr	r0, [pc, #112]	; (8001134 <init_MPU6050+0xa8>)
 80010c4:	f005 fde0 	bl	8006c88 <iprintf>

  uint8_t temp = MPU6050_Read(MPU6050_RA_WHO_AM_I);
 80010c8:	2075      	movs	r0, #117	; 0x75
 80010ca:	f7ff ffc1 	bl	8001050 <MPU6050_Read>
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
  printf("Who am I = 0x%02X\r\n", temp);
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	4619      	mov	r1, r3
 80010d6:	4818      	ldr	r0, [pc, #96]	; (8001138 <init_MPU6050+0xac>)
 80010d8:	f005 fdd6 	bl	8006c88 <iprintf>
  printf("MPU6050 Initialize..... \r\n");
 80010dc:	4817      	ldr	r0, [pc, #92]	; (800113c <init_MPU6050+0xb0>)
 80010de:	f005 fe59 	bl	8006d94 <puts>
  printf("--------------------------------------------------------\r\n");
 80010e2:	4817      	ldr	r0, [pc, #92]	; (8001140 <init_MPU6050+0xb4>)
 80010e4:	f005 fe56 	bl	8006d94 <puts>

  HAL_Delay(100);
 80010e8:	2064      	movs	r0, #100	; 0x64
 80010ea:	f000 ff85 	bl	8001ff8 <HAL_Delay>
  /* Power Management 1, SLEEP Diasble*/
  MPU6050_Write_bits(MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, MPU6050_PWR1_SLEEP_LENGTH, DISABLE);
 80010ee:	2300      	movs	r3, #0
 80010f0:	2201      	movs	r2, #1
 80010f2:	2106      	movs	r1, #6
 80010f4:	206b      	movs	r0, #107	; 0x6b
 80010f6:	f7ff ff29 	bl	8000f4c <MPU6050_Write_bits>
  HAL_Delay(10);
 80010fa:	200a      	movs	r0, #10
 80010fc:	f000 ff7c 	bl	8001ff8 <HAL_Delay>
  /* Power Management 1, Internal 8MHz oscillator */
  MPU6050_Write_bits(MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, MPU6050_CLOCK_INTERNAL);
 8001100:	2300      	movs	r3, #0
 8001102:	2203      	movs	r2, #3
 8001104:	2100      	movs	r1, #0
 8001106:	206b      	movs	r0, #107	; 0x6b
 8001108:	f7ff ff20 	bl	8000f4c <MPU6050_Write_bits>
  /* Gyroscope Configuration, ± 250 °/s, 131 LSB/°/s */
  MPU6050_Write_bits(MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, MPU6050_GYRO_FS_250);
 800110c:	2300      	movs	r3, #0
 800110e:	2202      	movs	r2, #2
 8001110:	2103      	movs	r1, #3
 8001112:	201b      	movs	r0, #27
 8001114:	f7ff ff1a 	bl	8000f4c <MPU6050_Write_bits>
  /* Accelerometer Configuration, ± 2g, 16384 LSB/g */
  MPU6050_Write_bits(MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, MPU6050_ACCEL_FS_2);
 8001118:	2300      	movs	r3, #0
 800111a:	2202      	movs	r2, #2
 800111c:	2103      	movs	r1, #3
 800111e:	201c      	movs	r0, #28
 8001120:	f7ff ff14 	bl	8000f4c <MPU6050_Write_bits>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	2000031c 	.word	0x2000031c
 8001130:	200001fc 	.word	0x200001fc
 8001134:	0800a0f0 	.word	0x0800a0f0
 8001138:	0800a11c 	.word	0x0800a11c
 800113c:	0800a130 	.word	0x0800a130
 8001140:	0800a14c 	.word	0x0800a14c

08001144 <read_MPU6050_data>:

void read_MPU6050_data(void){
 8001144:	b598      	push	{r3, r4, r7, lr}
 8001146:	af00      	add	r7, sp, #0
  Ac_X0 = (MPU6050_Read(MPU6050_RA_ACCEL_XOUT_H)<<8) | MPU6050_Read(MPU6050_RA_ACCEL_XOUT_L);
 8001148:	203b      	movs	r0, #59	; 0x3b
 800114a:	f7ff ff81 	bl	8001050 <MPU6050_Read>
 800114e:	4603      	mov	r3, r0
 8001150:	021b      	lsls	r3, r3, #8
 8001152:	b21c      	sxth	r4, r3
 8001154:	203c      	movs	r0, #60	; 0x3c
 8001156:	f7ff ff7b 	bl	8001050 <MPU6050_Read>
 800115a:	4603      	mov	r3, r0
 800115c:	b21b      	sxth	r3, r3
 800115e:	4323      	orrs	r3, r4
 8001160:	b21a      	sxth	r2, r3
 8001162:	4b27      	ldr	r3, [pc, #156]	; (8001200 <read_MPU6050_data+0xbc>)
 8001164:	801a      	strh	r2, [r3, #0]
  Ac_Y0 = (MPU6050_Read(MPU6050_RA_ACCEL_YOUT_H)<<8) | MPU6050_Read(MPU6050_RA_ACCEL_YOUT_L);
 8001166:	203d      	movs	r0, #61	; 0x3d
 8001168:	f7ff ff72 	bl	8001050 <MPU6050_Read>
 800116c:	4603      	mov	r3, r0
 800116e:	021b      	lsls	r3, r3, #8
 8001170:	b21c      	sxth	r4, r3
 8001172:	203e      	movs	r0, #62	; 0x3e
 8001174:	f7ff ff6c 	bl	8001050 <MPU6050_Read>
 8001178:	4603      	mov	r3, r0
 800117a:	b21b      	sxth	r3, r3
 800117c:	4323      	orrs	r3, r4
 800117e:	b21a      	sxth	r2, r3
 8001180:	4b20      	ldr	r3, [pc, #128]	; (8001204 <read_MPU6050_data+0xc0>)
 8001182:	801a      	strh	r2, [r3, #0]
  Ac_Z0 = (MPU6050_Read(MPU6050_RA_ACCEL_ZOUT_H)<<8) | MPU6050_Read(MPU6050_RA_ACCEL_ZOUT_L);
 8001184:	203f      	movs	r0, #63	; 0x3f
 8001186:	f7ff ff63 	bl	8001050 <MPU6050_Read>
 800118a:	4603      	mov	r3, r0
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21c      	sxth	r4, r3
 8001190:	2040      	movs	r0, #64	; 0x40
 8001192:	f7ff ff5d 	bl	8001050 <MPU6050_Read>
 8001196:	4603      	mov	r3, r0
 8001198:	b21b      	sxth	r3, r3
 800119a:	4323      	orrs	r3, r4
 800119c:	b21a      	sxth	r2, r3
 800119e:	4b1a      	ldr	r3, [pc, #104]	; (8001208 <read_MPU6050_data+0xc4>)
 80011a0:	801a      	strh	r2, [r3, #0]
  Gy_X0 = (MPU6050_Read(MPU6050_RA_GYRO_XOUT_H)<<8) | MPU6050_Read(MPU6050_RA_GYRO_XOUT_L);
 80011a2:	2043      	movs	r0, #67	; 0x43
 80011a4:	f7ff ff54 	bl	8001050 <MPU6050_Read>
 80011a8:	4603      	mov	r3, r0
 80011aa:	021b      	lsls	r3, r3, #8
 80011ac:	b21c      	sxth	r4, r3
 80011ae:	2044      	movs	r0, #68	; 0x44
 80011b0:	f7ff ff4e 	bl	8001050 <MPU6050_Read>
 80011b4:	4603      	mov	r3, r0
 80011b6:	b21b      	sxth	r3, r3
 80011b8:	4323      	orrs	r3, r4
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	4b13      	ldr	r3, [pc, #76]	; (800120c <read_MPU6050_data+0xc8>)
 80011be:	801a      	strh	r2, [r3, #0]
  Gy_Y0 = (MPU6050_Read(MPU6050_RA_GYRO_YOUT_H)<<8) | MPU6050_Read(MPU6050_RA_GYRO_YOUT_L);
 80011c0:	2045      	movs	r0, #69	; 0x45
 80011c2:	f7ff ff45 	bl	8001050 <MPU6050_Read>
 80011c6:	4603      	mov	r3, r0
 80011c8:	021b      	lsls	r3, r3, #8
 80011ca:	b21c      	sxth	r4, r3
 80011cc:	2046      	movs	r0, #70	; 0x46
 80011ce:	f7ff ff3f 	bl	8001050 <MPU6050_Read>
 80011d2:	4603      	mov	r3, r0
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	4323      	orrs	r3, r4
 80011d8:	b21a      	sxth	r2, r3
 80011da:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <read_MPU6050_data+0xcc>)
 80011dc:	801a      	strh	r2, [r3, #0]
  Gy_Z0 = (MPU6050_Read(MPU6050_RA_GYRO_ZOUT_H)<<8) | MPU6050_Read(MPU6050_RA_GYRO_ZOUT_L);
 80011de:	2047      	movs	r0, #71	; 0x47
 80011e0:	f7ff ff36 	bl	8001050 <MPU6050_Read>
 80011e4:	4603      	mov	r3, r0
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	b21c      	sxth	r4, r3
 80011ea:	2048      	movs	r0, #72	; 0x48
 80011ec:	f7ff ff30 	bl	8001050 <MPU6050_Read>
 80011f0:	4603      	mov	r3, r0
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	4323      	orrs	r3, r4
 80011f6:	b21a      	sxth	r2, r3
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <read_MPU6050_data+0xd0>)
 80011fa:	801a      	strh	r2, [r3, #0]
}
 80011fc:	bf00      	nop
 80011fe:	bd98      	pop	{r3, r4, r7, pc}
 8001200:	200002d4 	.word	0x200002d4
 8001204:	200002d6 	.word	0x200002d6
 8001208:	200002d8 	.word	0x200002d8
 800120c:	200002da 	.word	0x200002da
 8001210:	200002dc 	.word	0x200002dc
 8001214:	200002de 	.word	0x200002de

08001218 <_write>:

int _write(int32_t file, uint8_t *ptr, int32_t len){
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, ptr, len, 10);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	b29a      	uxth	r2, r3
 8001228:	230a      	movs	r3, #10
 800122a:	68b9      	ldr	r1, [r7, #8]
 800122c:	4803      	ldr	r0, [pc, #12]	; (800123c <_write+0x24>)
 800122e:	f004 f871 	bl	8005314 <HAL_UART_Transmit>
  return len;
 8001232:	687b      	ldr	r3, [r7, #4]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000250 	.word	0x20000250

08001240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001240:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001244:	b084      	sub	sp, #16
 8001246:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001248:	f000 fe61 	bl	8001f0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124c:	f000 fb22 	bl	8001894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001250:	f000 fbe2 	bl	8001a18 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001254:	f000 fbb0 	bl	80019b8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001258:	f000 fb6e 	bl	8001938 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  init_MPU6050();
 800125c:	f7ff ff16 	bl	800108c <init_MPU6050>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	 static uint16_t cnt=1;
	     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8001260:	2201      	movs	r2, #1
 8001262:	2108      	movs	r1, #8
 8001264:	48d8      	ldr	r0, [pc, #864]	; (80015c8 <main+0x388>)
 8001266:	f001 f9f3 	bl	8002650 <HAL_GPIO_WritePin>
	     read_MPU6050_data();
 800126a:	f7ff ff6b 	bl	8001144 <read_MPU6050_data>
	     Ac_X1 = (float)Ac_X0 / 16384.0;
 800126e:	4bd7      	ldr	r3, [pc, #860]	; (80015cc <main+0x38c>)
 8001270:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001274:	ee07 3a90 	vmov	s15, r3
 8001278:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800127c:	eddf 6ad4 	vldr	s13, [pc, #848]	; 80015d0 <main+0x390>
 8001280:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001284:	4bd3      	ldr	r3, [pc, #844]	; (80015d4 <main+0x394>)
 8001286:	edc3 7a00 	vstr	s15, [r3]
	     Ac_Y1 = (float)Ac_Y0 / 16384.0;
 800128a:	4bd3      	ldr	r3, [pc, #844]	; (80015d8 <main+0x398>)
 800128c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001290:	ee07 3a90 	vmov	s15, r3
 8001294:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001298:	eddf 6acd 	vldr	s13, [pc, #820]	; 80015d0 <main+0x390>
 800129c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012a0:	4bce      	ldr	r3, [pc, #824]	; (80015dc <main+0x39c>)
 80012a2:	edc3 7a00 	vstr	s15, [r3]
	     Ac_Z1 = (float)Ac_Z0 / 16384.0;
 80012a6:	4bce      	ldr	r3, [pc, #824]	; (80015e0 <main+0x3a0>)
 80012a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012b4:	eddf 6ac6 	vldr	s13, [pc, #792]	; 80015d0 <main+0x390>
 80012b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012bc:	4bc9      	ldr	r3, [pc, #804]	; (80015e4 <main+0x3a4>)
 80012be:	edc3 7a00 	vstr	s15, [r3]
	     Gy_X1 = (float)Gy_X0 / 131.0;
 80012c2:	4bc9      	ldr	r3, [pc, #804]	; (80015e8 <main+0x3a8>)
 80012c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012c8:	ee07 3a90 	vmov	s15, r3
 80012cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d0:	eddf 6ac6 	vldr	s13, [pc, #792]	; 80015ec <main+0x3ac>
 80012d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012d8:	4bc5      	ldr	r3, [pc, #788]	; (80015f0 <main+0x3b0>)
 80012da:	edc3 7a00 	vstr	s15, [r3]
	     Gy_Y1 = (float)Gy_Y0 / 131.0;
 80012de:	4bc5      	ldr	r3, [pc, #788]	; (80015f4 <main+0x3b4>)
 80012e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e4:	ee07 3a90 	vmov	s15, r3
 80012e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ec:	eddf 6abf 	vldr	s13, [pc, #764]	; 80015ec <main+0x3ac>
 80012f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012f4:	4bc0      	ldr	r3, [pc, #768]	; (80015f8 <main+0x3b8>)
 80012f6:	edc3 7a00 	vstr	s15, [r3]
	     Gy_Z1 = (float)Gy_Z0 / 131.0;
 80012fa:	4bc0      	ldr	r3, [pc, #768]	; (80015fc <main+0x3bc>)
 80012fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001300:	ee07 3a90 	vmov	s15, r3
 8001304:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001308:	eddf 6ab8 	vldr	s13, [pc, #736]	; 80015ec <main+0x3ac>
 800130c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001310:	4bbb      	ldr	r3, [pc, #748]	; (8001600 <main+0x3c0>)
 8001312:	edc3 7a00 	vstr	s15, [r3]

	     Ac_X2 = Ac_X2 * ((float)cnt-1) / (float)cnt + Ac_X1 / (float)cnt;
 8001316:	4bbb      	ldr	r3, [pc, #748]	; (8001604 <main+0x3c4>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	ee07 3a90 	vmov	s15, r3
 800131e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001322:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001326:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800132a:	4bb7      	ldr	r3, [pc, #732]	; (8001608 <main+0x3c8>)
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001334:	4bb3      	ldr	r3, [pc, #716]	; (8001604 <main+0x3c4>)
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	ee07 3a90 	vmov	s15, r3
 800133c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001340:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001344:	4ba3      	ldr	r3, [pc, #652]	; (80015d4 <main+0x394>)
 8001346:	ed93 6a00 	vldr	s12, [r3]
 800134a:	4bae      	ldr	r3, [pc, #696]	; (8001604 <main+0x3c4>)
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001356:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800135a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135e:	4baa      	ldr	r3, [pc, #680]	; (8001608 <main+0x3c8>)
 8001360:	edc3 7a00 	vstr	s15, [r3]
	     Ac_Y2 = Ac_Y2 * ((float)cnt-1) / (float)cnt + Ac_Y1 / (float)cnt;
 8001364:	4ba7      	ldr	r3, [pc, #668]	; (8001604 <main+0x3c4>)
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	ee07 3a90 	vmov	s15, r3
 800136c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001370:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001374:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001378:	4ba4      	ldr	r3, [pc, #656]	; (800160c <main+0x3cc>)
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001382:	4ba0      	ldr	r3, [pc, #640]	; (8001604 <main+0x3c4>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	ee07 3a90 	vmov	s15, r3
 800138a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800138e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001392:	4b92      	ldr	r3, [pc, #584]	; (80015dc <main+0x39c>)
 8001394:	ed93 6a00 	vldr	s12, [r3]
 8001398:	4b9a      	ldr	r3, [pc, #616]	; (8001604 <main+0x3c4>)
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013a4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80013a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ac:	4b97      	ldr	r3, [pc, #604]	; (800160c <main+0x3cc>)
 80013ae:	edc3 7a00 	vstr	s15, [r3]
	     Ac_Z2 = Ac_Z2 * ((float)cnt-1) / (float)cnt + Ac_Z1 / (float)cnt;
 80013b2:	4b94      	ldr	r3, [pc, #592]	; (8001604 <main+0x3c4>)
 80013b4:	881b      	ldrh	r3, [r3, #0]
 80013b6:	ee07 3a90 	vmov	s15, r3
 80013ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013c2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013c6:	4b92      	ldr	r3, [pc, #584]	; (8001610 <main+0x3d0>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	ee67 6a27 	vmul.f32	s13, s14, s15
 80013d0:	4b8c      	ldr	r3, [pc, #560]	; (8001604 <main+0x3c4>)
 80013d2:	881b      	ldrh	r3, [r3, #0]
 80013d4:	ee07 3a90 	vmov	s15, r3
 80013d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013e0:	4b80      	ldr	r3, [pc, #512]	; (80015e4 <main+0x3a4>)
 80013e2:	ed93 6a00 	vldr	s12, [r3]
 80013e6:	4b87      	ldr	r3, [pc, #540]	; (8001604 <main+0x3c4>)
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013f2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80013f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fa:	4b85      	ldr	r3, [pc, #532]	; (8001610 <main+0x3d0>)
 80013fc:	edc3 7a00 	vstr	s15, [r3]

	     Deg_X = atan(Ac_Y1 / sqrt(pow(Ac_X1, 2) + pow(Ac_Z1, 2))) * 180.0 / M_PI;
 8001400:	4b76      	ldr	r3, [pc, #472]	; (80015dc <main+0x39c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff f89f 	bl	8000548 <__aeabi_f2d>
 800140a:	4604      	mov	r4, r0
 800140c:	460d      	mov	r5, r1
 800140e:	4b71      	ldr	r3, [pc, #452]	; (80015d4 <main+0x394>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff f898 	bl	8000548 <__aeabi_f2d>
 8001418:	4602      	mov	r2, r0
 800141a:	460b      	mov	r3, r1
 800141c:	ed9f 1b66 	vldr	d1, [pc, #408]	; 80015b8 <main+0x378>
 8001420:	ec43 2b10 	vmov	d0, r2, r3
 8001424:	f007 ff16 	bl	8009254 <pow>
 8001428:	ec59 8b10 	vmov	r8, r9, d0
 800142c:	4b6d      	ldr	r3, [pc, #436]	; (80015e4 <main+0x3a4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f889 	bl	8000548 <__aeabi_f2d>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	ed9f 1b5f 	vldr	d1, [pc, #380]	; 80015b8 <main+0x378>
 800143e:	ec43 2b10 	vmov	d0, r2, r3
 8001442:	f007 ff07 	bl	8009254 <pow>
 8001446:	ec53 2b10 	vmov	r2, r3, d0
 800144a:	4640      	mov	r0, r8
 800144c:	4649      	mov	r1, r9
 800144e:	f7fe ff1d 	bl	800028c <__adddf3>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	ec43 2b17 	vmov	d7, r2, r3
 800145a:	eeb0 0a47 	vmov.f32	s0, s14
 800145e:	eef0 0a67 	vmov.f32	s1, s15
 8001462:	f007 ff67 	bl	8009334 <sqrt>
 8001466:	ec53 2b10 	vmov	r2, r3, d0
 800146a:	4620      	mov	r0, r4
 800146c:	4629      	mov	r1, r5
 800146e:	f7ff f9ed 	bl	800084c <__aeabi_ddiv>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	ec43 2b17 	vmov	d7, r2, r3
 800147a:	eeb0 0a47 	vmov.f32	s0, s14
 800147e:	eef0 0a67 	vmov.f32	s1, s15
 8001482:	f007 fd3d 	bl	8008f00 <atan>
 8001486:	ec51 0b10 	vmov	r0, r1, d0
 800148a:	f04f 0200 	mov.w	r2, #0
 800148e:	4b61      	ldr	r3, [pc, #388]	; (8001614 <main+0x3d4>)
 8001490:	f7ff f8b2 	bl	80005f8 <__aeabi_dmul>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	4610      	mov	r0, r2
 800149a:	4619      	mov	r1, r3
 800149c:	a348      	add	r3, pc, #288	; (adr r3, 80015c0 <main+0x380>)
 800149e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a2:	f7ff f9d3 	bl	800084c <__aeabi_ddiv>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	f7ff fb7b 	bl	8000ba8 <__aeabi_d2f>
 80014b2:	4603      	mov	r3, r0
 80014b4:	4a58      	ldr	r2, [pc, #352]	; (8001618 <main+0x3d8>)
 80014b6:	6013      	str	r3, [r2, #0]
	     Deg_Y = atan(Ac_X1 / sqrt(pow(Ac_Y1, 2) + pow(Ac_Z1, 2))) * 180.0 / M_PI;
 80014b8:	4b46      	ldr	r3, [pc, #280]	; (80015d4 <main+0x394>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff f843 	bl	8000548 <__aeabi_f2d>
 80014c2:	4604      	mov	r4, r0
 80014c4:	460d      	mov	r5, r1
 80014c6:	4b45      	ldr	r3, [pc, #276]	; (80015dc <main+0x39c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff f83c 	bl	8000548 <__aeabi_f2d>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	ed9f 1b38 	vldr	d1, [pc, #224]	; 80015b8 <main+0x378>
 80014d8:	ec43 2b10 	vmov	d0, r2, r3
 80014dc:	f007 feba 	bl	8009254 <pow>
 80014e0:	ec59 8b10 	vmov	r8, r9, d0
 80014e4:	4b3f      	ldr	r3, [pc, #252]	; (80015e4 <main+0x3a4>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff f82d 	bl	8000548 <__aeabi_f2d>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	ed9f 1b31 	vldr	d1, [pc, #196]	; 80015b8 <main+0x378>
 80014f6:	ec43 2b10 	vmov	d0, r2, r3
 80014fa:	f007 feab 	bl	8009254 <pow>
 80014fe:	ec53 2b10 	vmov	r2, r3, d0
 8001502:	4640      	mov	r0, r8
 8001504:	4649      	mov	r1, r9
 8001506:	f7fe fec1 	bl	800028c <__adddf3>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	ec43 2b17 	vmov	d7, r2, r3
 8001512:	eeb0 0a47 	vmov.f32	s0, s14
 8001516:	eef0 0a67 	vmov.f32	s1, s15
 800151a:	f007 ff0b 	bl	8009334 <sqrt>
 800151e:	ec53 2b10 	vmov	r2, r3, d0
 8001522:	4620      	mov	r0, r4
 8001524:	4629      	mov	r1, r5
 8001526:	f7ff f991 	bl	800084c <__aeabi_ddiv>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	ec43 2b17 	vmov	d7, r2, r3
 8001532:	eeb0 0a47 	vmov.f32	s0, s14
 8001536:	eef0 0a67 	vmov.f32	s1, s15
 800153a:	f007 fce1 	bl	8008f00 <atan>
 800153e:	ec51 0b10 	vmov	r0, r1, d0
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	4b33      	ldr	r3, [pc, #204]	; (8001614 <main+0x3d4>)
 8001548:	f7ff f856 	bl	80005f8 <__aeabi_dmul>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4610      	mov	r0, r2
 8001552:	4619      	mov	r1, r3
 8001554:	a31a      	add	r3, pc, #104	; (adr r3, 80015c0 <main+0x380>)
 8001556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155a:	f7ff f977 	bl	800084c <__aeabi_ddiv>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f7ff fb1f 	bl	8000ba8 <__aeabi_d2f>
 800156a:	4603      	mov	r3, r0
 800156c:	4a2b      	ldr	r2, [pc, #172]	; (800161c <main+0x3dc>)
 800156e:	6013      	str	r3, [r2, #0]
	     Deg_Z = atan(sqrt(pow(Ac_X1, 2) + pow(Ac_Y1, 2)) / Ac_Z1) * 180.0 / M_PI;
 8001570:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <main+0x394>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	f7fe ffe7 	bl	8000548 <__aeabi_f2d>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 80015b8 <main+0x378>
 8001582:	ec43 2b10 	vmov	d0, r2, r3
 8001586:	f007 fe65 	bl	8009254 <pow>
 800158a:	ec55 4b10 	vmov	r4, r5, d0
 800158e:	4b13      	ldr	r3, [pc, #76]	; (80015dc <main+0x39c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ffd8 	bl	8000548 <__aeabi_f2d>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80015b8 <main+0x378>
 80015a0:	ec43 2b10 	vmov	d0, r2, r3
 80015a4:	f007 fe56 	bl	8009254 <pow>
 80015a8:	ec53 2b10 	vmov	r2, r3, d0
 80015ac:	4620      	mov	r0, r4
 80015ae:	4629      	mov	r1, r5
 80015b0:	f7fe fe6c 	bl	800028c <__adddf3>
 80015b4:	e034      	b.n	8001620 <main+0x3e0>
 80015b6:	bf00      	nop
 80015b8:	00000000 	.word	0x00000000
 80015bc:	40000000 	.word	0x40000000
 80015c0:	54442d18 	.word	0x54442d18
 80015c4:	400921fb 	.word	0x400921fb
 80015c8:	48000400 	.word	0x48000400
 80015cc:	200002d4 	.word	0x200002d4
 80015d0:	46800000 	.word	0x46800000
 80015d4:	200002e0 	.word	0x200002e0
 80015d8:	200002d6 	.word	0x200002d6
 80015dc:	200002e4 	.word	0x200002e4
 80015e0:	200002d8 	.word	0x200002d8
 80015e4:	200002e8 	.word	0x200002e8
 80015e8:	200002da 	.word	0x200002da
 80015ec:	43030000 	.word	0x43030000
 80015f0:	200002ec 	.word	0x200002ec
 80015f4:	200002dc 	.word	0x200002dc
 80015f8:	200002f0 	.word	0x200002f0
 80015fc:	200002de 	.word	0x200002de
 8001600:	200002f4 	.word	0x200002f4
 8001604:	20000000 	.word	0x20000000
 8001608:	200002f8 	.word	0x200002f8
 800160c:	200002fc 	.word	0x200002fc
 8001610:	20000300 	.word	0x20000300
 8001614:	40668000 	.word	0x40668000
 8001618:	20000304 	.word	0x20000304
 800161c:	20000308 	.word	0x20000308
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	ec43 2b17 	vmov	d7, r2, r3
 8001628:	eeb0 0a47 	vmov.f32	s0, s14
 800162c:	eef0 0a67 	vmov.f32	s1, s15
 8001630:	f007 fe80 	bl	8009334 <sqrt>
 8001634:	ec55 4b10 	vmov	r4, r5, d0
 8001638:	4b89      	ldr	r3, [pc, #548]	; (8001860 <main+0x620>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4618      	mov	r0, r3
 800163e:	f7fe ff83 	bl	8000548 <__aeabi_f2d>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4620      	mov	r0, r4
 8001648:	4629      	mov	r1, r5
 800164a:	f7ff f8ff 	bl	800084c <__aeabi_ddiv>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	ec43 2b17 	vmov	d7, r2, r3
 8001656:	eeb0 0a47 	vmov.f32	s0, s14
 800165a:	eef0 0a67 	vmov.f32	s1, s15
 800165e:	f007 fc4f 	bl	8008f00 <atan>
 8001662:	ec51 0b10 	vmov	r0, r1, d0
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	4b7e      	ldr	r3, [pc, #504]	; (8001864 <main+0x624>)
 800166c:	f7fe ffc4 	bl	80005f8 <__aeabi_dmul>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	a371      	add	r3, pc, #452	; (adr r3, 8001840 <main+0x600>)
 800167a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167e:	f7ff f8e5 	bl	800084c <__aeabi_ddiv>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	f7ff fa8d 	bl	8000ba8 <__aeabi_d2f>
 800168e:	4603      	mov	r3, r0
 8001690:	4a75      	ldr	r2, [pc, #468]	; (8001868 <main+0x628>)
 8001692:	6013      	str	r3, [r2, #0]

	     /* Complementary filter */
	     Deg_XC = 0.98 * (Deg_XC + Gy_X1 * 0.005) + 0.02 * Deg_X;
 8001694:	4b75      	ldr	r3, [pc, #468]	; (800186c <main+0x62c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4618      	mov	r0, r3
 800169a:	f7fe ff55 	bl	8000548 <__aeabi_f2d>
 800169e:	4604      	mov	r4, r0
 80016a0:	460d      	mov	r5, r1
 80016a2:	4b73      	ldr	r3, [pc, #460]	; (8001870 <main+0x630>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff4e 	bl	8000548 <__aeabi_f2d>
 80016ac:	a366      	add	r3, pc, #408	; (adr r3, 8001848 <main+0x608>)
 80016ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b2:	f7fe ffa1 	bl	80005f8 <__aeabi_dmul>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4620      	mov	r0, r4
 80016bc:	4629      	mov	r1, r5
 80016be:	f7fe fde5 	bl	800028c <__adddf3>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4610      	mov	r0, r2
 80016c8:	4619      	mov	r1, r3
 80016ca:	a361      	add	r3, pc, #388	; (adr r3, 8001850 <main+0x610>)
 80016cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d0:	f7fe ff92 	bl	80005f8 <__aeabi_dmul>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4614      	mov	r4, r2
 80016da:	461d      	mov	r5, r3
 80016dc:	4b65      	ldr	r3, [pc, #404]	; (8001874 <main+0x634>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7fe ff31 	bl	8000548 <__aeabi_f2d>
 80016e6:	a35c      	add	r3, pc, #368	; (adr r3, 8001858 <main+0x618>)
 80016e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ec:	f7fe ff84 	bl	80005f8 <__aeabi_dmul>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4620      	mov	r0, r4
 80016f6:	4629      	mov	r1, r5
 80016f8:	f7fe fdc8 	bl	800028c <__adddf3>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4610      	mov	r0, r2
 8001702:	4619      	mov	r1, r3
 8001704:	f7ff fa50 	bl	8000ba8 <__aeabi_d2f>
 8001708:	4603      	mov	r3, r0
 800170a:	4a58      	ldr	r2, [pc, #352]	; (800186c <main+0x62c>)
 800170c:	6013      	str	r3, [r2, #0]
	     Deg_YC = 0.98 * (Deg_YC + Gy_Y1 * 0.005) + 0.02 * Deg_Y;
 800170e:	4b5a      	ldr	r3, [pc, #360]	; (8001878 <main+0x638>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff18 	bl	8000548 <__aeabi_f2d>
 8001718:	4604      	mov	r4, r0
 800171a:	460d      	mov	r5, r1
 800171c:	4b57      	ldr	r3, [pc, #348]	; (800187c <main+0x63c>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4618      	mov	r0, r3
 8001722:	f7fe ff11 	bl	8000548 <__aeabi_f2d>
 8001726:	a348      	add	r3, pc, #288	; (adr r3, 8001848 <main+0x608>)
 8001728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172c:	f7fe ff64 	bl	80005f8 <__aeabi_dmul>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	4620      	mov	r0, r4
 8001736:	4629      	mov	r1, r5
 8001738:	f7fe fda8 	bl	800028c <__adddf3>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	a342      	add	r3, pc, #264	; (adr r3, 8001850 <main+0x610>)
 8001746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174a:	f7fe ff55 	bl	80005f8 <__aeabi_dmul>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4614      	mov	r4, r2
 8001754:	461d      	mov	r5, r3
 8001756:	4b4a      	ldr	r3, [pc, #296]	; (8001880 <main+0x640>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f7fe fef4 	bl	8000548 <__aeabi_f2d>
 8001760:	a33d      	add	r3, pc, #244	; (adr r3, 8001858 <main+0x618>)
 8001762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001766:	f7fe ff47 	bl	80005f8 <__aeabi_dmul>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4620      	mov	r0, r4
 8001770:	4629      	mov	r1, r5
 8001772:	f7fe fd8b 	bl	800028c <__adddf3>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4610      	mov	r0, r2
 800177c:	4619      	mov	r1, r3
 800177e:	f7ff fa13 	bl	8000ba8 <__aeabi_d2f>
 8001782:	4603      	mov	r3, r0
 8001784:	4a3c      	ldr	r2, [pc, #240]	; (8001878 <main+0x638>)
 8001786:	6013      	str	r3, [r2, #0]
	     Deg_ZC = 0.98 * Deg_ZC + 0.02 * Deg_Z;
 8001788:	4b3e      	ldr	r3, [pc, #248]	; (8001884 <main+0x644>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fedb 	bl	8000548 <__aeabi_f2d>
 8001792:	a32f      	add	r3, pc, #188	; (adr r3, 8001850 <main+0x610>)
 8001794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001798:	f7fe ff2e 	bl	80005f8 <__aeabi_dmul>
 800179c:	4602      	mov	r2, r0
 800179e:	460b      	mov	r3, r1
 80017a0:	4614      	mov	r4, r2
 80017a2:	461d      	mov	r5, r3
 80017a4:	4b30      	ldr	r3, [pc, #192]	; (8001868 <main+0x628>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fecd 	bl	8000548 <__aeabi_f2d>
 80017ae:	a32a      	add	r3, pc, #168	; (adr r3, 8001858 <main+0x618>)
 80017b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b4:	f7fe ff20 	bl	80005f8 <__aeabi_dmul>
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	4620      	mov	r0, r4
 80017be:	4629      	mov	r1, r5
 80017c0:	f7fe fd64 	bl	800028c <__adddf3>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	f7ff f9ec 	bl	8000ba8 <__aeabi_d2f>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4a2c      	ldr	r2, [pc, #176]	; (8001884 <main+0x644>)
 80017d4:	6013      	str	r3, [r2, #0]

	     printf("%5.2f, %5.2f, %5.2f\r\n", Deg_XC, Deg_YC, Deg_ZC);
 80017d6:	4b25      	ldr	r3, [pc, #148]	; (800186c <main+0x62c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7fe feb4 	bl	8000548 <__aeabi_f2d>
 80017e0:	4680      	mov	r8, r0
 80017e2:	4689      	mov	r9, r1
 80017e4:	4b24      	ldr	r3, [pc, #144]	; (8001878 <main+0x638>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fead 	bl	8000548 <__aeabi_f2d>
 80017ee:	4604      	mov	r4, r0
 80017f0:	460d      	mov	r5, r1
 80017f2:	4b24      	ldr	r3, [pc, #144]	; (8001884 <main+0x644>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7fe fea6 	bl	8000548 <__aeabi_f2d>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001804:	e9cd 4500 	strd	r4, r5, [sp]
 8001808:	4642      	mov	r2, r8
 800180a:	464b      	mov	r3, r9
 800180c:	481e      	ldr	r0, [pc, #120]	; (8001888 <main+0x648>)
 800180e:	f005 fa3b 	bl	8006c88 <iprintf>

	     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001812:	2200      	movs	r2, #0
 8001814:	2108      	movs	r1, #8
 8001816:	481d      	ldr	r0, [pc, #116]	; (800188c <main+0x64c>)
 8001818:	f000 ff1a 	bl	8002650 <HAL_GPIO_WritePin>
	     HAL_Delay(5);
 800181c:	2005      	movs	r0, #5
 800181e:	f000 fbeb 	bl	8001ff8 <HAL_Delay>
	     if(++cnt>20) cnt=20;
 8001822:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <main+0x650>)
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	3301      	adds	r3, #1
 8001828:	b29a      	uxth	r2, r3
 800182a:	4b19      	ldr	r3, [pc, #100]	; (8001890 <main+0x650>)
 800182c:	801a      	strh	r2, [r3, #0]
 800182e:	4b18      	ldr	r3, [pc, #96]	; (8001890 <main+0x650>)
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	2b14      	cmp	r3, #20
 8001834:	f67f ad14 	bls.w	8001260 <main+0x20>
 8001838:	4b15      	ldr	r3, [pc, #84]	; (8001890 <main+0x650>)
 800183a:	2214      	movs	r2, #20
 800183c:	801a      	strh	r2, [r3, #0]
  {
 800183e:	e50f      	b.n	8001260 <main+0x20>
 8001840:	54442d18 	.word	0x54442d18
 8001844:	400921fb 	.word	0x400921fb
 8001848:	47ae147b 	.word	0x47ae147b
 800184c:	3f747ae1 	.word	0x3f747ae1
 8001850:	f5c28f5c 	.word	0xf5c28f5c
 8001854:	3fef5c28 	.word	0x3fef5c28
 8001858:	47ae147b 	.word	0x47ae147b
 800185c:	3f947ae1 	.word	0x3f947ae1
 8001860:	200002e8 	.word	0x200002e8
 8001864:	40668000 	.word	0x40668000
 8001868:	2000030c 	.word	0x2000030c
 800186c:	20000310 	.word	0x20000310
 8001870:	200002ec 	.word	0x200002ec
 8001874:	20000304 	.word	0x20000304
 8001878:	20000314 	.word	0x20000314
 800187c:	200002f0 	.word	0x200002f0
 8001880:	20000308 	.word	0x20000308
 8001884:	20000318 	.word	0x20000318
 8001888:	0800a188 	.word	0x0800a188
 800188c:	48000400 	.word	0x48000400
 8001890:	20000000 	.word	0x20000000

08001894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b096      	sub	sp, #88	; 0x58
 8001898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	2244      	movs	r2, #68	; 0x44
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f004 fd7e 	bl	80063a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a8:	463b      	mov	r3, r7
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 80018b2:	60da      	str	r2, [r3, #12]
 80018b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018ba:	f002 fb67 	bl	8003f8c <HAL_PWREx_ControlVoltageScaling>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80018c4:	f000 f8f2 	bl	8001aac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80018c8:	2310      	movs	r3, #16
 80018ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018cc:	2301      	movs	r3, #1
 80018ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80018d0:	2300      	movs	r3, #0
 80018d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80018d4:	2360      	movs	r3, #96	; 0x60
 80018d6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018d8:	2302      	movs	r3, #2
 80018da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80018dc:	2301      	movs	r3, #1
 80018de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80018e0:	2301      	movs	r3, #1
 80018e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80018e4:	2310      	movs	r3, #16
 80018e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80018e8:	2307      	movs	r3, #7
 80018ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018ec:	2302      	movs	r3, #2
 80018ee:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018f0:	2302      	movs	r3, #2
 80018f2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	4618      	mov	r0, r3
 80018fa:	f002 fb9d 	bl	8004038 <HAL_RCC_OscConfig>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001904:	f000 f8d2 	bl	8001aac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001908:	230f      	movs	r3, #15
 800190a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800190c:	2303      	movs	r3, #3
 800190e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001910:	2300      	movs	r3, #0
 8001912:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001914:	2300      	movs	r3, #0
 8001916:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001918:	2300      	movs	r3, #0
 800191a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800191c:	463b      	mov	r3, r7
 800191e:	2101      	movs	r1, #1
 8001920:	4618      	mov	r0, r3
 8001922:	f002 ff9d 	bl	8004860 <HAL_RCC_ClockConfig>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800192c:	f000 f8be 	bl	8001aac <Error_Handler>
  }
}
 8001930:	bf00      	nop
 8001932:	3758      	adds	r7, #88	; 0x58
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800193c:	4b1b      	ldr	r3, [pc, #108]	; (80019ac <MX_I2C1_Init+0x74>)
 800193e:	4a1c      	ldr	r2, [pc, #112]	; (80019b0 <MX_I2C1_Init+0x78>)
 8001940:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001942:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <MX_I2C1_Init+0x74>)
 8001944:	4a1b      	ldr	r2, [pc, #108]	; (80019b4 <MX_I2C1_Init+0x7c>)
 8001946:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001948:	4b18      	ldr	r3, [pc, #96]	; (80019ac <MX_I2C1_Init+0x74>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <MX_I2C1_Init+0x74>)
 8001950:	2201      	movs	r2, #1
 8001952:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <MX_I2C1_Init+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800195a:	4b14      	ldr	r3, [pc, #80]	; (80019ac <MX_I2C1_Init+0x74>)
 800195c:	2200      	movs	r2, #0
 800195e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001960:	4b12      	ldr	r3, [pc, #72]	; (80019ac <MX_I2C1_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001966:	4b11      	ldr	r3, [pc, #68]	; (80019ac <MX_I2C1_Init+0x74>)
 8001968:	2200      	movs	r2, #0
 800196a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <MX_I2C1_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001972:	480e      	ldr	r0, [pc, #56]	; (80019ac <MX_I2C1_Init+0x74>)
 8001974:	f000 fe84 	bl	8002680 <HAL_I2C_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800197e:	f000 f895 	bl	8001aac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001982:	2100      	movs	r1, #0
 8001984:	4809      	ldr	r0, [pc, #36]	; (80019ac <MX_I2C1_Init+0x74>)
 8001986:	f002 fa5b 	bl	8003e40 <HAL_I2CEx_ConfigAnalogFilter>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001990:	f000 f88c 	bl	8001aac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001994:	2100      	movs	r1, #0
 8001996:	4805      	ldr	r0, [pc, #20]	; (80019ac <MX_I2C1_Init+0x74>)
 8001998:	f002 fa9d 	bl	8003ed6 <HAL_I2CEx_ConfigDigitalFilter>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019a2:	f000 f883 	bl	8001aac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200001fc 	.word	0x200001fc
 80019b0:	40005400 	.word	0x40005400
 80019b4:	00707cbb 	.word	0x00707cbb

080019b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019bc:	4b14      	ldr	r3, [pc, #80]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019be:	4a15      	ldr	r2, [pc, #84]	; (8001a14 <MX_USART2_UART_Init+0x5c>)
 80019c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019c2:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019ca:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019d0:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019d6:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019dc:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019de:	220c      	movs	r2, #12
 80019e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019e2:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019ee:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019fa:	4805      	ldr	r0, [pc, #20]	; (8001a10 <MX_USART2_UART_Init+0x58>)
 80019fc:	f003 fc3c 	bl	8005278 <HAL_UART_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a06:	f000 f851 	bl	8001aac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000250 	.word	0x20000250
 8001a14:	40004400 	.word	0x40004400

08001a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1e:	f107 030c 	add.w	r3, r7, #12
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]
 8001a2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a32:	4a1c      	ldr	r2, [pc, #112]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a34:	f043 0304 	orr.w	r3, r3, #4
 8001a38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a3a:	4b1a      	ldr	r3, [pc, #104]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a3e:	f003 0304 	and.w	r3, r3, #4
 8001a42:	60bb      	str	r3, [r7, #8]
 8001a44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a46:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a4a:	4a16      	ldr	r2, [pc, #88]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a52:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	607b      	str	r3, [r7, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5e:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a62:	4a10      	ldr	r2, [pc, #64]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <MX_GPIO_Init+0x8c>)
 8001a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2108      	movs	r1, #8
 8001a7a:	480b      	ldr	r0, [pc, #44]	; (8001aa8 <MX_GPIO_Init+0x90>)
 8001a7c:	f000 fde8 	bl	8002650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001a80:	2308      	movs	r3, #8
 8001a82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a84:	2301      	movs	r3, #1
 8001a86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001a90:	f107 030c 	add.w	r3, r7, #12
 8001a94:	4619      	mov	r1, r3
 8001a96:	4804      	ldr	r0, [pc, #16]	; (8001aa8 <MX_GPIO_Init+0x90>)
 8001a98:	f000 fc70 	bl	800237c <HAL_GPIO_Init>

}
 8001a9c:	bf00      	nop
 8001a9e:	3720      	adds	r7, #32
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	48000400 	.word	0x48000400

08001aac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab0:	b672      	cpsid	i
}
 8001ab2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <Error_Handler+0x8>
	...

08001ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <HAL_MspInit+0x44>)
 8001ac0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ac2:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <HAL_MspInit+0x44>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6613      	str	r3, [r2, #96]	; 0x60
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <HAL_MspInit+0x44>)
 8001acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad6:	4b09      	ldr	r3, [pc, #36]	; (8001afc <HAL_MspInit+0x44>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	4a08      	ldr	r2, [pc, #32]	; (8001afc <HAL_MspInit+0x44>)
 8001adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ae2:	4b06      	ldr	r3, [pc, #24]	; (8001afc <HAL_MspInit+0x44>)
 8001ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aee:	bf00      	nop
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000

08001b00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b09e      	sub	sp, #120	; 0x78
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b08:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	609a      	str	r2, [r3, #8]
 8001b14:	60da      	str	r2, [r3, #12]
 8001b16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b18:	f107 0310 	add.w	r3, r7, #16
 8001b1c:	2254      	movs	r2, #84	; 0x54
 8001b1e:	2100      	movs	r1, #0
 8001b20:	4618      	mov	r0, r3
 8001b22:	f004 fc3f 	bl	80063a4 <memset>
  if(hi2c->Instance==I2C1)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a27      	ldr	r2, [pc, #156]	; (8001bc8 <HAL_I2C_MspInit+0xc8>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d147      	bne.n	8001bc0 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b30:	2340      	movs	r3, #64	; 0x40
 8001b32:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b38:	f107 0310 	add.w	r3, r7, #16
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f003 f8b3 	bl	8004ca8 <HAL_RCCEx_PeriphCLKConfig>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b48:	f7ff ffb0 	bl	8001aac <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4c:	4b1f      	ldr	r3, [pc, #124]	; (8001bcc <HAL_I2C_MspInit+0xcc>)
 8001b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b50:	4a1e      	ldr	r2, [pc, #120]	; (8001bcc <HAL_I2C_MspInit+0xcc>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b58:	4b1c      	ldr	r3, [pc, #112]	; (8001bcc <HAL_I2C_MspInit+0xcc>)
 8001b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b64:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b68:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b6a:	2312      	movs	r3, #18
 8001b6c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b72:	2303      	movs	r3, #3
 8001b74:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b76:	2304      	movs	r3, #4
 8001b78:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001b7e:	4619      	mov	r1, r3
 8001b80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b84:	f000 fbfa 	bl	800237c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b88:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <HAL_I2C_MspInit+0xcc>)
 8001b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b8c:	4a0f      	ldr	r2, [pc, #60]	; (8001bcc <HAL_I2C_MspInit+0xcc>)
 8001b8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b92:	6593      	str	r3, [r2, #88]	; 0x58
 8001b94:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <HAL_I2C_MspInit+0xcc>)
 8001b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	201f      	movs	r0, #31
 8001ba6:	f000 fb26 	bl	80021f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001baa:	201f      	movs	r0, #31
 8001bac:	f000 fb3f 	bl	800222e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2020      	movs	r0, #32
 8001bb6:	f000 fb1e 	bl	80021f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001bba:	2020      	movs	r0, #32
 8001bbc:	f000 fb37 	bl	800222e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001bc0:	bf00      	nop
 8001bc2:	3778      	adds	r7, #120	; 0x78
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40005400 	.word	0x40005400
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b09e      	sub	sp, #120	; 0x78
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	2254      	movs	r2, #84	; 0x54
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f004 fbd7 	bl	80063a4 <memset>
  if(huart->Instance==USART2)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a2c      	ldr	r2, [pc, #176]	; (8001cac <HAL_UART_MspInit+0xdc>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d150      	bne.n	8001ca2 <HAL_UART_MspInit+0xd2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c00:	2302      	movs	r3, #2
 8001c02:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c04:	2300      	movs	r3, #0
 8001c06:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c08:	f107 0310 	add.w	r3, r7, #16
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f003 f84b 	bl	8004ca8 <HAL_RCCEx_PeriphCLKConfig>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c18:	f7ff ff48 	bl	8001aac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c1c:	4b24      	ldr	r3, [pc, #144]	; (8001cb0 <HAL_UART_MspInit+0xe0>)
 8001c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c20:	4a23      	ldr	r2, [pc, #140]	; (8001cb0 <HAL_UART_MspInit+0xe0>)
 8001c22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c26:	6593      	str	r3, [r2, #88]	; 0x58
 8001c28:	4b21      	ldr	r3, [pc, #132]	; (8001cb0 <HAL_UART_MspInit+0xe0>)
 8001c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c34:	4b1e      	ldr	r3, [pc, #120]	; (8001cb0 <HAL_UART_MspInit+0xe0>)
 8001c36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c38:	4a1d      	ldr	r2, [pc, #116]	; (8001cb0 <HAL_UART_MspInit+0xe0>)
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c40:	4b1b      	ldr	r3, [pc, #108]	; (8001cb0 <HAL_UART_MspInit+0xe0>)
 8001c42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
 8001c52:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c5c:	2307      	movs	r3, #7
 8001c5e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001c60:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c64:	4619      	mov	r1, r3
 8001c66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c6a:	f000 fb87 	bl	800237c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001c6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c72:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001c80:	2303      	movs	r3, #3
 8001c82:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001c84:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c8e:	f000 fb75 	bl	800237c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2100      	movs	r1, #0
 8001c96:	2026      	movs	r0, #38	; 0x26
 8001c98:	f000 faad 	bl	80021f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c9c:	2026      	movs	r0, #38	; 0x26
 8001c9e:	f000 fac6 	bl	800222e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ca2:	bf00      	nop
 8001ca4:	3778      	adds	r7, #120	; 0x78
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40004400 	.word	0x40004400
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cb8:	e7fe      	b.n	8001cb8 <NMI_Handler+0x4>

08001cba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cbe:	e7fe      	b.n	8001cbe <HardFault_Handler+0x4>

08001cc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc4:	e7fe      	b.n	8001cc4 <MemManage_Handler+0x4>

08001cc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cca:	e7fe      	b.n	8001cca <BusFault_Handler+0x4>

08001ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <UsageFault_Handler+0x4>

08001cd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d00:	f000 f95a 	bl	8001fb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d0c:	4802      	ldr	r0, [pc, #8]	; (8001d18 <I2C1_EV_IRQHandler+0x10>)
 8001d0e:	f001 f87c 	bl	8002e0a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	200001fc 	.word	0x200001fc

08001d1c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001d20:	4802      	ldr	r0, [pc, #8]	; (8001d2c <I2C1_ER_IRQHandler+0x10>)
 8001d22:	f001 f88c 	bl	8002e3e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200001fc 	.word	0x200001fc

08001d30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d34:	4802      	ldr	r0, [pc, #8]	; (8001d40 <USART2_IRQHandler+0x10>)
 8001d36:	f003 fb81 	bl	800543c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000250 	.word	0x20000250

08001d44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return 1;
 8001d48:	2301      	movs	r3, #1
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <_kill>:

int _kill(int pid, int sig)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d5e:	f004 faf7 	bl	8006350 <__errno>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2216      	movs	r2, #22
 8001d66:	601a      	str	r2, [r3, #0]
  return -1;
 8001d68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <_exit>:

void _exit (int status)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ffe7 	bl	8001d54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d86:	e7fe      	b.n	8001d86 <_exit+0x12>

08001d88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	e00a      	b.n	8001db0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d9a:	f3af 8000 	nop.w
 8001d9e:	4601      	mov	r1, r0
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	60ba      	str	r2, [r7, #8]
 8001da6:	b2ca      	uxtb	r2, r1
 8001da8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	3301      	adds	r3, #1
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	dbf0      	blt.n	8001d9a <_read+0x12>
  }

  return len;
 8001db8:	687b      	ldr	r3, [r7, #4]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
 8001de2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dea:	605a      	str	r2, [r3, #4]
  return 0;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <_isatty>:

int _isatty(int file)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e02:	2301      	movs	r3, #1
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3714      	adds	r7, #20
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
	...

08001e2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e34:	4a14      	ldr	r2, [pc, #80]	; (8001e88 <_sbrk+0x5c>)
 8001e36:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <_sbrk+0x60>)
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e40:	4b13      	ldr	r3, [pc, #76]	; (8001e90 <_sbrk+0x64>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d102      	bne.n	8001e4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e48:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <_sbrk+0x64>)
 8001e4a:	4a12      	ldr	r2, [pc, #72]	; (8001e94 <_sbrk+0x68>)
 8001e4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e4e:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <_sbrk+0x64>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4413      	add	r3, r2
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d207      	bcs.n	8001e6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e5c:	f004 fa78 	bl	8006350 <__errno>
 8001e60:	4603      	mov	r3, r0
 8001e62:	220c      	movs	r2, #12
 8001e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e66:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6a:	e009      	b.n	8001e80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e6c:	4b08      	ldr	r3, [pc, #32]	; (8001e90 <_sbrk+0x64>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <_sbrk+0x64>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4413      	add	r3, r2
 8001e7a:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <_sbrk+0x64>)
 8001e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20010000 	.word	0x20010000
 8001e8c:	00000400 	.word	0x00000400
 8001e90:	20000320 	.word	0x20000320
 8001e94:	20000338 	.word	0x20000338

08001e98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e9c:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <SystemInit+0x20>)
 8001e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea2:	4a05      	ldr	r2, [pc, #20]	; (8001eb8 <SystemInit+0x20>)
 8001ea4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ea8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	e000ed00 	.word	0xe000ed00

08001ebc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ebc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ef4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ec0:	f7ff ffea 	bl	8001e98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ec4:	480c      	ldr	r0, [pc, #48]	; (8001ef8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ec6:	490d      	ldr	r1, [pc, #52]	; (8001efc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ec8:	4a0d      	ldr	r2, [pc, #52]	; (8001f00 <LoopForever+0xe>)
  movs r3, #0
 8001eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ecc:	e002      	b.n	8001ed4 <LoopCopyDataInit>

08001ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ed2:	3304      	adds	r3, #4

08001ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ed8:	d3f9      	bcc.n	8001ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eda:	4a0a      	ldr	r2, [pc, #40]	; (8001f04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001edc:	4c0a      	ldr	r4, [pc, #40]	; (8001f08 <LoopForever+0x16>)
  movs r3, #0
 8001ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ee0:	e001      	b.n	8001ee6 <LoopFillZerobss>

08001ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ee4:	3204      	adds	r2, #4

08001ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ee8:	d3fb      	bcc.n	8001ee2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eea:	f004 fa37 	bl	800635c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eee:	f7ff f9a7 	bl	8001240 <main>

08001ef2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ef2:	e7fe      	b.n	8001ef2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ef4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001efc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f00:	0800a648 	.word	0x0800a648
  ldr r2, =_sbss
 8001f04:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f08:	20000338 	.word	0x20000338

08001f0c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f0c:	e7fe      	b.n	8001f0c <ADC1_IRQHandler>

08001f0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f18:	2003      	movs	r0, #3
 8001f1a:	f000 f961 	bl	80021e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f1e:	2000      	movs	r0, #0
 8001f20:	f000 f80e 	bl	8001f40 <HAL_InitTick>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	71fb      	strb	r3, [r7, #7]
 8001f2e:	e001      	b.n	8001f34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f30:	f7ff fdc2 	bl	8001ab8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f34:	79fb      	ldrb	r3, [r7, #7]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
	...

08001f40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f4c:	4b17      	ldr	r3, [pc, #92]	; (8001fac <HAL_InitTick+0x6c>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d023      	beq.n	8001f9c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f54:	4b16      	ldr	r3, [pc, #88]	; (8001fb0 <HAL_InitTick+0x70>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4b14      	ldr	r3, [pc, #80]	; (8001fac <HAL_InitTick+0x6c>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 f96d 	bl	800224a <HAL_SYSTICK_Config>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d10f      	bne.n	8001f96 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2b0f      	cmp	r3, #15
 8001f7a:	d809      	bhi.n	8001f90 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	f04f 30ff 	mov.w	r0, #4294967295
 8001f84:	f000 f937 	bl	80021f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f88:	4a0a      	ldr	r2, [pc, #40]	; (8001fb4 <HAL_InitTick+0x74>)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	e007      	b.n	8001fa0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	73fb      	strb	r3, [r7, #15]
 8001f94:	e004      	b.n	8001fa0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	73fb      	strb	r3, [r7, #15]
 8001f9a:	e001      	b.n	8001fa0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	2000000c 	.word	0x2000000c
 8001fb0:	20000004 	.word	0x20000004
 8001fb4:	20000008 	.word	0x20000008

08001fb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fbc:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <HAL_IncTick+0x20>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <HAL_IncTick+0x24>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	4a04      	ldr	r2, [pc, #16]	; (8001fdc <HAL_IncTick+0x24>)
 8001fca:	6013      	str	r3, [r2, #0]
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	2000000c 	.word	0x2000000c
 8001fdc:	20000324 	.word	0x20000324

08001fe0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fe4:	4b03      	ldr	r3, [pc, #12]	; (8001ff4 <HAL_GetTick+0x14>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	20000324 	.word	0x20000324

08001ff8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002000:	f7ff ffee 	bl	8001fe0 <HAL_GetTick>
 8002004:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002010:	d005      	beq.n	800201e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002012:	4b0a      	ldr	r3, [pc, #40]	; (800203c <HAL_Delay+0x44>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	461a      	mov	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4413      	add	r3, r2
 800201c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800201e:	bf00      	nop
 8002020:	f7ff ffde 	bl	8001fe0 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	429a      	cmp	r2, r3
 800202e:	d8f7      	bhi.n	8002020 <HAL_Delay+0x28>
  {
  }
}
 8002030:	bf00      	nop
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	2000000c 	.word	0x2000000c

08002040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002050:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <__NVIC_SetPriorityGrouping+0x44>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800205c:	4013      	ands	r3, r2
 800205e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002068:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800206c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002072:	4a04      	ldr	r2, [pc, #16]	; (8002084 <__NVIC_SetPriorityGrouping+0x44>)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	60d3      	str	r3, [r2, #12]
}
 8002078:	bf00      	nop
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	e000ed00 	.word	0xe000ed00

08002088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800208c:	4b04      	ldr	r3, [pc, #16]	; (80020a0 <__NVIC_GetPriorityGrouping+0x18>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	0a1b      	lsrs	r3, r3, #8
 8002092:	f003 0307 	and.w	r3, r3, #7
}
 8002096:	4618      	mov	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	db0b      	blt.n	80020ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	f003 021f 	and.w	r2, r3, #31
 80020bc:	4907      	ldr	r1, [pc, #28]	; (80020dc <__NVIC_EnableIRQ+0x38>)
 80020be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c2:	095b      	lsrs	r3, r3, #5
 80020c4:	2001      	movs	r0, #1
 80020c6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	e000e100 	.word	0xe000e100

080020e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	6039      	str	r1, [r7, #0]
 80020ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	db0a      	blt.n	800210a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	490c      	ldr	r1, [pc, #48]	; (800212c <__NVIC_SetPriority+0x4c>)
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	0112      	lsls	r2, r2, #4
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	440b      	add	r3, r1
 8002104:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002108:	e00a      	b.n	8002120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4908      	ldr	r1, [pc, #32]	; (8002130 <__NVIC_SetPriority+0x50>)
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	3b04      	subs	r3, #4
 8002118:	0112      	lsls	r2, r2, #4
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	440b      	add	r3, r1
 800211e:	761a      	strb	r2, [r3, #24]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000e100 	.word	0xe000e100
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002134:	b480      	push	{r7}
 8002136:	b089      	sub	sp, #36	; 0x24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f1c3 0307 	rsb	r3, r3, #7
 800214e:	2b04      	cmp	r3, #4
 8002150:	bf28      	it	cs
 8002152:	2304      	movcs	r3, #4
 8002154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	3304      	adds	r3, #4
 800215a:	2b06      	cmp	r3, #6
 800215c:	d902      	bls.n	8002164 <NVIC_EncodePriority+0x30>
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3b03      	subs	r3, #3
 8002162:	e000      	b.n	8002166 <NVIC_EncodePriority+0x32>
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	f04f 32ff 	mov.w	r2, #4294967295
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43da      	mvns	r2, r3
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	401a      	ands	r2, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800217c:	f04f 31ff 	mov.w	r1, #4294967295
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
 8002186:	43d9      	mvns	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	4313      	orrs	r3, r2
         );
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	; 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
	...

0800219c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021ac:	d301      	bcc.n	80021b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ae:	2301      	movs	r3, #1
 80021b0:	e00f      	b.n	80021d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021b2:	4a0a      	ldr	r2, [pc, #40]	; (80021dc <SysTick_Config+0x40>)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ba:	210f      	movs	r1, #15
 80021bc:	f04f 30ff 	mov.w	r0, #4294967295
 80021c0:	f7ff ff8e 	bl	80020e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021c4:	4b05      	ldr	r3, [pc, #20]	; (80021dc <SysTick_Config+0x40>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ca:	4b04      	ldr	r3, [pc, #16]	; (80021dc <SysTick_Config+0x40>)
 80021cc:	2207      	movs	r2, #7
 80021ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	e000e010 	.word	0xe000e010

080021e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ff29 	bl	8002040 <__NVIC_SetPriorityGrouping>
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b086      	sub	sp, #24
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	4603      	mov	r3, r0
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
 8002202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002208:	f7ff ff3e 	bl	8002088 <__NVIC_GetPriorityGrouping>
 800220c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	68b9      	ldr	r1, [r7, #8]
 8002212:	6978      	ldr	r0, [r7, #20]
 8002214:	f7ff ff8e 	bl	8002134 <NVIC_EncodePriority>
 8002218:	4602      	mov	r2, r0
 800221a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff5d 	bl	80020e0 <__NVIC_SetPriority>
}
 8002226:	bf00      	nop
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b082      	sub	sp, #8
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff31 	bl	80020a4 <__NVIC_EnableIRQ>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ffa2 	bl	800219c <SysTick_Config>
 8002258:	4603      	mov	r3, r0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002262:	b480      	push	{r7}
 8002264:	b085      	sub	sp, #20
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800226a:	2300      	movs	r3, #0
 800226c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d008      	beq.n	800228c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2204      	movs	r2, #4
 800227e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e022      	b.n	80022d2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f022 020e 	bic.w	r2, r2, #14
 800229a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f022 0201 	bic.w	r2, r2, #1
 80022aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b0:	f003 021c 	and.w	r2, r3, #28
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b8:	2101      	movs	r1, #1
 80022ba:	fa01 f202 	lsl.w	r2, r1, r2
 80022be:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr

080022de <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b084      	sub	sp, #16
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d005      	beq.n	8002302 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2204      	movs	r2, #4
 80022fa:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
 8002300:	e029      	b.n	8002356 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 020e 	bic.w	r2, r2, #14
 8002310:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0201 	bic.w	r2, r2, #1
 8002320:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002326:	f003 021c 	and.w	r2, r3, #28
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	2101      	movs	r1, #1
 8002330:	fa01 f202 	lsl.w	r2, r1, r2
 8002334:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	4798      	blx	r3
    }
  }
  return status;
 8002356:	7bfb      	ldrb	r3, [r7, #15]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800236e:	b2db      	uxtb	r3, r3
}
 8002370:	4618      	mov	r0, r3
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800237c:	b480      	push	{r7}
 800237e:	b087      	sub	sp, #28
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002386:	2300      	movs	r3, #0
 8002388:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800238a:	e148      	b.n	800261e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	2101      	movs	r1, #1
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	fa01 f303 	lsl.w	r3, r1, r3
 8002398:	4013      	ands	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 813a 	beq.w	8002618 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 0303 	and.w	r3, r3, #3
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d005      	beq.n	80023bc <HAL_GPIO_Init+0x40>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 0303 	and.w	r3, r3, #3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d130      	bne.n	800241e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	2203      	movs	r2, #3
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4013      	ands	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	68da      	ldr	r2, [r3, #12]
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023f2:	2201      	movs	r2, #1
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43db      	mvns	r3, r3
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	4013      	ands	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	091b      	lsrs	r3, r3, #4
 8002408:	f003 0201 	and.w	r2, r3, #1
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4313      	orrs	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f003 0303 	and.w	r3, r3, #3
 8002426:	2b03      	cmp	r3, #3
 8002428:	d017      	beq.n	800245a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	2203      	movs	r2, #3
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43db      	mvns	r3, r3
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4313      	orrs	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d123      	bne.n	80024ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	08da      	lsrs	r2, r3, #3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3208      	adds	r2, #8
 800246e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002472:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	220f      	movs	r2, #15
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	4013      	ands	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	691a      	ldr	r2, [r3, #16]
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	f003 0307 	and.w	r3, r3, #7
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	4313      	orrs	r3, r2
 800249e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	08da      	lsrs	r2, r3, #3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3208      	adds	r2, #8
 80024a8:	6939      	ldr	r1, [r7, #16]
 80024aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	2203      	movs	r2, #3
 80024ba:	fa02 f303 	lsl.w	r3, r2, r3
 80024be:	43db      	mvns	r3, r3
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	4013      	ands	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 0203 	and.w	r2, r3, #3
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	4313      	orrs	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f000 8094 	beq.w	8002618 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f0:	4b52      	ldr	r3, [pc, #328]	; (800263c <HAL_GPIO_Init+0x2c0>)
 80024f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f4:	4a51      	ldr	r2, [pc, #324]	; (800263c <HAL_GPIO_Init+0x2c0>)
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	6613      	str	r3, [r2, #96]	; 0x60
 80024fc:	4b4f      	ldr	r3, [pc, #316]	; (800263c <HAL_GPIO_Init+0x2c0>)
 80024fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	60bb      	str	r3, [r7, #8]
 8002506:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002508:	4a4d      	ldr	r2, [pc, #308]	; (8002640 <HAL_GPIO_Init+0x2c4>)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	089b      	lsrs	r3, r3, #2
 800250e:	3302      	adds	r3, #2
 8002510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002514:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	f003 0303 	and.w	r3, r3, #3
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	220f      	movs	r2, #15
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43db      	mvns	r3, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002532:	d00d      	beq.n	8002550 <HAL_GPIO_Init+0x1d4>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4a43      	ldr	r2, [pc, #268]	; (8002644 <HAL_GPIO_Init+0x2c8>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d007      	beq.n	800254c <HAL_GPIO_Init+0x1d0>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a42      	ldr	r2, [pc, #264]	; (8002648 <HAL_GPIO_Init+0x2cc>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d101      	bne.n	8002548 <HAL_GPIO_Init+0x1cc>
 8002544:	2302      	movs	r3, #2
 8002546:	e004      	b.n	8002552 <HAL_GPIO_Init+0x1d6>
 8002548:	2307      	movs	r3, #7
 800254a:	e002      	b.n	8002552 <HAL_GPIO_Init+0x1d6>
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <HAL_GPIO_Init+0x1d6>
 8002550:	2300      	movs	r3, #0
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	f002 0203 	and.w	r2, r2, #3
 8002558:	0092      	lsls	r2, r2, #2
 800255a:	4093      	lsls	r3, r2
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	4313      	orrs	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002562:	4937      	ldr	r1, [pc, #220]	; (8002640 <HAL_GPIO_Init+0x2c4>)
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	089b      	lsrs	r3, r3, #2
 8002568:	3302      	adds	r3, #2
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002570:	4b36      	ldr	r3, [pc, #216]	; (800264c <HAL_GPIO_Init+0x2d0>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	43db      	mvns	r3, r3
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002594:	4a2d      	ldr	r2, [pc, #180]	; (800264c <HAL_GPIO_Init+0x2d0>)
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800259a:	4b2c      	ldr	r3, [pc, #176]	; (800264c <HAL_GPIO_Init+0x2d0>)
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	43db      	mvns	r3, r3
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	4013      	ands	r3, r2
 80025a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80025b6:	693a      	ldr	r2, [r7, #16]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025be:	4a23      	ldr	r2, [pc, #140]	; (800264c <HAL_GPIO_Init+0x2d0>)
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025c4:	4b21      	ldr	r3, [pc, #132]	; (800264c <HAL_GPIO_Init+0x2d0>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	43db      	mvns	r3, r3
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	4013      	ands	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d003      	beq.n	80025e8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025e8:	4a18      	ldr	r2, [pc, #96]	; (800264c <HAL_GPIO_Init+0x2d0>)
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025ee:	4b17      	ldr	r3, [pc, #92]	; (800264c <HAL_GPIO_Init+0x2d0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	43db      	mvns	r3, r3
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	4013      	ands	r3, r2
 80025fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4313      	orrs	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002612:	4a0e      	ldr	r2, [pc, #56]	; (800264c <HAL_GPIO_Init+0x2d0>)
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	3301      	adds	r3, #1
 800261c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	fa22 f303 	lsr.w	r3, r2, r3
 8002628:	2b00      	cmp	r3, #0
 800262a:	f47f aeaf 	bne.w	800238c <HAL_GPIO_Init+0x10>
  }
}
 800262e:	bf00      	nop
 8002630:	bf00      	nop
 8002632:	371c      	adds	r7, #28
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	40021000 	.word	0x40021000
 8002640:	40010000 	.word	0x40010000
 8002644:	48000400 	.word	0x48000400
 8002648:	48000800 	.word	0x48000800
 800264c:	40010400 	.word	0x40010400

08002650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	807b      	strh	r3, [r7, #2]
 800265c:	4613      	mov	r3, r2
 800265e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002660:	787b      	ldrb	r3, [r7, #1]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002666:	887a      	ldrh	r2, [r7, #2]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800266c:	e002      	b.n	8002674 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800266e:	887a      	ldrh	r2, [r7, #2]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e081      	b.n	8002796 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7ff fa2a 	bl	8001b00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2224      	movs	r2, #36	; 0x24
 80026b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 0201 	bic.w	r2, r2, #1
 80026c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d107      	bne.n	80026fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	e006      	b.n	8002708 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002706:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	2b02      	cmp	r3, #2
 800270e:	d104      	bne.n	800271a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002718:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002728:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800272c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68da      	ldr	r2, [r3, #12]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800273c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691a      	ldr	r2, [r3, #16]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69d9      	ldr	r1, [r3, #28]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a1a      	ldr	r2, [r3, #32]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0201 	orr.w	r2, r2, #1
 8002776:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2200      	movs	r2, #0
 800277c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2220      	movs	r2, #32
 8002782:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
	...

080027a0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af02      	add	r7, sp, #8
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	4608      	mov	r0, r1
 80027aa:	4611      	mov	r1, r2
 80027ac:	461a      	mov	r2, r3
 80027ae:	4603      	mov	r3, r0
 80027b0:	817b      	strh	r3, [r7, #10]
 80027b2:	460b      	mov	r3, r1
 80027b4:	813b      	strh	r3, [r7, #8]
 80027b6:	4613      	mov	r3, r2
 80027b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b20      	cmp	r3, #32
 80027c4:	f040 80f9 	bne.w	80029ba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027c8:	6a3b      	ldr	r3, [r7, #32]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d002      	beq.n	80027d4 <HAL_I2C_Mem_Write+0x34>
 80027ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d105      	bne.n	80027e0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027da:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e0ed      	b.n	80029bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_I2C_Mem_Write+0x4e>
 80027ea:	2302      	movs	r3, #2
 80027ec:	e0e6      	b.n	80029bc <HAL_I2C_Mem_Write+0x21c>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027f6:	f7ff fbf3 	bl	8001fe0 <HAL_GetTick>
 80027fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	2319      	movs	r3, #25
 8002802:	2201      	movs	r2, #1
 8002804:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f001 f8e0 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e0d1      	b.n	80029bc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2221      	movs	r2, #33	; 0x21
 800281c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2240      	movs	r2, #64	; 0x40
 8002824:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a3a      	ldr	r2, [r7, #32]
 8002832:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002838:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2200      	movs	r2, #0
 800283e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002840:	88f8      	ldrh	r0, [r7, #6]
 8002842:	893a      	ldrh	r2, [r7, #8]
 8002844:	8979      	ldrh	r1, [r7, #10]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	9301      	str	r3, [sp, #4]
 800284a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	4603      	mov	r3, r0
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 fc99 	bl	8003188 <I2C_RequestMemoryWrite>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d005      	beq.n	8002868 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e0a9      	b.n	80029bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800286c:	b29b      	uxth	r3, r3
 800286e:	2bff      	cmp	r3, #255	; 0xff
 8002870:	d90e      	bls.n	8002890 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	22ff      	movs	r2, #255	; 0xff
 8002876:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287c:	b2da      	uxtb	r2, r3
 800287e:	8979      	ldrh	r1, [r7, #10]
 8002880:	2300      	movs	r3, #0
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002888:	68f8      	ldr	r0, [r7, #12]
 800288a:	f001 fa49 	bl	8003d20 <I2C_TransferConfig>
 800288e:	e00f      	b.n	80028b0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002894:	b29a      	uxth	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	8979      	ldrh	r1, [r7, #10]
 80028a2:	2300      	movs	r3, #0
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f001 fa38 	bl	8003d20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f001 f8ca 	bl	8003a4e <I2C_WaitOnTXISFlagUntilTimeout>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e07b      	b.n	80029bc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c8:	781a      	ldrb	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	1c5a      	adds	r2, r3, #1
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028de:	b29b      	uxth	r3, r3
 80028e0:	3b01      	subs	r3, #1
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	3b01      	subs	r3, #1
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d034      	beq.n	8002968 <HAL_I2C_Mem_Write+0x1c8>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002902:	2b00      	cmp	r3, #0
 8002904:	d130      	bne.n	8002968 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800290c:	2200      	movs	r2, #0
 800290e:	2180      	movs	r1, #128	; 0x80
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f001 f85c 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e04d      	b.n	80029bc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	2bff      	cmp	r3, #255	; 0xff
 8002928:	d90e      	bls.n	8002948 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	22ff      	movs	r2, #255	; 0xff
 800292e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002934:	b2da      	uxtb	r2, r3
 8002936:	8979      	ldrh	r1, [r7, #10]
 8002938:	2300      	movs	r3, #0
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f001 f9ed 	bl	8003d20 <I2C_TransferConfig>
 8002946:	e00f      	b.n	8002968 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800294c:	b29a      	uxth	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002956:	b2da      	uxtb	r2, r3
 8002958:	8979      	ldrh	r1, [r7, #10]
 800295a:	2300      	movs	r3, #0
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f001 f9dc 	bl	8003d20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800296c:	b29b      	uxth	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d19e      	bne.n	80028b0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002972:	697a      	ldr	r2, [r7, #20]
 8002974:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f001 f8a9 	bl	8003ace <I2C_WaitOnSTOPFlagUntilTimeout>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e01a      	b.n	80029bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2220      	movs	r2, #32
 800298c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6859      	ldr	r1, [r3, #4]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	4b0a      	ldr	r3, [pc, #40]	; (80029c4 <HAL_I2C_Mem_Write+0x224>)
 800299a:	400b      	ands	r3, r1
 800299c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2220      	movs	r2, #32
 80029a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	e000      	b.n	80029bc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80029ba:	2302      	movs	r3, #2
  }
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	fe00e800 	.word	0xfe00e800

080029c8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b088      	sub	sp, #32
 80029cc:	af02      	add	r7, sp, #8
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	4608      	mov	r0, r1
 80029d2:	4611      	mov	r1, r2
 80029d4:	461a      	mov	r2, r3
 80029d6:	4603      	mov	r3, r0
 80029d8:	817b      	strh	r3, [r7, #10]
 80029da:	460b      	mov	r3, r1
 80029dc:	813b      	strh	r3, [r7, #8]
 80029de:	4613      	mov	r3, r2
 80029e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b20      	cmp	r3, #32
 80029ec:	f040 80fd 	bne.w	8002bea <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80029f0:	6a3b      	ldr	r3, [r7, #32]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d002      	beq.n	80029fc <HAL_I2C_Mem_Read+0x34>
 80029f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d105      	bne.n	8002a08 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a02:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e0f1      	b.n	8002bec <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d101      	bne.n	8002a16 <HAL_I2C_Mem_Read+0x4e>
 8002a12:	2302      	movs	r3, #2
 8002a14:	e0ea      	b.n	8002bec <HAL_I2C_Mem_Read+0x224>
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a1e:	f7ff fadf 	bl	8001fe0 <HAL_GetTick>
 8002a22:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	2319      	movs	r3, #25
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 ffcc 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e0d5      	b.n	8002bec <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2222      	movs	r2, #34	; 0x22
 8002a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2240      	movs	r2, #64	; 0x40
 8002a4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6a3a      	ldr	r2, [r7, #32]
 8002a5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a68:	88f8      	ldrh	r0, [r7, #6]
 8002a6a:	893a      	ldrh	r2, [r7, #8]
 8002a6c:	8979      	ldrh	r1, [r7, #10]
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	9301      	str	r3, [sp, #4]
 8002a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	4603      	mov	r3, r0
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 fbd9 	bl	8003230 <I2C_RequestMemoryRead>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e0ad      	b.n	8002bec <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	2bff      	cmp	r3, #255	; 0xff
 8002a98:	d90e      	bls.n	8002ab8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	22ff      	movs	r2, #255	; 0xff
 8002a9e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	8979      	ldrh	r1, [r7, #10]
 8002aa8:	4b52      	ldr	r3, [pc, #328]	; (8002bf4 <HAL_I2C_Mem_Read+0x22c>)
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f001 f935 	bl	8003d20 <I2C_TransferConfig>
 8002ab6:	e00f      	b.n	8002ad8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	8979      	ldrh	r1, [r7, #10]
 8002aca:	4b4a      	ldr	r3, [pc, #296]	; (8002bf4 <HAL_I2C_Mem_Read+0x22c>)
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f001 f924 	bl	8003d20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ade:	2200      	movs	r2, #0
 8002ae0:	2104      	movs	r1, #4
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f000 ff73 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e07c      	b.n	8002bec <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afc:	b2d2      	uxtb	r2, r2
 8002afe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	1c5a      	adds	r2, r3, #1
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d034      	beq.n	8002b98 <HAL_I2C_Mem_Read+0x1d0>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d130      	bne.n	8002b98 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2180      	movs	r1, #128	; 0x80
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f000 ff44 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e04d      	b.n	8002bec <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2bff      	cmp	r3, #255	; 0xff
 8002b58:	d90e      	bls.n	8002b78 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	22ff      	movs	r2, #255	; 0xff
 8002b5e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	8979      	ldrh	r1, [r7, #10]
 8002b68:	2300      	movs	r3, #0
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b70:	68f8      	ldr	r0, [r7, #12]
 8002b72:	f001 f8d5 	bl	8003d20 <I2C_TransferConfig>
 8002b76:	e00f      	b.n	8002b98 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b86:	b2da      	uxtb	r2, r3
 8002b88:	8979      	ldrh	r1, [r7, #10]
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f001 f8c4 	bl	8003d20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d19a      	bne.n	8002ad8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f000 ff91 	bl	8003ace <I2C_WaitOnSTOPFlagUntilTimeout>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e01a      	b.n	8002bec <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2220      	movs	r2, #32
 8002bbc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6859      	ldr	r1, [r3, #4]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <HAL_I2C_Mem_Read+0x230>)
 8002bca:	400b      	ands	r3, r1
 8002bcc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002be6:	2300      	movs	r3, #0
 8002be8:	e000      	b.n	8002bec <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002bea:	2302      	movs	r3, #2
  }
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	80002400 	.word	0x80002400
 8002bf8:	fe00e800 	.word	0xfe00e800

08002bfc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08a      	sub	sp, #40	; 0x28
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	607a      	str	r2, [r7, #4]
 8002c06:	603b      	str	r3, [r7, #0]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b20      	cmp	r3, #32
 8002c1a:	f040 80f1 	bne.w	8002e00 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c2c:	d101      	bne.n	8002c32 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	e0e7      	b.n	8002e02 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d101      	bne.n	8002c40 <HAL_I2C_IsDeviceReady+0x44>
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	e0e0      	b.n	8002e02 <HAL_I2C_IsDeviceReady+0x206>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2224      	movs	r2, #36	; 0x24
 8002c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d107      	bne.n	8002c6e <HAL_I2C_IsDeviceReady+0x72>
 8002c5e:	897b      	ldrh	r3, [r7, #10]
 8002c60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c64:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c6c:	e004      	b.n	8002c78 <HAL_I2C_IsDeviceReady+0x7c>
 8002c6e:	897b      	ldrh	r3, [r7, #10]
 8002c70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c74:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	6812      	ldr	r2, [r2, #0]
 8002c7c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002c7e:	f7ff f9af 	bl	8001fe0 <HAL_GetTick>
 8002c82:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	f003 0320 	and.w	r3, r3, #32
 8002c8e:	2b20      	cmp	r3, #32
 8002c90:	bf0c      	ite	eq
 8002c92:	2301      	moveq	r3, #1
 8002c94:	2300      	movne	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	f003 0310 	and.w	r3, r3, #16
 8002ca4:	2b10      	cmp	r3, #16
 8002ca6:	bf0c      	ite	eq
 8002ca8:	2301      	moveq	r3, #1
 8002caa:	2300      	movne	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002cb0:	e034      	b.n	8002d1c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb8:	d01a      	beq.n	8002cf0 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cba:	f7ff f991 	bl	8001fe0 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d302      	bcc.n	8002cd0 <HAL_I2C_IsDeviceReady+0xd4>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10f      	bne.n	8002cf0 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cdc:	f043 0220 	orr.w	r2, r3, #32
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e088      	b.n	8002e02 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f003 0320 	and.w	r3, r3, #32
 8002cfa:	2b20      	cmp	r3, #32
 8002cfc:	bf0c      	ite	eq
 8002cfe:	2301      	moveq	r3, #1
 8002d00:	2300      	movne	r3, #0
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f003 0310 	and.w	r3, r3, #16
 8002d10:	2b10      	cmp	r3, #16
 8002d12:	bf0c      	ite	eq
 8002d14:	2301      	moveq	r3, #1
 8002d16:	2300      	movne	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002d1c:	7ffb      	ldrb	r3, [r7, #31]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d102      	bne.n	8002d28 <HAL_I2C_IsDeviceReady+0x12c>
 8002d22:	7fbb      	ldrb	r3, [r7, #30]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d0c4      	beq.n	8002cb2 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f003 0310 	and.w	r3, r3, #16
 8002d32:	2b10      	cmp	r3, #16
 8002d34:	d01a      	beq.n	8002d6c <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	2120      	movs	r1, #32
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 fe44 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e058      	b.n	8002e02 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2220      	movs	r2, #32
 8002d56:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e04a      	b.n	8002e02 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	2200      	movs	r2, #0
 8002d74:	2120      	movs	r1, #32
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	f000 fe29 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e03d      	b.n	8002e02 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2210      	movs	r2, #16
 8002d8c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2220      	movs	r2, #32
 8002d94:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d118      	bne.n	8002dd0 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dac:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	2200      	movs	r2, #0
 8002db6:	2120      	movs	r1, #32
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f000 fe08 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e01c      	b.n	8002e02 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2220      	movs	r2, #32
 8002dce:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	f63f af3b 	bhi.w	8002c56 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2220      	movs	r2, #32
 8002de4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dec:	f043 0220 	orr.w	r2, r3, #32
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e000      	b.n	8002e02 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002e00:	2302      	movs	r3, #2
  }
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3720      	adds	r7, #32
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b084      	sub	sp, #16
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d005      	beq.n	8002e36 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	68f9      	ldr	r1, [r7, #12]
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	4798      	blx	r3
  }
}
 8002e36:	bf00      	nop
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b086      	sub	sp, #24
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	0a1b      	lsrs	r3, r3, #8
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d010      	beq.n	8002e84 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	09db      	lsrs	r3, r3, #7
 8002e66:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00a      	beq.n	8002e84 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e72:	f043 0201 	orr.w	r2, r3, #1
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e82:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	0a9b      	lsrs	r3, r3, #10
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d010      	beq.n	8002eb2 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	09db      	lsrs	r3, r3, #7
 8002e94:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00a      	beq.n	8002eb2 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea0:	f043 0208 	orr.w	r2, r3, #8
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002eb0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	0a5b      	lsrs	r3, r3, #9
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d010      	beq.n	8002ee0 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	09db      	lsrs	r3, r3, #7
 8002ec2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00a      	beq.n	8002ee0 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ece:	f043 0202 	orr.w	r2, r3, #2
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ede:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee4:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f003 030b 	and.w	r3, r3, #11
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d003      	beq.n	8002ef8 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8002ef0:	68f9      	ldr	r1, [r7, #12]
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 fc32 	bl	800375c <I2C_ITError>
  }
}
 8002ef8:	bf00      	nop
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	70fb      	strb	r3, [r7, #3]
 8002f34:	4613      	mov	r3, r2
 8002f36:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002f74:	bf00      	nop
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f90:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d101      	bne.n	8002fa4 <I2C_Slave_ISR_IT+0x24>
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	e0ec      	b.n	800317e <I2C_Slave_ISR_IT+0x1fe>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	095b      	lsrs	r3, r3, #5
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d009      	beq.n	8002fcc <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	095b      	lsrs	r3, r3, #5
 8002fbc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d003      	beq.n	8002fcc <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002fc4:	6939      	ldr	r1, [r7, #16]
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 fa68 	bl	800349c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	091b      	lsrs	r3, r3, #4
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d04d      	beq.n	8003074 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	091b      	lsrs	r3, r3, #4
 8002fdc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d047      	beq.n	8003074 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d128      	bne.n	8003040 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b28      	cmp	r3, #40	; 0x28
 8002ff8:	d108      	bne.n	800300c <I2C_Slave_ISR_IT+0x8c>
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003000:	d104      	bne.n	800300c <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003002:	6939      	ldr	r1, [r7, #16]
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	f000 fb53 	bl	80036b0 <I2C_ITListenCplt>
 800300a:	e032      	b.n	8003072 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b29      	cmp	r3, #41	; 0x29
 8003016:	d10e      	bne.n	8003036 <I2C_Slave_ISR_IT+0xb6>
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800301e:	d00a      	beq.n	8003036 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2210      	movs	r2, #16
 8003026:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 fc8e 	bl	800394a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 f9d6 	bl	80033e0 <I2C_ITSlaveSeqCplt>
 8003034:	e01d      	b.n	8003072 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2210      	movs	r2, #16
 800303c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800303e:	e096      	b.n	800316e <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2210      	movs	r2, #16
 8003046:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304c:	f043 0204 	orr.w	r2, r3, #4
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d004      	beq.n	8003064 <I2C_Slave_ISR_IT+0xe4>
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003060:	f040 8085 	bne.w	800316e <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003068:	4619      	mov	r1, r3
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 fb76 	bl	800375c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003070:	e07d      	b.n	800316e <I2C_Slave_ISR_IT+0x1ee>
 8003072:	e07c      	b.n	800316e <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	089b      	lsrs	r3, r3, #2
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b00      	cmp	r3, #0
 800307e:	d030      	beq.n	80030e2 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	089b      	lsrs	r3, r3, #2
 8003084:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003088:	2b00      	cmp	r3, #0
 800308a:	d02a      	beq.n	80030e2 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003090:	b29b      	uxth	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d018      	beq.n	80030c8 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	b2d2      	uxtb	r2, r2
 80030a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b2:	3b01      	subs	r3, #1
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3b01      	subs	r3, #1
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d14f      	bne.n	8003172 <I2C_Slave_ISR_IT+0x1f2>
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80030d8:	d04b      	beq.n	8003172 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f000 f980 	bl	80033e0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80030e0:	e047      	b.n	8003172 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	08db      	lsrs	r3, r3, #3
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00a      	beq.n	8003104 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	08db      	lsrs	r3, r3, #3
 80030f2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d004      	beq.n	8003104 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80030fa:	6939      	ldr	r1, [r7, #16]
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 f8eb 	bl	80032d8 <I2C_ITAddrCplt>
 8003102:	e037      	b.n	8003174 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	085b      	lsrs	r3, r3, #1
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	d031      	beq.n	8003174 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	085b      	lsrs	r3, r3, #1
 8003114:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003118:	2b00      	cmp	r3, #0
 800311a:	d02b      	beq.n	8003174 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d018      	beq.n	8003158 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	781a      	ldrb	r2, [r3, #0]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003140:	b29b      	uxth	r3, r3
 8003142:	3b01      	subs	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	851a      	strh	r2, [r3, #40]	; 0x28
 8003156:	e00d      	b.n	8003174 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800315e:	d002      	beq.n	8003166 <I2C_Slave_ISR_IT+0x1e6>
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 f93a 	bl	80033e0 <I2C_ITSlaveSeqCplt>
 800316c:	e002      	b.n	8003174 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800316e:	bf00      	nop
 8003170:	e000      	b.n	8003174 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8003172:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
	...

08003188 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af02      	add	r7, sp, #8
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	4608      	mov	r0, r1
 8003192:	4611      	mov	r1, r2
 8003194:	461a      	mov	r2, r3
 8003196:	4603      	mov	r3, r0
 8003198:	817b      	strh	r3, [r7, #10]
 800319a:	460b      	mov	r3, r1
 800319c:	813b      	strh	r3, [r7, #8]
 800319e:	4613      	mov	r3, r2
 80031a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	b2da      	uxtb	r2, r3
 80031a6:	8979      	ldrh	r1, [r7, #10]
 80031a8:	4b20      	ldr	r3, [pc, #128]	; (800322c <I2C_RequestMemoryWrite+0xa4>)
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 fdb5 	bl	8003d20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	69b9      	ldr	r1, [r7, #24]
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 fc47 	bl	8003a4e <I2C_WaitOnTXISFlagUntilTimeout>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e02c      	b.n	8003224 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031ca:	88fb      	ldrh	r3, [r7, #6]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d105      	bne.n	80031dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031d0:	893b      	ldrh	r3, [r7, #8]
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	629a      	str	r2, [r3, #40]	; 0x28
 80031da:	e015      	b.n	8003208 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80031dc:	893b      	ldrh	r3, [r7, #8]
 80031de:	0a1b      	lsrs	r3, r3, #8
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	b2da      	uxtb	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ea:	69fa      	ldr	r2, [r7, #28]
 80031ec:	69b9      	ldr	r1, [r7, #24]
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 fc2d 	bl	8003a4e <I2C_WaitOnTXISFlagUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e012      	b.n	8003224 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031fe:	893b      	ldrh	r3, [r7, #8]
 8003200:	b2da      	uxtb	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	2200      	movs	r2, #0
 8003210:	2180      	movs	r1, #128	; 0x80
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 fbdb 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e000      	b.n	8003224 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	3710      	adds	r7, #16
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	80002000 	.word	0x80002000

08003230 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af02      	add	r7, sp, #8
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	4608      	mov	r0, r1
 800323a:	4611      	mov	r1, r2
 800323c:	461a      	mov	r2, r3
 800323e:	4603      	mov	r3, r0
 8003240:	817b      	strh	r3, [r7, #10]
 8003242:	460b      	mov	r3, r1
 8003244:	813b      	strh	r3, [r7, #8]
 8003246:	4613      	mov	r3, r2
 8003248:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800324a:	88fb      	ldrh	r3, [r7, #6]
 800324c:	b2da      	uxtb	r2, r3
 800324e:	8979      	ldrh	r1, [r7, #10]
 8003250:	4b20      	ldr	r3, [pc, #128]	; (80032d4 <I2C_RequestMemoryRead+0xa4>)
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	2300      	movs	r3, #0
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 fd62 	bl	8003d20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800325c:	69fa      	ldr	r2, [r7, #28]
 800325e:	69b9      	ldr	r1, [r7, #24]
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f000 fbf4 	bl	8003a4e <I2C_WaitOnTXISFlagUntilTimeout>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e02c      	b.n	80032ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003270:	88fb      	ldrh	r3, [r7, #6]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d105      	bne.n	8003282 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003276:	893b      	ldrh	r3, [r7, #8]
 8003278:	b2da      	uxtb	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	629a      	str	r2, [r3, #40]	; 0x28
 8003280:	e015      	b.n	80032ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003282:	893b      	ldrh	r3, [r7, #8]
 8003284:	0a1b      	lsrs	r3, r3, #8
 8003286:	b29b      	uxth	r3, r3
 8003288:	b2da      	uxtb	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003290:	69fa      	ldr	r2, [r7, #28]
 8003292:	69b9      	ldr	r1, [r7, #24]
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 fbda 	bl	8003a4e <I2C_WaitOnTXISFlagUntilTimeout>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e012      	b.n	80032ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032a4:	893b      	ldrh	r3, [r7, #8]
 80032a6:	b2da      	uxtb	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	2200      	movs	r2, #0
 80032b6:	2140      	movs	r1, #64	; 0x40
 80032b8:	68f8      	ldr	r0, [r7, #12]
 80032ba:	f000 fb88 	bl	80039ce <I2C_WaitOnFlagUntilTimeout>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d001      	beq.n	80032c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e000      	b.n	80032ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	80002000 	.word	0x80002000

080032d8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80032ee:	2b28      	cmp	r3, #40	; 0x28
 80032f0:	d16a      	bne.n	80033c8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	0c1b      	lsrs	r3, r3, #16
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	f003 0301 	and.w	r3, r3, #1
 8003300:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	0c1b      	lsrs	r3, r3, #16
 800330a:	b29b      	uxth	r3, r3
 800330c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003310:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	b29b      	uxth	r3, r3
 800331a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800331e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	b29b      	uxth	r3, r3
 8003328:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800332c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	2b02      	cmp	r3, #2
 8003334:	d138      	bne.n	80033a8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003336:	897b      	ldrh	r3, [r7, #10]
 8003338:	09db      	lsrs	r3, r3, #7
 800333a:	b29a      	uxth	r2, r3
 800333c:	89bb      	ldrh	r3, [r7, #12]
 800333e:	4053      	eors	r3, r2
 8003340:	b29b      	uxth	r3, r3
 8003342:	f003 0306 	and.w	r3, r3, #6
 8003346:	2b00      	cmp	r3, #0
 8003348:	d11c      	bne.n	8003384 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800334a:	897b      	ldrh	r3, [r7, #10]
 800334c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800335c:	2b02      	cmp	r3, #2
 800335e:	d13b      	bne.n	80033d8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2208      	movs	r2, #8
 800336c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003376:	89ba      	ldrh	r2, [r7, #12]
 8003378:	7bfb      	ldrb	r3, [r7, #15]
 800337a:	4619      	mov	r1, r3
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f7ff fdd3 	bl	8002f28 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003382:	e029      	b.n	80033d8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003384:	893b      	ldrh	r3, [r7, #8]
 8003386:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003388:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f000 fcf9 	bl	8003d84 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800339a:	89ba      	ldrh	r2, [r7, #12]
 800339c:	7bfb      	ldrb	r3, [r7, #15]
 800339e:	4619      	mov	r1, r3
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f7ff fdc1 	bl	8002f28 <HAL_I2C_AddrCallback>
}
 80033a6:	e017      	b.n	80033d8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80033a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f000 fce9 	bl	8003d84 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80033ba:	89ba      	ldrh	r2, [r7, #12]
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
 80033be:	4619      	mov	r1, r3
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f7ff fdb1 	bl	8002f28 <HAL_I2C_AddrCallback>
}
 80033c6:	e007      	b.n	80033d8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2208      	movs	r2, #8
 80033ce:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80033d8:	bf00      	nop
 80033da:	3710      	adds	r7, #16
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	0b9b      	lsrs	r3, r3, #14
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	2b00      	cmp	r3, #0
 8003402:	d008      	beq.n	8003416 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	e00d      	b.n	8003432 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	0bdb      	lsrs	r3, r3, #15
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d007      	beq.n	8003432 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003430:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b29      	cmp	r3, #41	; 0x29
 800343c:	d112      	bne.n	8003464 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2228      	movs	r2, #40	; 0x28
 8003442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2221      	movs	r2, #33	; 0x21
 800344a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800344c:	2101      	movs	r1, #1
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 fc98 	bl	8003d84 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7ff fd4f 	bl	8002f00 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003462:	e017      	b.n	8003494 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b2a      	cmp	r3, #42	; 0x2a
 800346e:	d111      	bne.n	8003494 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2228      	movs	r2, #40	; 0x28
 8003474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2222      	movs	r2, #34	; 0x22
 800347c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800347e:	2102      	movs	r1, #2
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 fc7f 	bl	8003d84 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7ff fd40 	bl	8002f14 <HAL_I2C_SlaveRxCpltCallback>
}
 8003494:	bf00      	nop
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034b8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2220      	movs	r2, #32
 80034c0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80034c2:	7bfb      	ldrb	r3, [r7, #15]
 80034c4:	2b21      	cmp	r3, #33	; 0x21
 80034c6:	d002      	beq.n	80034ce <I2C_ITSlaveCplt+0x32>
 80034c8:	7bfb      	ldrb	r3, [r7, #15]
 80034ca:	2b29      	cmp	r3, #41	; 0x29
 80034cc:	d108      	bne.n	80034e0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80034ce:	f248 0101 	movw	r1, #32769	; 0x8001
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 fc56 	bl	8003d84 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2221      	movs	r2, #33	; 0x21
 80034dc:	631a      	str	r2, [r3, #48]	; 0x30
 80034de:	e00d      	b.n	80034fc <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80034e0:	7bfb      	ldrb	r3, [r7, #15]
 80034e2:	2b22      	cmp	r3, #34	; 0x22
 80034e4:	d002      	beq.n	80034ec <I2C_ITSlaveCplt+0x50>
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
 80034e8:	2b2a      	cmp	r3, #42	; 0x2a
 80034ea:	d107      	bne.n	80034fc <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80034ec:	f248 0102 	movw	r1, #32770	; 0x8002
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 fc47 	bl	8003d84 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2222      	movs	r2, #34	; 0x22
 80034fa:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800350a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6859      	ldr	r1, [r3, #4]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	4b64      	ldr	r3, [pc, #400]	; (80036a8 <I2C_ITSlaveCplt+0x20c>)
 8003518:	400b      	ands	r3, r1
 800351a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 fa14 	bl	800394a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	0b9b      	lsrs	r3, r3, #14
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d013      	beq.n	8003556 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800353c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003542:	2b00      	cmp	r3, #0
 8003544:	d020      	beq.n	8003588 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	b29a      	uxth	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003554:	e018      	b.n	8003588 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	0bdb      	lsrs	r3, r3, #15
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d012      	beq.n	8003588 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003570:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003576:	2b00      	cmp	r3, #0
 8003578:	d006      	beq.n	8003588 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	b29a      	uxth	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	089b      	lsrs	r3, r3, #2
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	2b00      	cmp	r3, #0
 8003592:	d020      	beq.n	80035d6 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f023 0304 	bic.w	r3, r3, #4
 800359a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00c      	beq.n	80035d6 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	3b01      	subs	r3, #1
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035da:	b29b      	uxth	r3, r3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d005      	beq.n	80035ec <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e4:	f043 0204 	orr.w	r2, r3, #4
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d010      	beq.n	8003624 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	4619      	mov	r1, r3
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f8a7 	bl	800375c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b28      	cmp	r3, #40	; 0x28
 8003618:	d141      	bne.n	800369e <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800361a:	6979      	ldr	r1, [r7, #20]
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f847 	bl	80036b0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003622:	e03c      	b.n	800369e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003628:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800362c:	d014      	beq.n	8003658 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7ff fed6 	bl	80033e0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a1d      	ldr	r2, [pc, #116]	; (80036ac <I2C_ITSlaveCplt+0x210>)
 8003638:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f7ff fc77 	bl	8002f44 <HAL_I2C_ListenCpltCallback>
}
 8003656:	e022      	b.n	800369e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b22      	cmp	r3, #34	; 0x22
 8003662:	d10e      	bne.n	8003682 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2220      	movs	r2, #32
 8003668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7ff fc4a 	bl	8002f14 <HAL_I2C_SlaveRxCpltCallback>
}
 8003680:	e00d      	b.n	800369e <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2220      	movs	r2, #32
 8003686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f7ff fc31 	bl	8002f00 <HAL_I2C_SlaveTxCpltCallback>
}
 800369e:	bf00      	nop
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	fe00e800 	.word	0xfe00e800
 80036ac:	ffff0000 	.word	0xffff0000

080036b0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a26      	ldr	r2, [pc, #152]	; (8003758 <I2C_ITListenCplt+0xa8>)
 80036be:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2220      	movs	r2, #32
 80036ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	089b      	lsrs	r3, r3, #2
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d022      	beq.n	800372e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	1c5a      	adds	r2, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003704:	2b00      	cmp	r3, #0
 8003706:	d012      	beq.n	800372e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003718:	b29b      	uxth	r3, r3
 800371a:	3b01      	subs	r3, #1
 800371c:	b29a      	uxth	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003726:	f043 0204 	orr.w	r2, r3, #4
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800372e:	f248 0103 	movw	r1, #32771	; 0x8003
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 fb26 	bl	8003d84 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2210      	movs	r2, #16
 800373e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff fbfb 	bl	8002f44 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800374e:	bf00      	nop
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	ffff0000 	.word	0xffff0000

0800375c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800376c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a5d      	ldr	r2, [pc, #372]	; (80038f0 <I2C_ITError+0x194>)
 800377a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	431a      	orrs	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	2b28      	cmp	r3, #40	; 0x28
 8003792:	d005      	beq.n	80037a0 <I2C_ITError+0x44>
 8003794:	7bfb      	ldrb	r3, [r7, #15]
 8003796:	2b29      	cmp	r3, #41	; 0x29
 8003798:	d002      	beq.n	80037a0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	2b2a      	cmp	r3, #42	; 0x2a
 800379e:	d10b      	bne.n	80037b8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80037a0:	2103      	movs	r1, #3
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 faee 	bl	8003d84 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2228      	movs	r2, #40	; 0x28
 80037ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a50      	ldr	r2, [pc, #320]	; (80038f4 <I2C_ITError+0x198>)
 80037b4:	635a      	str	r2, [r3, #52]	; 0x34
 80037b6:	e011      	b.n	80037dc <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80037b8:	f248 0103 	movw	r1, #32771	; 0x8003
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 fae1 	bl	8003d84 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b60      	cmp	r3, #96	; 0x60
 80037cc:	d003      	beq.n	80037d6 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e0:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d039      	beq.n	800385e <I2C_ITError+0x102>
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2b11      	cmp	r3, #17
 80037ee:	d002      	beq.n	80037f6 <I2C_ITError+0x9a>
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b21      	cmp	r3, #33	; 0x21
 80037f4:	d133      	bne.n	800385e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003800:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003804:	d107      	bne.n	8003816 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003814:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381a:	4618      	mov	r0, r3
 800381c:	f7fe fda0 	bl	8002360 <HAL_DMA_GetState>
 8003820:	4603      	mov	r3, r0
 8003822:	2b01      	cmp	r3, #1
 8003824:	d017      	beq.n	8003856 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800382a:	4a33      	ldr	r2, [pc, #204]	; (80038f8 <I2C_ITError+0x19c>)
 800382c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800383a:	4618      	mov	r0, r3
 800383c:	f7fe fd4f 	bl	80022de <HAL_DMA_Abort_IT>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d04d      	beq.n	80038e2 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800384a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003850:	4610      	mov	r0, r2
 8003852:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003854:	e045      	b.n	80038e2 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 f850 	bl	80038fc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800385c:	e041      	b.n	80038e2 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003862:	2b00      	cmp	r3, #0
 8003864:	d039      	beq.n	80038da <I2C_ITError+0x17e>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2b12      	cmp	r3, #18
 800386a:	d002      	beq.n	8003872 <I2C_ITError+0x116>
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	2b22      	cmp	r3, #34	; 0x22
 8003870:	d133      	bne.n	80038da <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800387c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003880:	d107      	bne.n	8003892 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003890:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003896:	4618      	mov	r0, r3
 8003898:	f7fe fd62 	bl	8002360 <HAL_DMA_GetState>
 800389c:	4603      	mov	r3, r0
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d017      	beq.n	80038d2 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a6:	4a14      	ldr	r2, [pc, #80]	; (80038f8 <I2C_ITError+0x19c>)
 80038a8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fe fd11 	bl	80022de <HAL_DMA_Abort_IT>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d011      	beq.n	80038e6 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80038cc:	4610      	mov	r0, r2
 80038ce:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80038d0:	e009      	b.n	80038e6 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 f812 	bl	80038fc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80038d8:	e005      	b.n	80038e6 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 f80e 	bl	80038fc <I2C_TreatErrorCallback>
  }
}
 80038e0:	e002      	b.n	80038e8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80038e2:	bf00      	nop
 80038e4:	e000      	b.n	80038e8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80038e6:	bf00      	nop
}
 80038e8:	bf00      	nop
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	ffff0000 	.word	0xffff0000
 80038f4:	08002f81 	.word	0x08002f81
 80038f8:	08003993 	.word	0x08003993

080038fc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b60      	cmp	r3, #96	; 0x60
 800390e:	d10e      	bne.n	800392e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2220      	movs	r2, #32
 8003914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7ff fb20 	bl	8002f6c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800392c:	e009      	b.n	8003942 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f7ff fb0b 	bl	8002f58 <HAL_I2C_ErrorCallback>
}
 8003942:	bf00      	nop
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b02      	cmp	r3, #2
 800395e:	d103      	bne.n	8003968 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2200      	movs	r2, #0
 8003966:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b01      	cmp	r3, #1
 8003974:	d007      	beq.n	8003986 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	699a      	ldr	r2, [r3, #24]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f042 0201 	orr.w	r2, r2, #1
 8003984:	619a      	str	r2, [r3, #24]
  }
}
 8003986:	bf00      	nop
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr

08003992 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b084      	sub	sp, #16
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ac:	2200      	movs	r2, #0
 80039ae:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d003      	beq.n	80039c0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039bc:	2200      	movs	r2, #0
 80039be:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f7ff ff9b 	bl	80038fc <I2C_TreatErrorCallback>
}
 80039c6:	bf00      	nop
 80039c8:	3710      	adds	r7, #16
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b084      	sub	sp, #16
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	60f8      	str	r0, [r7, #12]
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	603b      	str	r3, [r7, #0]
 80039da:	4613      	mov	r3, r2
 80039dc:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039de:	e022      	b.n	8003a26 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e6:	d01e      	beq.n	8003a26 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039e8:	f7fe fafa 	bl	8001fe0 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d302      	bcc.n	80039fe <I2C_WaitOnFlagUntilTimeout+0x30>
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d113      	bne.n	8003a26 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a02:	f043 0220 	orr.w	r2, r3, #32
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2220      	movs	r2, #32
 8003a0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e00f      	b.n	8003a46 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	699a      	ldr	r2, [r3, #24]
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	bf0c      	ite	eq
 8003a36:	2301      	moveq	r3, #1
 8003a38:	2300      	movne	r3, #0
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d0cd      	beq.n	80039e0 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b084      	sub	sp, #16
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	60f8      	str	r0, [r7, #12]
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a5a:	e02c      	b.n	8003ab6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	68b9      	ldr	r1, [r7, #8]
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f871 	bl	8003b48 <I2C_IsErrorOccurred>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e02a      	b.n	8003ac6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a76:	d01e      	beq.n	8003ab6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a78:	f7fe fab2 	bl	8001fe0 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d302      	bcc.n	8003a8e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d113      	bne.n	8003ab6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a92:	f043 0220 	orr.w	r2, r3, #32
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e007      	b.n	8003ac6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d1cb      	bne.n	8003a5c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b084      	sub	sp, #16
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	60f8      	str	r0, [r7, #12]
 8003ad6:	60b9      	str	r1, [r7, #8]
 8003ad8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ada:	e028      	b.n	8003b2e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	68b9      	ldr	r1, [r7, #8]
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 f831 	bl	8003b48 <I2C_IsErrorOccurred>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d001      	beq.n	8003af0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e026      	b.n	8003b3e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003af0:	f7fe fa76 	bl	8001fe0 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d302      	bcc.n	8003b06 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d113      	bne.n	8003b2e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0a:	f043 0220 	orr.w	r2, r3, #32
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2220      	movs	r2, #32
 8003b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e007      	b.n	8003b3e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	f003 0320 	and.w	r3, r3, #32
 8003b38:	2b20      	cmp	r3, #32
 8003b3a:	d1cf      	bne.n	8003adc <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b08a      	sub	sp, #40	; 0x28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b54:	2300      	movs	r3, #0
 8003b56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003b62:	2300      	movs	r3, #0
 8003b64:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	f003 0310 	and.w	r3, r3, #16
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d075      	beq.n	8003c60 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2210      	movs	r2, #16
 8003b7a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b7c:	e056      	b.n	8003c2c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b84:	d052      	beq.n	8003c2c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b86:	f7fe fa2b 	bl	8001fe0 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d302      	bcc.n	8003b9c <I2C_IsErrorOccurred+0x54>
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d147      	bne.n	8003c2c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ba6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003bae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bbe:	d12e      	bne.n	8003c1e <I2C_IsErrorOccurred+0xd6>
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003bc6:	d02a      	beq.n	8003c1e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003bc8:	7cfb      	ldrb	r3, [r7, #19]
 8003bca:	2b20      	cmp	r3, #32
 8003bcc:	d027      	beq.n	8003c1e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bdc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003bde:	f7fe f9ff 	bl	8001fe0 <HAL_GetTick>
 8003be2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003be4:	e01b      	b.n	8003c1e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003be6:	f7fe f9fb 	bl	8001fe0 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b19      	cmp	r3, #25
 8003bf2:	d914      	bls.n	8003c1e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf8:	f043 0220 	orr.w	r2, r3, #32
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	f003 0320 	and.w	r3, r3, #32
 8003c28:	2b20      	cmp	r3, #32
 8003c2a:	d1dc      	bne.n	8003be6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	f003 0320 	and.w	r3, r3, #32
 8003c36:	2b20      	cmp	r3, #32
 8003c38:	d003      	beq.n	8003c42 <I2C_IsErrorOccurred+0xfa>
 8003c3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d09d      	beq.n	8003b7e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003c42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d103      	bne.n	8003c52 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003c52:	6a3b      	ldr	r3, [r7, #32]
 8003c54:	f043 0304 	orr.w	r3, r3, #4
 8003c58:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00b      	beq.n	8003c8a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003c72:	6a3b      	ldr	r3, [r7, #32]
 8003c74:	f043 0301 	orr.w	r3, r3, #1
 8003c78:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c82:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00b      	beq.n	8003cac <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003c94:	6a3b      	ldr	r3, [r7, #32]
 8003c96:	f043 0308 	orr.w	r3, r3, #8
 8003c9a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ca4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00b      	beq.n	8003cce <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003cb6:	6a3b      	ldr	r3, [r7, #32]
 8003cb8:	f043 0302 	orr.w	r3, r3, #2
 8003cbc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cc6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003cce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d01c      	beq.n	8003d10 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f7ff fe37 	bl	800394a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6859      	ldr	r1, [r3, #4]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	4b0d      	ldr	r3, [pc, #52]	; (8003d1c <I2C_IsErrorOccurred+0x1d4>)
 8003ce8:	400b      	ands	r3, r1
 8003cea:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cf0:	6a3b      	ldr	r3, [r7, #32]
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003d10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3728      	adds	r7, #40	; 0x28
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	fe00e800 	.word	0xfe00e800

08003d20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b087      	sub	sp, #28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	607b      	str	r3, [r7, #4]
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	817b      	strh	r3, [r7, #10]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d32:	897b      	ldrh	r3, [r7, #10]
 8003d34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d38:	7a7b      	ldrb	r3, [r7, #9]
 8003d3a:	041b      	lsls	r3, r3, #16
 8003d3c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d40:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d46:	6a3b      	ldr	r3, [r7, #32]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d4e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	6a3b      	ldr	r3, [r7, #32]
 8003d58:	0d5b      	lsrs	r3, r3, #21
 8003d5a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003d5e:	4b08      	ldr	r3, [pc, #32]	; (8003d80 <I2C_TransferConfig+0x60>)
 8003d60:	430b      	orrs	r3, r1
 8003d62:	43db      	mvns	r3, r3
 8003d64:	ea02 0103 	and.w	r1, r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	697a      	ldr	r2, [r7, #20]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003d72:	bf00      	nop
 8003d74:	371c      	adds	r7, #28
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	03ff63ff 	.word	0x03ff63ff

08003d84 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003d94:	887b      	ldrh	r3, [r7, #2]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00f      	beq.n	8003dbe <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8003da4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003db2:	2b28      	cmp	r3, #40	; 0x28
 8003db4:	d003      	beq.n	8003dbe <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003dbc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003dbe:	887b      	ldrh	r3, [r7, #2]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00f      	beq.n	8003de8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8003dce:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003ddc:	2b28      	cmp	r3, #40	; 0x28
 8003dde:	d003      	beq.n	8003de8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003de6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003de8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	da03      	bge.n	8003df8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8003df6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003df8:	887b      	ldrh	r3, [r7, #2]
 8003dfa:	2b10      	cmp	r3, #16
 8003dfc:	d103      	bne.n	8003e06 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003e04:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003e06:	887b      	ldrh	r3, [r7, #2]
 8003e08:	2b20      	cmp	r3, #32
 8003e0a:	d103      	bne.n	8003e14 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f043 0320 	orr.w	r3, r3, #32
 8003e12:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003e14:	887b      	ldrh	r3, [r7, #2]
 8003e16:	2b40      	cmp	r3, #64	; 0x40
 8003e18:	d103      	bne.n	8003e22 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e20:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6819      	ldr	r1, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	43da      	mvns	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	400a      	ands	r2, r1
 8003e32:	601a      	str	r2, [r3, #0]
}
 8003e34:	bf00      	nop
 8003e36:	3714      	adds	r7, #20
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d138      	bne.n	8003ec8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e032      	b.n	8003eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2224      	movs	r2, #36	; 0x24
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0201 	bic.w	r2, r2, #1
 8003e82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6819      	ldr	r1, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f042 0201 	orr.w	r2, r2, #1
 8003eb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e000      	b.n	8003eca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ec8:	2302      	movs	r3, #2
  }
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b085      	sub	sp, #20
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
 8003ede:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b20      	cmp	r3, #32
 8003eea:	d139      	bne.n	8003f60 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d101      	bne.n	8003efa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	e033      	b.n	8003f62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2224      	movs	r2, #36	; 0x24
 8003f06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0201 	bic.w	r2, r2, #1
 8003f18:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003f28:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	021b      	lsls	r3, r3, #8
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 0201 	orr.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	e000      	b.n	8003f62 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003f60:	2302      	movs	r3, #2
  }
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3714      	adds	r7, #20
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
	...

08003f70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f70:	b480      	push	{r7}
 8003f72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f74:	4b04      	ldr	r3, [pc, #16]	; (8003f88 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	40007000 	.word	0x40007000

08003f8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f9a:	d130      	bne.n	8003ffe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f9c:	4b23      	ldr	r3, [pc, #140]	; (800402c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fa8:	d038      	beq.n	800401c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003faa:	4b20      	ldr	r3, [pc, #128]	; (800402c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003fb2:	4a1e      	ldr	r2, [pc, #120]	; (800402c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fb4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fba:	4b1d      	ldr	r3, [pc, #116]	; (8004030 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2232      	movs	r2, #50	; 0x32
 8003fc0:	fb02 f303 	mul.w	r3, r2, r3
 8003fc4:	4a1b      	ldr	r2, [pc, #108]	; (8004034 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fca:	0c9b      	lsrs	r3, r3, #18
 8003fcc:	3301      	adds	r3, #1
 8003fce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fd0:	e002      	b.n	8003fd8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fd8:	4b14      	ldr	r3, [pc, #80]	; (800402c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fe4:	d102      	bne.n	8003fec <HAL_PWREx_ControlVoltageScaling+0x60>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1f2      	bne.n	8003fd2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fec:	4b0f      	ldr	r3, [pc, #60]	; (800402c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ff8:	d110      	bne.n	800401c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e00f      	b.n	800401e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	; (800402c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400a:	d007      	beq.n	800401c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800400c:	4b07      	ldr	r3, [pc, #28]	; (800402c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004014:	4a05      	ldr	r2, [pc, #20]	; (800402c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004016:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800401a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	40007000 	.word	0x40007000
 8004030:	20000004 	.word	0x20000004
 8004034:	431bde83 	.word	0x431bde83

08004038 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b088      	sub	sp, #32
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d102      	bne.n	800404c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	f000 bc02 	b.w	8004850 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800404c:	4b96      	ldr	r3, [pc, #600]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 030c 	and.w	r3, r3, #12
 8004054:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004056:	4b94      	ldr	r3, [pc, #592]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	f003 0303 	and.w	r3, r3, #3
 800405e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0310 	and.w	r3, r3, #16
 8004068:	2b00      	cmp	r3, #0
 800406a:	f000 80e4 	beq.w	8004236 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d007      	beq.n	8004084 <HAL_RCC_OscConfig+0x4c>
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	2b0c      	cmp	r3, #12
 8004078:	f040 808b 	bne.w	8004192 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2b01      	cmp	r3, #1
 8004080:	f040 8087 	bne.w	8004192 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004084:	4b88      	ldr	r3, [pc, #544]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d005      	beq.n	800409c <HAL_RCC_OscConfig+0x64>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d101      	bne.n	800409c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e3d9      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a1a      	ldr	r2, [r3, #32]
 80040a0:	4b81      	ldr	r3, [pc, #516]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d004      	beq.n	80040b6 <HAL_RCC_OscConfig+0x7e>
 80040ac:	4b7e      	ldr	r3, [pc, #504]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040b4:	e005      	b.n	80040c2 <HAL_RCC_OscConfig+0x8a>
 80040b6:	4b7c      	ldr	r3, [pc, #496]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80040b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040bc:	091b      	lsrs	r3, r3, #4
 80040be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d223      	bcs.n	800410e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 fd8c 	bl	8004be8 <RCC_SetFlashLatencyFromMSIRange>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e3ba      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040da:	4b73      	ldr	r3, [pc, #460]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a72      	ldr	r2, [pc, #456]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80040e0:	f043 0308 	orr.w	r3, r3, #8
 80040e4:	6013      	str	r3, [r2, #0]
 80040e6:	4b70      	ldr	r3, [pc, #448]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	496d      	ldr	r1, [pc, #436]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040f8:	4b6b      	ldr	r3, [pc, #428]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	69db      	ldr	r3, [r3, #28]
 8004104:	021b      	lsls	r3, r3, #8
 8004106:	4968      	ldr	r1, [pc, #416]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004108:	4313      	orrs	r3, r2
 800410a:	604b      	str	r3, [r1, #4]
 800410c:	e025      	b.n	800415a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800410e:	4b66      	ldr	r3, [pc, #408]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a65      	ldr	r2, [pc, #404]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004114:	f043 0308 	orr.w	r3, r3, #8
 8004118:	6013      	str	r3, [r2, #0]
 800411a:	4b63      	ldr	r3, [pc, #396]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	4960      	ldr	r1, [pc, #384]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004128:	4313      	orrs	r3, r2
 800412a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800412c:	4b5e      	ldr	r3, [pc, #376]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	021b      	lsls	r3, r3, #8
 800413a:	495b      	ldr	r1, [pc, #364]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 800413c:	4313      	orrs	r3, r2
 800413e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d109      	bne.n	800415a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a1b      	ldr	r3, [r3, #32]
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fd4c 	bl	8004be8 <RCC_SetFlashLatencyFromMSIRange>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e37a      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800415a:	f000 fc81 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 800415e:	4602      	mov	r2, r0
 8004160:	4b51      	ldr	r3, [pc, #324]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	091b      	lsrs	r3, r3, #4
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	4950      	ldr	r1, [pc, #320]	; (80042ac <HAL_RCC_OscConfig+0x274>)
 800416c:	5ccb      	ldrb	r3, [r1, r3]
 800416e:	f003 031f 	and.w	r3, r3, #31
 8004172:	fa22 f303 	lsr.w	r3, r2, r3
 8004176:	4a4e      	ldr	r2, [pc, #312]	; (80042b0 <HAL_RCC_OscConfig+0x278>)
 8004178:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800417a:	4b4e      	ldr	r3, [pc, #312]	; (80042b4 <HAL_RCC_OscConfig+0x27c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f7fd fede 	bl	8001f40 <HAL_InitTick>
 8004184:	4603      	mov	r3, r0
 8004186:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004188:	7bfb      	ldrb	r3, [r7, #15]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d052      	beq.n	8004234 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800418e:	7bfb      	ldrb	r3, [r7, #15]
 8004190:	e35e      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d032      	beq.n	8004200 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800419a:	4b43      	ldr	r3, [pc, #268]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a42      	ldr	r2, [pc, #264]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80041a0:	f043 0301 	orr.w	r3, r3, #1
 80041a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041a6:	f7fd ff1b 	bl	8001fe0 <HAL_GetTick>
 80041aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041ac:	e008      	b.n	80041c0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041ae:	f7fd ff17 	bl	8001fe0 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e347      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041c0:	4b39      	ldr	r3, [pc, #228]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d0f0      	beq.n	80041ae <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041cc:	4b36      	ldr	r3, [pc, #216]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a35      	ldr	r2, [pc, #212]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80041d2:	f043 0308 	orr.w	r3, r3, #8
 80041d6:	6013      	str	r3, [r2, #0]
 80041d8:	4b33      	ldr	r3, [pc, #204]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	4930      	ldr	r1, [pc, #192]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041ea:	4b2f      	ldr	r3, [pc, #188]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	69db      	ldr	r3, [r3, #28]
 80041f6:	021b      	lsls	r3, r3, #8
 80041f8:	492b      	ldr	r1, [pc, #172]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	604b      	str	r3, [r1, #4]
 80041fe:	e01a      	b.n	8004236 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004200:	4b29      	ldr	r3, [pc, #164]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a28      	ldr	r2, [pc, #160]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004206:	f023 0301 	bic.w	r3, r3, #1
 800420a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800420c:	f7fd fee8 	bl	8001fe0 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004214:	f7fd fee4 	bl	8001fe0 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e314      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004226:	4b20      	ldr	r3, [pc, #128]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1f0      	bne.n	8004214 <HAL_RCC_OscConfig+0x1dc>
 8004232:	e000      	b.n	8004236 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004234:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d073      	beq.n	800432a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	2b08      	cmp	r3, #8
 8004246:	d005      	beq.n	8004254 <HAL_RCC_OscConfig+0x21c>
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	2b0c      	cmp	r3, #12
 800424c:	d10e      	bne.n	800426c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2b03      	cmp	r3, #3
 8004252:	d10b      	bne.n	800426c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004254:	4b14      	ldr	r3, [pc, #80]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d063      	beq.n	8004328 <HAL_RCC_OscConfig+0x2f0>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d15f      	bne.n	8004328 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e2f1      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004274:	d106      	bne.n	8004284 <HAL_RCC_OscConfig+0x24c>
 8004276:	4b0c      	ldr	r3, [pc, #48]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a0b      	ldr	r2, [pc, #44]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 800427c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	e025      	b.n	80042d0 <HAL_RCC_OscConfig+0x298>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800428c:	d114      	bne.n	80042b8 <HAL_RCC_OscConfig+0x280>
 800428e:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a05      	ldr	r2, [pc, #20]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 8004294:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	4b03      	ldr	r3, [pc, #12]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a02      	ldr	r2, [pc, #8]	; (80042a8 <HAL_RCC_OscConfig+0x270>)
 80042a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042a4:	6013      	str	r3, [r2, #0]
 80042a6:	e013      	b.n	80042d0 <HAL_RCC_OscConfig+0x298>
 80042a8:	40021000 	.word	0x40021000
 80042ac:	0800a1a0 	.word	0x0800a1a0
 80042b0:	20000004 	.word	0x20000004
 80042b4:	20000008 	.word	0x20000008
 80042b8:	4ba0      	ldr	r3, [pc, #640]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a9f      	ldr	r2, [pc, #636]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80042be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042c2:	6013      	str	r3, [r2, #0]
 80042c4:	4b9d      	ldr	r3, [pc, #628]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a9c      	ldr	r2, [pc, #624]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80042ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d013      	beq.n	8004300 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d8:	f7fd fe82 	bl	8001fe0 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042e0:	f7fd fe7e 	bl	8001fe0 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b64      	cmp	r3, #100	; 0x64
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e2ae      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042f2:	4b92      	ldr	r3, [pc, #584]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0f0      	beq.n	80042e0 <HAL_RCC_OscConfig+0x2a8>
 80042fe:	e014      	b.n	800432a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004300:	f7fd fe6e 	bl	8001fe0 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004308:	f7fd fe6a 	bl	8001fe0 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b64      	cmp	r3, #100	; 0x64
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e29a      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800431a:	4b88      	ldr	r3, [pc, #544]	; (800453c <HAL_RCC_OscConfig+0x504>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1f0      	bne.n	8004308 <HAL_RCC_OscConfig+0x2d0>
 8004326:	e000      	b.n	800432a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004328:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0302 	and.w	r3, r3, #2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d060      	beq.n	80043f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	2b04      	cmp	r3, #4
 800433a:	d005      	beq.n	8004348 <HAL_RCC_OscConfig+0x310>
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	2b0c      	cmp	r3, #12
 8004340:	d119      	bne.n	8004376 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	2b02      	cmp	r3, #2
 8004346:	d116      	bne.n	8004376 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004348:	4b7c      	ldr	r3, [pc, #496]	; (800453c <HAL_RCC_OscConfig+0x504>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004350:	2b00      	cmp	r3, #0
 8004352:	d005      	beq.n	8004360 <HAL_RCC_OscConfig+0x328>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d101      	bne.n	8004360 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e277      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004360:	4b76      	ldr	r3, [pc, #472]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	061b      	lsls	r3, r3, #24
 800436e:	4973      	ldr	r1, [pc, #460]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004370:	4313      	orrs	r3, r2
 8004372:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004374:	e040      	b.n	80043f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d023      	beq.n	80043c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800437e:	4b6f      	ldr	r3, [pc, #444]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a6e      	ldr	r2, [pc, #440]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800438a:	f7fd fe29 	bl	8001fe0 <HAL_GetTick>
 800438e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004392:	f7fd fe25 	bl	8001fe0 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e255      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043a4:	4b65      	ldr	r3, [pc, #404]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0f0      	beq.n	8004392 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043b0:	4b62      	ldr	r3, [pc, #392]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	061b      	lsls	r3, r3, #24
 80043be:	495f      	ldr	r1, [pc, #380]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	604b      	str	r3, [r1, #4]
 80043c4:	e018      	b.n	80043f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043c6:	4b5d      	ldr	r3, [pc, #372]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a5c      	ldr	r2, [pc, #368]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80043cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d2:	f7fd fe05 	bl	8001fe0 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043d8:	e008      	b.n	80043ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043da:	f7fd fe01 	bl	8001fe0 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d901      	bls.n	80043ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e231      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043ec:	4b53      	ldr	r3, [pc, #332]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1f0      	bne.n	80043da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0308 	and.w	r3, r3, #8
 8004400:	2b00      	cmp	r3, #0
 8004402:	d03c      	beq.n	800447e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	695b      	ldr	r3, [r3, #20]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d01c      	beq.n	8004446 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800440c:	4b4b      	ldr	r3, [pc, #300]	; (800453c <HAL_RCC_OscConfig+0x504>)
 800440e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004412:	4a4a      	ldr	r2, [pc, #296]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004414:	f043 0301 	orr.w	r3, r3, #1
 8004418:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800441c:	f7fd fde0 	bl	8001fe0 <HAL_GetTick>
 8004420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004422:	e008      	b.n	8004436 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004424:	f7fd fddc 	bl	8001fe0 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	2b02      	cmp	r3, #2
 8004430:	d901      	bls.n	8004436 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e20c      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004436:	4b41      	ldr	r3, [pc, #260]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004438:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0ef      	beq.n	8004424 <HAL_RCC_OscConfig+0x3ec>
 8004444:	e01b      	b.n	800447e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004446:	4b3d      	ldr	r3, [pc, #244]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004448:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800444c:	4a3b      	ldr	r2, [pc, #236]	; (800453c <HAL_RCC_OscConfig+0x504>)
 800444e:	f023 0301 	bic.w	r3, r3, #1
 8004452:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004456:	f7fd fdc3 	bl	8001fe0 <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800445c:	e008      	b.n	8004470 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800445e:	f7fd fdbf 	bl	8001fe0 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b02      	cmp	r3, #2
 800446a:	d901      	bls.n	8004470 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e1ef      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004470:	4b32      	ldr	r3, [pc, #200]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004472:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1ef      	bne.n	800445e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0304 	and.w	r3, r3, #4
 8004486:	2b00      	cmp	r3, #0
 8004488:	f000 80a6 	beq.w	80045d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800448c:	2300      	movs	r3, #0
 800448e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004490:	4b2a      	ldr	r3, [pc, #168]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004492:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10d      	bne.n	80044b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800449c:	4b27      	ldr	r3, [pc, #156]	; (800453c <HAL_RCC_OscConfig+0x504>)
 800449e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a0:	4a26      	ldr	r2, [pc, #152]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80044a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044a6:	6593      	str	r3, [r2, #88]	; 0x58
 80044a8:	4b24      	ldr	r3, [pc, #144]	; (800453c <HAL_RCC_OscConfig+0x504>)
 80044aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044b0:	60bb      	str	r3, [r7, #8]
 80044b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044b4:	2301      	movs	r3, #1
 80044b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044b8:	4b21      	ldr	r3, [pc, #132]	; (8004540 <HAL_RCC_OscConfig+0x508>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d118      	bne.n	80044f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044c4:	4b1e      	ldr	r3, [pc, #120]	; (8004540 <HAL_RCC_OscConfig+0x508>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a1d      	ldr	r2, [pc, #116]	; (8004540 <HAL_RCC_OscConfig+0x508>)
 80044ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044d0:	f7fd fd86 	bl	8001fe0 <HAL_GetTick>
 80044d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044d6:	e008      	b.n	80044ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044d8:	f7fd fd82 	bl	8001fe0 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e1b2      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044ea:	4b15      	ldr	r3, [pc, #84]	; (8004540 <HAL_RCC_OscConfig+0x508>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d0f0      	beq.n	80044d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d108      	bne.n	8004510 <HAL_RCC_OscConfig+0x4d8>
 80044fe:	4b0f      	ldr	r3, [pc, #60]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004504:	4a0d      	ldr	r2, [pc, #52]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800450e:	e029      	b.n	8004564 <HAL_RCC_OscConfig+0x52c>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	2b05      	cmp	r3, #5
 8004516:	d115      	bne.n	8004544 <HAL_RCC_OscConfig+0x50c>
 8004518:	4b08      	ldr	r3, [pc, #32]	; (800453c <HAL_RCC_OscConfig+0x504>)
 800451a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800451e:	4a07      	ldr	r2, [pc, #28]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004520:	f043 0304 	orr.w	r3, r3, #4
 8004524:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004528:	4b04      	ldr	r3, [pc, #16]	; (800453c <HAL_RCC_OscConfig+0x504>)
 800452a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800452e:	4a03      	ldr	r2, [pc, #12]	; (800453c <HAL_RCC_OscConfig+0x504>)
 8004530:	f043 0301 	orr.w	r3, r3, #1
 8004534:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004538:	e014      	b.n	8004564 <HAL_RCC_OscConfig+0x52c>
 800453a:	bf00      	nop
 800453c:	40021000 	.word	0x40021000
 8004540:	40007000 	.word	0x40007000
 8004544:	4b9a      	ldr	r3, [pc, #616]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 8004546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800454a:	4a99      	ldr	r2, [pc, #612]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800454c:	f023 0301 	bic.w	r3, r3, #1
 8004550:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004554:	4b96      	ldr	r3, [pc, #600]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 8004556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800455a:	4a95      	ldr	r2, [pc, #596]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800455c:	f023 0304 	bic.w	r3, r3, #4
 8004560:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d016      	beq.n	800459a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800456c:	f7fd fd38 	bl	8001fe0 <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004572:	e00a      	b.n	800458a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004574:	f7fd fd34 	bl	8001fe0 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004582:	4293      	cmp	r3, r2
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e162      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800458a:	4b89      	ldr	r3, [pc, #548]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800458c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d0ed      	beq.n	8004574 <HAL_RCC_OscConfig+0x53c>
 8004598:	e015      	b.n	80045c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800459a:	f7fd fd21 	bl	8001fe0 <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045a0:	e00a      	b.n	80045b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045a2:	f7fd fd1d 	bl	8001fe0 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d901      	bls.n	80045b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e14b      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045b8:	4b7d      	ldr	r3, [pc, #500]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80045ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1ed      	bne.n	80045a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045c6:	7ffb      	ldrb	r3, [r7, #31]
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d105      	bne.n	80045d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045cc:	4b78      	ldr	r3, [pc, #480]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80045ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d0:	4a77      	ldr	r2, [pc, #476]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80045d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045d6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0320 	and.w	r3, r3, #32
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d03c      	beq.n	800465e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d01c      	beq.n	8004626 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80045ec:	4b70      	ldr	r3, [pc, #448]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80045ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80045f2:	4a6f      	ldr	r2, [pc, #444]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80045f4:	f043 0301 	orr.w	r3, r3, #1
 80045f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045fc:	f7fd fcf0 	bl	8001fe0 <HAL_GetTick>
 8004600:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004602:	e008      	b.n	8004616 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004604:	f7fd fcec 	bl	8001fe0 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e11c      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004616:	4b66      	ldr	r3, [pc, #408]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 8004618:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0ef      	beq.n	8004604 <HAL_RCC_OscConfig+0x5cc>
 8004624:	e01b      	b.n	800465e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004626:	4b62      	ldr	r3, [pc, #392]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 8004628:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800462c:	4a60      	ldr	r2, [pc, #384]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800462e:	f023 0301 	bic.w	r3, r3, #1
 8004632:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004636:	f7fd fcd3 	bl	8001fe0 <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800463c:	e008      	b.n	8004650 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800463e:	f7fd fccf 	bl	8001fe0 <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	2b02      	cmp	r3, #2
 800464a:	d901      	bls.n	8004650 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e0ff      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004650:	4b57      	ldr	r3, [pc, #348]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 8004652:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1ef      	bne.n	800463e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 80f3 	beq.w	800484e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800466c:	2b02      	cmp	r3, #2
 800466e:	f040 80c9 	bne.w	8004804 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004672:	4b4f      	ldr	r3, [pc, #316]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	f003 0203 	and.w	r2, r3, #3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004682:	429a      	cmp	r2, r3
 8004684:	d12c      	bne.n	80046e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004690:	3b01      	subs	r3, #1
 8004692:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004694:	429a      	cmp	r2, r3
 8004696:	d123      	bne.n	80046e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d11b      	bne.n	80046e0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d113      	bne.n	80046e0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c2:	085b      	lsrs	r3, r3, #1
 80046c4:	3b01      	subs	r3, #1
 80046c6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d109      	bne.n	80046e0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d6:	085b      	lsrs	r3, r3, #1
 80046d8:	3b01      	subs	r3, #1
 80046da:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046dc:	429a      	cmp	r2, r3
 80046de:	d06b      	beq.n	80047b8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	2b0c      	cmp	r3, #12
 80046e4:	d062      	beq.n	80047ac <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80046e6:	4b32      	ldr	r3, [pc, #200]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e0ac      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80046f6:	4b2e      	ldr	r3, [pc, #184]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a2d      	ldr	r2, [pc, #180]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80046fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004700:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004702:	f7fd fc6d 	bl	8001fe0 <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800470a:	f7fd fc69 	bl	8001fe0 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e099      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800471c:	4b24      	ldr	r3, [pc, #144]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1f0      	bne.n	800470a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004728:	4b21      	ldr	r3, [pc, #132]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800472a:	68da      	ldr	r2, [r3, #12]
 800472c:	4b21      	ldr	r3, [pc, #132]	; (80047b4 <HAL_RCC_OscConfig+0x77c>)
 800472e:	4013      	ands	r3, r2
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004738:	3a01      	subs	r2, #1
 800473a:	0112      	lsls	r2, r2, #4
 800473c:	4311      	orrs	r1, r2
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004742:	0212      	lsls	r2, r2, #8
 8004744:	4311      	orrs	r1, r2
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800474a:	0852      	lsrs	r2, r2, #1
 800474c:	3a01      	subs	r2, #1
 800474e:	0552      	lsls	r2, r2, #21
 8004750:	4311      	orrs	r1, r2
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004756:	0852      	lsrs	r2, r2, #1
 8004758:	3a01      	subs	r2, #1
 800475a:	0652      	lsls	r2, r2, #25
 800475c:	4311      	orrs	r1, r2
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004762:	06d2      	lsls	r2, r2, #27
 8004764:	430a      	orrs	r2, r1
 8004766:	4912      	ldr	r1, [pc, #72]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 8004768:	4313      	orrs	r3, r2
 800476a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800476c:	4b10      	ldr	r3, [pc, #64]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a0f      	ldr	r2, [pc, #60]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 8004772:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004776:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004778:	4b0d      	ldr	r3, [pc, #52]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	4a0c      	ldr	r2, [pc, #48]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 800477e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004782:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004784:	f7fd fc2c 	bl	8001fe0 <HAL_GetTick>
 8004788:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800478c:	f7fd fc28 	bl	8001fe0 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e058      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800479e:	4b04      	ldr	r3, [pc, #16]	; (80047b0 <HAL_RCC_OscConfig+0x778>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0f0      	beq.n	800478c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047aa:	e050      	b.n	800484e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e04f      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
 80047b0:	40021000 	.word	0x40021000
 80047b4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047b8:	4b27      	ldr	r3, [pc, #156]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d144      	bne.n	800484e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047c4:	4b24      	ldr	r3, [pc, #144]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a23      	ldr	r2, [pc, #140]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 80047ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047d0:	4b21      	ldr	r3, [pc, #132]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	4a20      	ldr	r2, [pc, #128]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 80047d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047dc:	f7fd fc00 	bl	8001fe0 <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e4:	f7fd fbfc 	bl	8001fe0 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e02c      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047f6:	4b18      	ldr	r3, [pc, #96]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0f0      	beq.n	80047e4 <HAL_RCC_OscConfig+0x7ac>
 8004802:	e024      	b.n	800484e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	2b0c      	cmp	r3, #12
 8004808:	d01f      	beq.n	800484a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800480a:	4b13      	ldr	r3, [pc, #76]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a12      	ldr	r2, [pc, #72]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 8004810:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004816:	f7fd fbe3 	bl	8001fe0 <HAL_GetTick>
 800481a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800481c:	e008      	b.n	8004830 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481e:	f7fd fbdf 	bl	8001fe0 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b02      	cmp	r3, #2
 800482a:	d901      	bls.n	8004830 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e00f      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004830:	4b09      	ldr	r3, [pc, #36]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1f0      	bne.n	800481e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800483c:	4b06      	ldr	r3, [pc, #24]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 800483e:	68da      	ldr	r2, [r3, #12]
 8004840:	4905      	ldr	r1, [pc, #20]	; (8004858 <HAL_RCC_OscConfig+0x820>)
 8004842:	4b06      	ldr	r3, [pc, #24]	; (800485c <HAL_RCC_OscConfig+0x824>)
 8004844:	4013      	ands	r3, r2
 8004846:	60cb      	str	r3, [r1, #12]
 8004848:	e001      	b.n	800484e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e000      	b.n	8004850 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3720      	adds	r7, #32
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	40021000 	.word	0x40021000
 800485c:	feeefffc 	.word	0xfeeefffc

08004860 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e0e7      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004874:	4b75      	ldr	r3, [pc, #468]	; (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	429a      	cmp	r2, r3
 8004880:	d910      	bls.n	80048a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004882:	4b72      	ldr	r3, [pc, #456]	; (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f023 0207 	bic.w	r2, r3, #7
 800488a:	4970      	ldr	r1, [pc, #448]	; (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	4313      	orrs	r3, r2
 8004890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004892:	4b6e      	ldr	r3, [pc, #440]	; (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0307 	and.w	r3, r3, #7
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	429a      	cmp	r2, r3
 800489e:	d001      	beq.n	80048a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e0cf      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d010      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689a      	ldr	r2, [r3, #8]
 80048b4:	4b66      	ldr	r3, [pc, #408]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048bc:	429a      	cmp	r2, r3
 80048be:	d908      	bls.n	80048d2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c0:	4b63      	ldr	r3, [pc, #396]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	4960      	ldr	r1, [pc, #384]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d04c      	beq.n	8004978 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b03      	cmp	r3, #3
 80048e4:	d107      	bne.n	80048f6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048e6:	4b5a      	ldr	r3, [pc, #360]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d121      	bne.n	8004936 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e0a6      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d107      	bne.n	800490e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048fe:	4b54      	ldr	r3, [pc, #336]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d115      	bne.n	8004936 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e09a      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d107      	bne.n	8004926 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004916:	4b4e      	ldr	r3, [pc, #312]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d109      	bne.n	8004936 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e08e      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004926:	4b4a      	ldr	r3, [pc, #296]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e086      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004936:	4b46      	ldr	r3, [pc, #280]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f023 0203 	bic.w	r2, r3, #3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	4943      	ldr	r1, [pc, #268]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004944:	4313      	orrs	r3, r2
 8004946:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004948:	f7fd fb4a 	bl	8001fe0 <HAL_GetTick>
 800494c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494e:	e00a      	b.n	8004966 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004950:	f7fd fb46 	bl	8001fe0 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f241 3288 	movw	r2, #5000	; 0x1388
 800495e:	4293      	cmp	r3, r2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e06e      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004966:	4b3a      	ldr	r3, [pc, #232]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 020c 	and.w	r2, r3, #12
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	429a      	cmp	r2, r3
 8004976:	d1eb      	bne.n	8004950 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d010      	beq.n	80049a6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	689a      	ldr	r2, [r3, #8]
 8004988:	4b31      	ldr	r3, [pc, #196]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004990:	429a      	cmp	r2, r3
 8004992:	d208      	bcs.n	80049a6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004994:	4b2e      	ldr	r3, [pc, #184]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	492b      	ldr	r1, [pc, #172]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049a6:	4b29      	ldr	r3, [pc, #164]	; (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d210      	bcs.n	80049d6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049b4:	4b25      	ldr	r3, [pc, #148]	; (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f023 0207 	bic.w	r2, r3, #7
 80049bc:	4923      	ldr	r1, [pc, #140]	; (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c4:	4b21      	ldr	r3, [pc, #132]	; (8004a4c <HAL_RCC_ClockConfig+0x1ec>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0307 	and.w	r3, r3, #7
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d001      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e036      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d008      	beq.n	80049f4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049e2:	4b1b      	ldr	r3, [pc, #108]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	4918      	ldr	r1, [pc, #96]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0308 	and.w	r3, r3, #8
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d009      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a00:	4b13      	ldr	r3, [pc, #76]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	4910      	ldr	r1, [pc, #64]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a14:	f000 f824 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	4b0d      	ldr	r3, [pc, #52]	; (8004a50 <HAL_RCC_ClockConfig+0x1f0>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	091b      	lsrs	r3, r3, #4
 8004a20:	f003 030f 	and.w	r3, r3, #15
 8004a24:	490b      	ldr	r1, [pc, #44]	; (8004a54 <HAL_RCC_ClockConfig+0x1f4>)
 8004a26:	5ccb      	ldrb	r3, [r1, r3]
 8004a28:	f003 031f 	and.w	r3, r3, #31
 8004a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a30:	4a09      	ldr	r2, [pc, #36]	; (8004a58 <HAL_RCC_ClockConfig+0x1f8>)
 8004a32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a34:	4b09      	ldr	r3, [pc, #36]	; (8004a5c <HAL_RCC_ClockConfig+0x1fc>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7fd fa81 	bl	8001f40 <HAL_InitTick>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a42:	7afb      	ldrb	r3, [r7, #11]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40022000 	.word	0x40022000
 8004a50:	40021000 	.word	0x40021000
 8004a54:	0800a1a0 	.word	0x0800a1a0
 8004a58:	20000004 	.word	0x20000004
 8004a5c:	20000008 	.word	0x20000008

08004a60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b089      	sub	sp, #36	; 0x24
 8004a64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a66:	2300      	movs	r3, #0
 8004a68:	61fb      	str	r3, [r7, #28]
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a6e:	4b3e      	ldr	r3, [pc, #248]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 030c 	and.w	r3, r3, #12
 8004a76:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a78:	4b3b      	ldr	r3, [pc, #236]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	f003 0303 	and.w	r3, r3, #3
 8004a80:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d005      	beq.n	8004a94 <HAL_RCC_GetSysClockFreq+0x34>
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	2b0c      	cmp	r3, #12
 8004a8c:	d121      	bne.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d11e      	bne.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a94:	4b34      	ldr	r3, [pc, #208]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d107      	bne.n	8004ab0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004aa0:	4b31      	ldr	r3, [pc, #196]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aa6:	0a1b      	lsrs	r3, r3, #8
 8004aa8:	f003 030f 	and.w	r3, r3, #15
 8004aac:	61fb      	str	r3, [r7, #28]
 8004aae:	e005      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ab0:	4b2d      	ldr	r3, [pc, #180]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	091b      	lsrs	r3, r3, #4
 8004ab6:	f003 030f 	and.w	r3, r3, #15
 8004aba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004abc:	4a2b      	ldr	r2, [pc, #172]	; (8004b6c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10d      	bne.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ad0:	e00a      	b.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b04      	cmp	r3, #4
 8004ad6:	d102      	bne.n	8004ade <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ad8:	4b25      	ldr	r3, [pc, #148]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ada:	61bb      	str	r3, [r7, #24]
 8004adc:	e004      	b.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b08      	cmp	r3, #8
 8004ae2:	d101      	bne.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ae4:	4b23      	ldr	r3, [pc, #140]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x114>)
 8004ae6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b0c      	cmp	r3, #12
 8004aec:	d134      	bne.n	8004b58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004aee:	4b1e      	ldr	r3, [pc, #120]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d003      	beq.n	8004b06 <HAL_RCC_GetSysClockFreq+0xa6>
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b03      	cmp	r3, #3
 8004b02:	d003      	beq.n	8004b0c <HAL_RCC_GetSysClockFreq+0xac>
 8004b04:	e005      	b.n	8004b12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b06:	4b1a      	ldr	r3, [pc, #104]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b08:	617b      	str	r3, [r7, #20]
      break;
 8004b0a:	e005      	b.n	8004b18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b0c:	4b19      	ldr	r3, [pc, #100]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b0e:	617b      	str	r3, [r7, #20]
      break;
 8004b10:	e002      	b.n	8004b18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	617b      	str	r3, [r7, #20]
      break;
 8004b16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b18:	4b13      	ldr	r3, [pc, #76]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	3301      	adds	r3, #1
 8004b24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b26:	4b10      	ldr	r3, [pc, #64]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	0a1b      	lsrs	r3, r3, #8
 8004b2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	fb03 f202 	mul.w	r2, r3, r2
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b3e:	4b0a      	ldr	r3, [pc, #40]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	0e5b      	lsrs	r3, r3, #25
 8004b44:	f003 0303 	and.w	r3, r3, #3
 8004b48:	3301      	adds	r3, #1
 8004b4a:	005b      	lsls	r3, r3, #1
 8004b4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b58:	69bb      	ldr	r3, [r7, #24]
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3724      	adds	r7, #36	; 0x24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40021000 	.word	0x40021000
 8004b6c:	0800a1b8 	.word	0x0800a1b8
 8004b70:	00f42400 	.word	0x00f42400
 8004b74:	007a1200 	.word	0x007a1200

08004b78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b7c:	4b03      	ldr	r3, [pc, #12]	; (8004b8c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	20000004 	.word	0x20000004

08004b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b94:	f7ff fff0 	bl	8004b78 <HAL_RCC_GetHCLKFreq>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	4b06      	ldr	r3, [pc, #24]	; (8004bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	0a1b      	lsrs	r3, r3, #8
 8004ba0:	f003 0307 	and.w	r3, r3, #7
 8004ba4:	4904      	ldr	r1, [pc, #16]	; (8004bb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ba6:	5ccb      	ldrb	r3, [r1, r3]
 8004ba8:	f003 031f 	and.w	r3, r3, #31
 8004bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	0800a1b0 	.word	0x0800a1b0

08004bbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bc0:	f7ff ffda 	bl	8004b78 <HAL_RCC_GetHCLKFreq>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	4b06      	ldr	r3, [pc, #24]	; (8004be0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	0adb      	lsrs	r3, r3, #11
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	4904      	ldr	r1, [pc, #16]	; (8004be4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bd2:	5ccb      	ldrb	r3, [r1, r3]
 8004bd4:	f003 031f 	and.w	r3, r3, #31
 8004bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40021000 	.word	0x40021000
 8004be4:	0800a1b0 	.word	0x0800a1b0

08004be8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bf4:	4b2a      	ldr	r3, [pc, #168]	; (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c00:	f7ff f9b6 	bl	8003f70 <HAL_PWREx_GetVoltageRange>
 8004c04:	6178      	str	r0, [r7, #20]
 8004c06:	e014      	b.n	8004c32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c08:	4b25      	ldr	r3, [pc, #148]	; (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c0c:	4a24      	ldr	r2, [pc, #144]	; (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c12:	6593      	str	r3, [r2, #88]	; 0x58
 8004c14:	4b22      	ldr	r3, [pc, #136]	; (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c1c:	60fb      	str	r3, [r7, #12]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c20:	f7ff f9a6 	bl	8003f70 <HAL_PWREx_GetVoltageRange>
 8004c24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c26:	4b1e      	ldr	r3, [pc, #120]	; (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c2a:	4a1d      	ldr	r2, [pc, #116]	; (8004ca0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c30:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c38:	d10b      	bne.n	8004c52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b80      	cmp	r3, #128	; 0x80
 8004c3e:	d919      	bls.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2ba0      	cmp	r3, #160	; 0xa0
 8004c44:	d902      	bls.n	8004c4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c46:	2302      	movs	r3, #2
 8004c48:	613b      	str	r3, [r7, #16]
 8004c4a:	e013      	b.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	613b      	str	r3, [r7, #16]
 8004c50:	e010      	b.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b80      	cmp	r3, #128	; 0x80
 8004c56:	d902      	bls.n	8004c5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c58:	2303      	movs	r3, #3
 8004c5a:	613b      	str	r3, [r7, #16]
 8004c5c:	e00a      	b.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b80      	cmp	r3, #128	; 0x80
 8004c62:	d102      	bne.n	8004c6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c64:	2302      	movs	r3, #2
 8004c66:	613b      	str	r3, [r7, #16]
 8004c68:	e004      	b.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b70      	cmp	r3, #112	; 0x70
 8004c6e:	d101      	bne.n	8004c74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c70:	2301      	movs	r3, #1
 8004c72:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c74:	4b0b      	ldr	r3, [pc, #44]	; (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f023 0207 	bic.w	r2, r3, #7
 8004c7c:	4909      	ldr	r1, [pc, #36]	; (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c84:	4b07      	ldr	r3, [pc, #28]	; (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0307 	and.w	r3, r3, #7
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d001      	beq.n	8004c96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3718      	adds	r7, #24
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	40021000 	.word	0x40021000
 8004ca4:	40022000 	.word	0x40022000

08004ca8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d031      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004ccc:	d01a      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004cce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004cd2:	d814      	bhi.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d009      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cd8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004cdc:	d10f      	bne.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004cde:	4b5d      	ldr	r3, [pc, #372]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	4a5c      	ldr	r2, [pc, #368]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cea:	e00c      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	3304      	adds	r3, #4
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 f9ce 	bl	8005094 <RCCEx_PLLSAI1_Config>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cfc:	e003      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	74fb      	strb	r3, [r7, #19]
      break;
 8004d02:	e000      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004d04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d06:	7cfb      	ldrb	r3, [r7, #19]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10b      	bne.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d0c:	4b51      	ldr	r3, [pc, #324]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d1a:	494e      	ldr	r1, [pc, #312]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004d22:	e001      	b.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d24:	7cfb      	ldrb	r3, [r7, #19]
 8004d26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f000 809e 	beq.w	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d36:	2300      	movs	r3, #0
 8004d38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d3a:	4b46      	ldr	r3, [pc, #280]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d101      	bne.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004d46:	2301      	movs	r3, #1
 8004d48:	e000      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00d      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d50:	4b40      	ldr	r3, [pc, #256]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d54:	4a3f      	ldr	r2, [pc, #252]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d5a:	6593      	str	r3, [r2, #88]	; 0x58
 8004d5c:	4b3d      	ldr	r3, [pc, #244]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d64:	60bb      	str	r3, [r7, #8]
 8004d66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d6c:	4b3a      	ldr	r3, [pc, #232]	; (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a39      	ldr	r2, [pc, #228]	; (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004d72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d78:	f7fd f932 	bl	8001fe0 <HAL_GetTick>
 8004d7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d7e:	e009      	b.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d80:	f7fd f92e 	bl	8001fe0 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d902      	bls.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	74fb      	strb	r3, [r7, #19]
        break;
 8004d92:	e005      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d94:	4b30      	ldr	r3, [pc, #192]	; (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d0ef      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004da0:	7cfb      	ldrb	r3, [r7, #19]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d15a      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004da6:	4b2b      	ldr	r3, [pc, #172]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004db0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d01e      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d019      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004dc2:	4b24      	ldr	r3, [pc, #144]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dcc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004dce:	4b21      	ldr	r3, [pc, #132]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd4:	4a1f      	ldr	r2, [pc, #124]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004dde:	4b1d      	ldr	r3, [pc, #116]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004de4:	4a1b      	ldr	r2, [pc, #108]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004dee:	4a19      	ldr	r2, [pc, #100]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d016      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e00:	f7fd f8ee 	bl	8001fe0 <HAL_GetTick>
 8004e04:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e06:	e00b      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e08:	f7fd f8ea 	bl	8001fe0 <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d902      	bls.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	74fb      	strb	r3, [r7, #19]
            break;
 8004e1e:	e006      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e20:	4b0c      	ldr	r3, [pc, #48]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d0ec      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004e2e:	7cfb      	ldrb	r3, [r7, #19]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10b      	bne.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e34:	4b07      	ldr	r3, [pc, #28]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e3a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e42:	4904      	ldr	r1, [pc, #16]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e44:	4313      	orrs	r3, r2
 8004e46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e4a:	e009      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e4c:	7cfb      	ldrb	r3, [r7, #19]
 8004e4e:	74bb      	strb	r3, [r7, #18]
 8004e50:	e006      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004e52:	bf00      	nop
 8004e54:	40021000 	.word	0x40021000
 8004e58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e5c:	7cfb      	ldrb	r3, [r7, #19]
 8004e5e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e60:	7c7b      	ldrb	r3, [r7, #17]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d105      	bne.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e66:	4b8a      	ldr	r3, [pc, #552]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e6a:	4a89      	ldr	r2, [pc, #548]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e70:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0301 	and.w	r3, r3, #1
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00a      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e7e:	4b84      	ldr	r3, [pc, #528]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e84:	f023 0203 	bic.w	r2, r3, #3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	4980      	ldr	r1, [pc, #512]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00a      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ea0:	4b7b      	ldr	r3, [pc, #492]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea6:	f023 020c 	bic.w	r2, r3, #12
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eae:	4978      	ldr	r1, [pc, #480]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0320 	and.w	r3, r3, #32
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00a      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ec2:	4b73      	ldr	r3, [pc, #460]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed0:	496f      	ldr	r1, [pc, #444]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00a      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ee4:	4b6a      	ldr	r3, [pc, #424]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eea:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ef2:	4967      	ldr	r1, [pc, #412]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00a      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f06:	4b62      	ldr	r3, [pc, #392]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f0c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f14:	495e      	ldr	r1, [pc, #376]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d00a      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f28:	4b59      	ldr	r3, [pc, #356]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f2e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f36:	4956      	ldr	r1, [pc, #344]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00a      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f4a:	4b51      	ldr	r3, [pc, #324]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f58:	494d      	ldr	r1, [pc, #308]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d028      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f6c:	4b48      	ldr	r3, [pc, #288]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f72:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7a:	4945      	ldr	r1, [pc, #276]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f86:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f8a:	d106      	bne.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f8c:	4b40      	ldr	r3, [pc, #256]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	4a3f      	ldr	r2, [pc, #252]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f96:	60d3      	str	r3, [r2, #12]
 8004f98:	e011      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fa2:	d10c      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	3304      	adds	r3, #4
 8004fa8:	2101      	movs	r1, #1
 8004faa:	4618      	mov	r0, r3
 8004fac:	f000 f872 	bl	8005094 <RCCEx_PLLSAI1_Config>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004fb4:	7cfb      	ldrb	r3, [r7, #19]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d001      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004fba:	7cfb      	ldrb	r3, [r7, #19]
 8004fbc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d028      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004fca:	4b31      	ldr	r3, [pc, #196]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fd0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd8:	492d      	ldr	r1, [pc, #180]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fe8:	d106      	bne.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fea:	4b29      	ldr	r3, [pc, #164]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	4a28      	ldr	r2, [pc, #160]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ff0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ff4:	60d3      	str	r3, [r2, #12]
 8004ff6:	e011      	b.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ffc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005000:	d10c      	bne.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	3304      	adds	r3, #4
 8005006:	2101      	movs	r1, #1
 8005008:	4618      	mov	r0, r3
 800500a:	f000 f843 	bl	8005094 <RCCEx_PLLSAI1_Config>
 800500e:	4603      	mov	r3, r0
 8005010:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005012:	7cfb      	ldrb	r3, [r7, #19]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d001      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005018:	7cfb      	ldrb	r3, [r7, #19]
 800501a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d01c      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005028:	4b19      	ldr	r3, [pc, #100]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800502a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800502e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005036:	4916      	ldr	r1, [pc, #88]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005038:	4313      	orrs	r3, r2
 800503a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005042:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005046:	d10c      	bne.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	3304      	adds	r3, #4
 800504c:	2102      	movs	r1, #2
 800504e:	4618      	mov	r0, r3
 8005050:	f000 f820 	bl	8005094 <RCCEx_PLLSAI1_Config>
 8005054:	4603      	mov	r3, r0
 8005056:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005058:	7cfb      	ldrb	r3, [r7, #19]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800505e:	7cfb      	ldrb	r3, [r7, #19]
 8005060:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00a      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800506e:	4b08      	ldr	r3, [pc, #32]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005070:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005074:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800507c:	4904      	ldr	r1, [pc, #16]	; (8005090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800507e:	4313      	orrs	r3, r2
 8005080:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005084:	7cbb      	ldrb	r3, [r7, #18]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3718      	adds	r7, #24
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	40021000 	.word	0x40021000

08005094 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800509e:	2300      	movs	r3, #0
 80050a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050a2:	4b74      	ldr	r3, [pc, #464]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d018      	beq.n	80050e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80050ae:	4b71      	ldr	r3, [pc, #452]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f003 0203 	and.w	r2, r3, #3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d10d      	bne.n	80050da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
       ||
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d009      	beq.n	80050da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80050c6:	4b6b      	ldr	r3, [pc, #428]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	091b      	lsrs	r3, r3, #4
 80050cc:	f003 0307 	and.w	r3, r3, #7
 80050d0:	1c5a      	adds	r2, r3, #1
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
       ||
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d047      	beq.n	800516a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	73fb      	strb	r3, [r7, #15]
 80050de:	e044      	b.n	800516a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2b03      	cmp	r3, #3
 80050e6:	d018      	beq.n	800511a <RCCEx_PLLSAI1_Config+0x86>
 80050e8:	2b03      	cmp	r3, #3
 80050ea:	d825      	bhi.n	8005138 <RCCEx_PLLSAI1_Config+0xa4>
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d002      	beq.n	80050f6 <RCCEx_PLLSAI1_Config+0x62>
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d009      	beq.n	8005108 <RCCEx_PLLSAI1_Config+0x74>
 80050f4:	e020      	b.n	8005138 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80050f6:	4b5f      	ldr	r3, [pc, #380]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d11d      	bne.n	800513e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005106:	e01a      	b.n	800513e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005108:	4b5a      	ldr	r3, [pc, #360]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005110:	2b00      	cmp	r3, #0
 8005112:	d116      	bne.n	8005142 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005118:	e013      	b.n	8005142 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800511a:	4b56      	ldr	r3, [pc, #344]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10f      	bne.n	8005146 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005126:	4b53      	ldr	r3, [pc, #332]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d109      	bne.n	8005146 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005136:	e006      	b.n	8005146 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
      break;
 800513c:	e004      	b.n	8005148 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800513e:	bf00      	nop
 8005140:	e002      	b.n	8005148 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005142:	bf00      	nop
 8005144:	e000      	b.n	8005148 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005146:	bf00      	nop
    }

    if(status == HAL_OK)
 8005148:	7bfb      	ldrb	r3, [r7, #15]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d10d      	bne.n	800516a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800514e:	4b49      	ldr	r3, [pc, #292]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6819      	ldr	r1, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	3b01      	subs	r3, #1
 8005160:	011b      	lsls	r3, r3, #4
 8005162:	430b      	orrs	r3, r1
 8005164:	4943      	ldr	r1, [pc, #268]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005166:	4313      	orrs	r3, r2
 8005168:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800516a:	7bfb      	ldrb	r3, [r7, #15]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d17c      	bne.n	800526a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005170:	4b40      	ldr	r3, [pc, #256]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a3f      	ldr	r2, [pc, #252]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005176:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800517a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800517c:	f7fc ff30 	bl	8001fe0 <HAL_GetTick>
 8005180:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005182:	e009      	b.n	8005198 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005184:	f7fc ff2c 	bl	8001fe0 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b02      	cmp	r3, #2
 8005190:	d902      	bls.n	8005198 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	73fb      	strb	r3, [r7, #15]
        break;
 8005196:	e005      	b.n	80051a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005198:	4b36      	ldr	r3, [pc, #216]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1ef      	bne.n	8005184 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80051a4:	7bfb      	ldrb	r3, [r7, #15]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d15f      	bne.n	800526a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d110      	bne.n	80051d2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051b0:	4b30      	ldr	r3, [pc, #192]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80051b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	6892      	ldr	r2, [r2, #8]
 80051c0:	0211      	lsls	r1, r2, #8
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	68d2      	ldr	r2, [r2, #12]
 80051c6:	06d2      	lsls	r2, r2, #27
 80051c8:	430a      	orrs	r2, r1
 80051ca:	492a      	ldr	r1, [pc, #168]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	610b      	str	r3, [r1, #16]
 80051d0:	e027      	b.n	8005222 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d112      	bne.n	80051fe <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051d8:	4b26      	ldr	r3, [pc, #152]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80051e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	6892      	ldr	r2, [r2, #8]
 80051e8:	0211      	lsls	r1, r2, #8
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	6912      	ldr	r2, [r2, #16]
 80051ee:	0852      	lsrs	r2, r2, #1
 80051f0:	3a01      	subs	r2, #1
 80051f2:	0552      	lsls	r2, r2, #21
 80051f4:	430a      	orrs	r2, r1
 80051f6:	491f      	ldr	r1, [pc, #124]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051f8:	4313      	orrs	r3, r2
 80051fa:	610b      	str	r3, [r1, #16]
 80051fc:	e011      	b.n	8005222 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80051fe:	4b1d      	ldr	r3, [pc, #116]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005206:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6892      	ldr	r2, [r2, #8]
 800520e:	0211      	lsls	r1, r2, #8
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	6952      	ldr	r2, [r2, #20]
 8005214:	0852      	lsrs	r2, r2, #1
 8005216:	3a01      	subs	r2, #1
 8005218:	0652      	lsls	r2, r2, #25
 800521a:	430a      	orrs	r2, r1
 800521c:	4915      	ldr	r1, [pc, #84]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 800521e:	4313      	orrs	r3, r2
 8005220:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005222:	4b14      	ldr	r3, [pc, #80]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a13      	ldr	r2, [pc, #76]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005228:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800522c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800522e:	f7fc fed7 	bl	8001fe0 <HAL_GetTick>
 8005232:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005234:	e009      	b.n	800524a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005236:	f7fc fed3 	bl	8001fe0 <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	2b02      	cmp	r3, #2
 8005242:	d902      	bls.n	800524a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	73fb      	strb	r3, [r7, #15]
          break;
 8005248:	e005      	b.n	8005256 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800524a:	4b0a      	ldr	r3, [pc, #40]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d0ef      	beq.n	8005236 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005256:	7bfb      	ldrb	r3, [r7, #15]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d106      	bne.n	800526a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800525c:	4b05      	ldr	r3, [pc, #20]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	4903      	ldr	r1, [pc, #12]	; (8005274 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005266:	4313      	orrs	r3, r2
 8005268:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800526a:	7bfb      	ldrb	r3, [r7, #15]
}
 800526c:	4618      	mov	r0, r3
 800526e:	3710      	adds	r7, #16
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	40021000 	.word	0x40021000

08005278 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e040      	b.n	800530c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800528e:	2b00      	cmp	r3, #0
 8005290:	d106      	bne.n	80052a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f7fc fc98 	bl	8001bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2224      	movs	r2, #36	; 0x24
 80052a4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0201 	bic.w	r2, r2, #1
 80052b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fbc2 	bl	8005a40 <UART_SetConfig>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d101      	bne.n	80052c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e022      	b.n	800530c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 fde2 	bl	8005e98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	685a      	ldr	r2, [r3, #4]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689a      	ldr	r2, [r3, #8]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f042 0201 	orr.w	r2, r2, #1
 8005302:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 fe69 	bl	8005fdc <UART_CheckIdleState>
 800530a:	4603      	mov	r3, r0
}
 800530c:	4618      	mov	r0, r3
 800530e:	3708      	adds	r7, #8
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08a      	sub	sp, #40	; 0x28
 8005318:	af02      	add	r7, sp, #8
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	603b      	str	r3, [r7, #0]
 8005320:	4613      	mov	r3, r2
 8005322:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005328:	2b20      	cmp	r3, #32
 800532a:	f040 8082 	bne.w	8005432 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d002      	beq.n	800533a <HAL_UART_Transmit+0x26>
 8005334:	88fb      	ldrh	r3, [r7, #6]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d101      	bne.n	800533e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e07a      	b.n	8005434 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005344:	2b01      	cmp	r3, #1
 8005346:	d101      	bne.n	800534c <HAL_UART_Transmit+0x38>
 8005348:	2302      	movs	r3, #2
 800534a:	e073      	b.n	8005434 <HAL_UART_Transmit+0x120>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2200      	movs	r2, #0
 8005358:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2221      	movs	r2, #33	; 0x21
 8005360:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005362:	f7fc fe3d 	bl	8001fe0 <HAL_GetTick>
 8005366:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	88fa      	ldrh	r2, [r7, #6]
 800536c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	88fa      	ldrh	r2, [r7, #6]
 8005374:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005380:	d108      	bne.n	8005394 <HAL_UART_Transmit+0x80>
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d104      	bne.n	8005394 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800538a:	2300      	movs	r3, #0
 800538c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	61bb      	str	r3, [r7, #24]
 8005392:	e003      	b.n	800539c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005398:	2300      	movs	r3, #0
 800539a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80053a4:	e02d      	b.n	8005402 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	2200      	movs	r2, #0
 80053ae:	2180      	movs	r1, #128	; 0x80
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f000 fe5c 	bl	800606e <UART_WaitOnFlagUntilTimeout>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d001      	beq.n	80053c0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e039      	b.n	8005434 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10b      	bne.n	80053de <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	881a      	ldrh	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053d2:	b292      	uxth	r2, r2
 80053d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	3302      	adds	r3, #2
 80053da:	61bb      	str	r3, [r7, #24]
 80053dc:	e008      	b.n	80053f0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	781a      	ldrb	r2, [r3, #0]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	b292      	uxth	r2, r2
 80053e8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	3301      	adds	r3, #1
 80053ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005408:	b29b      	uxth	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1cb      	bne.n	80053a6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2200      	movs	r2, #0
 8005416:	2140      	movs	r1, #64	; 0x40
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 fe28 	bl	800606e <UART_WaitOnFlagUntilTimeout>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e005      	b.n	8005434 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2220      	movs	r2, #32
 800542c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800542e:	2300      	movs	r3, #0
 8005430:	e000      	b.n	8005434 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005432:	2302      	movs	r3, #2
  }
}
 8005434:	4618      	mov	r0, r3
 8005436:	3720      	adds	r7, #32
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b0ba      	sub	sp, #232	; 0xe8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005462:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005466:	f640 030f 	movw	r3, #2063	; 0x80f
 800546a:	4013      	ands	r3, r2
 800546c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005470:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005474:	2b00      	cmp	r3, #0
 8005476:	d115      	bne.n	80054a4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800547c:	f003 0320 	and.w	r3, r3, #32
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00f      	beq.n	80054a4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005488:	f003 0320 	and.w	r3, r3, #32
 800548c:	2b00      	cmp	r3, #0
 800548e:	d009      	beq.n	80054a4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005494:	2b00      	cmp	r3, #0
 8005496:	f000 82a6 	beq.w	80059e6 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	4798      	blx	r3
      }
      return;
 80054a2:	e2a0      	b.n	80059e6 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80054a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 8117 	beq.w	80056dc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80054ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d106      	bne.n	80054c8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80054ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80054be:	4b85      	ldr	r3, [pc, #532]	; (80056d4 <HAL_UART_IRQHandler+0x298>)
 80054c0:	4013      	ands	r3, r2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f000 810a 	beq.w	80056dc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80054c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d011      	beq.n	80054f8 <HAL_UART_IRQHandler+0xbc>
 80054d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00b      	beq.n	80054f8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2201      	movs	r2, #1
 80054e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054ee:	f043 0201 	orr.w	r2, r3, #1
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b00      	cmp	r3, #0
 8005502:	d011      	beq.n	8005528 <HAL_UART_IRQHandler+0xec>
 8005504:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00b      	beq.n	8005528 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2202      	movs	r2, #2
 8005516:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800551e:	f043 0204 	orr.w	r2, r3, #4
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005528:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800552c:	f003 0304 	and.w	r3, r3, #4
 8005530:	2b00      	cmp	r3, #0
 8005532:	d011      	beq.n	8005558 <HAL_UART_IRQHandler+0x11c>
 8005534:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00b      	beq.n	8005558 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2204      	movs	r2, #4
 8005546:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800554e:	f043 0202 	orr.w	r2, r3, #2
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800555c:	f003 0308 	and.w	r3, r3, #8
 8005560:	2b00      	cmp	r3, #0
 8005562:	d017      	beq.n	8005594 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005568:	f003 0320 	and.w	r3, r3, #32
 800556c:	2b00      	cmp	r3, #0
 800556e:	d105      	bne.n	800557c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005570:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005574:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00b      	beq.n	8005594 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2208      	movs	r2, #8
 8005582:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800558a:	f043 0208 	orr.w	r2, r3, #8
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005598:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800559c:	2b00      	cmp	r3, #0
 800559e:	d012      	beq.n	80055c6 <HAL_UART_IRQHandler+0x18a>
 80055a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00c      	beq.n	80055c6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055bc:	f043 0220 	orr.w	r2, r3, #32
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 820c 	beq.w	80059ea <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80055d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055d6:	f003 0320 	and.w	r3, r3, #32
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00d      	beq.n	80055fa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80055de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055e2:	f003 0320 	and.w	r3, r3, #32
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d007      	beq.n	80055fa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005600:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560e:	2b40      	cmp	r3, #64	; 0x40
 8005610:	d005      	beq.n	800561e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005612:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005616:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800561a:	2b00      	cmp	r3, #0
 800561c:	d04f      	beq.n	80056be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 fde9 	bl	80061f6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562e:	2b40      	cmp	r3, #64	; 0x40
 8005630:	d141      	bne.n	80056b6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	3308      	adds	r3, #8
 8005638:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005640:	e853 3f00 	ldrex	r3, [r3]
 8005644:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005648:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800564c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005650:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3308      	adds	r3, #8
 800565a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800565e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005662:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800566a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800566e:	e841 2300 	strex	r3, r2, [r1]
 8005672:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005676:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1d9      	bne.n	8005632 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005682:	2b00      	cmp	r3, #0
 8005684:	d013      	beq.n	80056ae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800568a:	4a13      	ldr	r2, [pc, #76]	; (80056d8 <HAL_UART_IRQHandler+0x29c>)
 800568c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005692:	4618      	mov	r0, r3
 8005694:	f7fc fe23 	bl	80022de <HAL_DMA_Abort_IT>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d017      	beq.n	80056ce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80056a8:	4610      	mov	r0, r2
 80056aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ac:	e00f      	b.n	80056ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 f9b0 	bl	8005a14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056b4:	e00b      	b.n	80056ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 f9ac 	bl	8005a14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056bc:	e007      	b.n	80056ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 f9a8 	bl	8005a14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80056cc:	e18d      	b.n	80059ea <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ce:	bf00      	nop
    return;
 80056d0:	e18b      	b.n	80059ea <HAL_UART_IRQHandler+0x5ae>
 80056d2:	bf00      	nop
 80056d4:	04000120 	.word	0x04000120
 80056d8:	080062bd 	.word	0x080062bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	f040 8146 	bne.w	8005972 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80056e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ea:	f003 0310 	and.w	r3, r3, #16
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f000 813f 	beq.w	8005972 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80056f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056f8:	f003 0310 	and.w	r3, r3, #16
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 8138 	beq.w	8005972 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2210      	movs	r2, #16
 8005708:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005714:	2b40      	cmp	r3, #64	; 0x40
 8005716:	f040 80b4 	bne.w	8005882 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005726:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800572a:	2b00      	cmp	r3, #0
 800572c:	f000 815f 	beq.w	80059ee <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005736:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800573a:	429a      	cmp	r2, r3
 800573c:	f080 8157 	bcs.w	80059ee <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005746:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0320 	and.w	r3, r3, #32
 8005756:	2b00      	cmp	r3, #0
 8005758:	f040 8085 	bne.w	8005866 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005764:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005768:	e853 3f00 	ldrex	r3, [r3]
 800576c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005770:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005774:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005778:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	461a      	mov	r2, r3
 8005782:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005786:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800578a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005792:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005796:	e841 2300 	strex	r3, r2, [r1]
 800579a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800579e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1da      	bne.n	800575c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	3308      	adds	r3, #8
 80057ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057b0:	e853 3f00 	ldrex	r3, [r3]
 80057b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80057b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80057b8:	f023 0301 	bic.w	r3, r3, #1
 80057bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	3308      	adds	r3, #8
 80057c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80057ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80057ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80057d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80057d6:	e841 2300 	strex	r3, r2, [r1]
 80057da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80057dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1e1      	bne.n	80057a6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	3308      	adds	r3, #8
 80057e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80057ec:	e853 3f00 	ldrex	r3, [r3]
 80057f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80057f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	3308      	adds	r3, #8
 8005802:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005806:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005808:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800580c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005814:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1e3      	bne.n	80057e2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2220      	movs	r2, #32
 800581e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800582e:	e853 3f00 	ldrex	r3, [r3]
 8005832:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005834:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005836:	f023 0310 	bic.w	r3, r3, #16
 800583a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	461a      	mov	r2, r3
 8005844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005848:	65bb      	str	r3, [r7, #88]	; 0x58
 800584a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800584e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005856:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e4      	bne.n	8005826 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005860:	4618      	mov	r0, r3
 8005862:	f7fc fcfe 	bl	8002262 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005872:	b29b      	uxth	r3, r3
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	b29b      	uxth	r3, r3
 8005878:	4619      	mov	r1, r3
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f8d4 	bl	8005a28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005880:	e0b5      	b.n	80059ee <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800588e:	b29b      	uxth	r3, r3
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800589c:	b29b      	uxth	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 80a7 	beq.w	80059f2 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 80058a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f000 80a2 	beq.w	80059f2 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058b6:	e853 3f00 	ldrex	r3, [r3]
 80058ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80058bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	461a      	mov	r2, r3
 80058cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80058d0:	647b      	str	r3, [r7, #68]	; 0x44
 80058d2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80058d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058d8:	e841 2300 	strex	r3, r2, [r1]
 80058dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80058de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1e4      	bne.n	80058ae <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3308      	adds	r3, #8
 80058ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ee:	e853 3f00 	ldrex	r3, [r3]
 80058f2:	623b      	str	r3, [r7, #32]
   return(result);
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	f023 0301 	bic.w	r3, r3, #1
 80058fa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3308      	adds	r3, #8
 8005904:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005908:	633a      	str	r2, [r7, #48]	; 0x30
 800590a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800590e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005910:	e841 2300 	strex	r3, r2, [r1]
 8005914:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e3      	bne.n	80058e4 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2220      	movs	r2, #32
 8005920:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	e853 3f00 	ldrex	r3, [r3]
 800593a:	60fb      	str	r3, [r7, #12]
   return(result);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0310 	bic.w	r3, r3, #16
 8005942:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	461a      	mov	r2, r3
 800594c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005950:	61fb      	str	r3, [r7, #28]
 8005952:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005954:	69b9      	ldr	r1, [r7, #24]
 8005956:	69fa      	ldr	r2, [r7, #28]
 8005958:	e841 2300 	strex	r3, r2, [r1]
 800595c:	617b      	str	r3, [r7, #20]
   return(result);
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d1e4      	bne.n	800592e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005964:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005968:	4619      	mov	r1, r3
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 f85c 	bl	8005a28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005970:	e03f      	b.n	80059f2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005976:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00e      	beq.n	800599c <HAL_UART_IRQHandler+0x560>
 800597e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d008      	beq.n	800599c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005992:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f000 fcd1 	bl	800633c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800599a:	e02d      	b.n	80059f8 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800599c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00e      	beq.n	80059c6 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80059a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d008      	beq.n	80059c6 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d01c      	beq.n	80059f6 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	4798      	blx	r3
    }
    return;
 80059c4:	e017      	b.n	80059f6 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80059c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d012      	beq.n	80059f8 <HAL_UART_IRQHandler+0x5bc>
 80059d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00c      	beq.n	80059f8 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 fc82 	bl	80062e8 <UART_EndTransmit_IT>
    return;
 80059e4:	e008      	b.n	80059f8 <HAL_UART_IRQHandler+0x5bc>
      return;
 80059e6:	bf00      	nop
 80059e8:	e006      	b.n	80059f8 <HAL_UART_IRQHandler+0x5bc>
    return;
 80059ea:	bf00      	nop
 80059ec:	e004      	b.n	80059f8 <HAL_UART_IRQHandler+0x5bc>
      return;
 80059ee:	bf00      	nop
 80059f0:	e002      	b.n	80059f8 <HAL_UART_IRQHandler+0x5bc>
      return;
 80059f2:	bf00      	nop
 80059f4:	e000      	b.n	80059f8 <HAL_UART_IRQHandler+0x5bc>
    return;
 80059f6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80059f8:	37e8      	adds	r7, #232	; 0xe8
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop

08005a00 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	460b      	mov	r3, r1
 8005a32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a44:	b08a      	sub	sp, #40	; 0x28
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	689a      	ldr	r2, [r3, #8]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	431a      	orrs	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	69db      	ldr	r3, [r3, #28]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4bb4      	ldr	r3, [pc, #720]	; (8005d40 <UART_SetConfig+0x300>)
 8005a70:	4013      	ands	r3, r2
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	6812      	ldr	r2, [r2, #0]
 8005a76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a78:	430b      	orrs	r3, r1
 8005a7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4aa9      	ldr	r2, [pc, #676]	; (8005d44 <UART_SetConfig+0x304>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d004      	beq.n	8005aac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005abc:	430a      	orrs	r2, r1
 8005abe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4aa0      	ldr	r2, [pc, #640]	; (8005d48 <UART_SetConfig+0x308>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d126      	bne.n	8005b18 <UART_SetConfig+0xd8>
 8005aca:	4ba0      	ldr	r3, [pc, #640]	; (8005d4c <UART_SetConfig+0x30c>)
 8005acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad0:	f003 0303 	and.w	r3, r3, #3
 8005ad4:	2b03      	cmp	r3, #3
 8005ad6:	d81b      	bhi.n	8005b10 <UART_SetConfig+0xd0>
 8005ad8:	a201      	add	r2, pc, #4	; (adr r2, 8005ae0 <UART_SetConfig+0xa0>)
 8005ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ade:	bf00      	nop
 8005ae0:	08005af1 	.word	0x08005af1
 8005ae4:	08005b01 	.word	0x08005b01
 8005ae8:	08005af9 	.word	0x08005af9
 8005aec:	08005b09 	.word	0x08005b09
 8005af0:	2301      	movs	r3, #1
 8005af2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005af6:	e080      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005af8:	2302      	movs	r3, #2
 8005afa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005afe:	e07c      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b00:	2304      	movs	r3, #4
 8005b02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b06:	e078      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b08:	2308      	movs	r3, #8
 8005b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b0e:	e074      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b10:	2310      	movs	r3, #16
 8005b12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b16:	e070      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a8c      	ldr	r2, [pc, #560]	; (8005d50 <UART_SetConfig+0x310>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d138      	bne.n	8005b94 <UART_SetConfig+0x154>
 8005b22:	4b8a      	ldr	r3, [pc, #552]	; (8005d4c <UART_SetConfig+0x30c>)
 8005b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b28:	f003 030c 	and.w	r3, r3, #12
 8005b2c:	2b0c      	cmp	r3, #12
 8005b2e:	d82d      	bhi.n	8005b8c <UART_SetConfig+0x14c>
 8005b30:	a201      	add	r2, pc, #4	; (adr r2, 8005b38 <UART_SetConfig+0xf8>)
 8005b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b36:	bf00      	nop
 8005b38:	08005b6d 	.word	0x08005b6d
 8005b3c:	08005b8d 	.word	0x08005b8d
 8005b40:	08005b8d 	.word	0x08005b8d
 8005b44:	08005b8d 	.word	0x08005b8d
 8005b48:	08005b7d 	.word	0x08005b7d
 8005b4c:	08005b8d 	.word	0x08005b8d
 8005b50:	08005b8d 	.word	0x08005b8d
 8005b54:	08005b8d 	.word	0x08005b8d
 8005b58:	08005b75 	.word	0x08005b75
 8005b5c:	08005b8d 	.word	0x08005b8d
 8005b60:	08005b8d 	.word	0x08005b8d
 8005b64:	08005b8d 	.word	0x08005b8d
 8005b68:	08005b85 	.word	0x08005b85
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b72:	e042      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b74:	2302      	movs	r3, #2
 8005b76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b7a:	e03e      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b7c:	2304      	movs	r3, #4
 8005b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b82:	e03a      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b84:	2308      	movs	r3, #8
 8005b86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b8a:	e036      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b8c:	2310      	movs	r3, #16
 8005b8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b92:	e032      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a6a      	ldr	r2, [pc, #424]	; (8005d44 <UART_SetConfig+0x304>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d12a      	bne.n	8005bf4 <UART_SetConfig+0x1b4>
 8005b9e:	4b6b      	ldr	r3, [pc, #428]	; (8005d4c <UART_SetConfig+0x30c>)
 8005ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ba8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bac:	d01a      	beq.n	8005be4 <UART_SetConfig+0x1a4>
 8005bae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bb2:	d81b      	bhi.n	8005bec <UART_SetConfig+0x1ac>
 8005bb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bb8:	d00c      	beq.n	8005bd4 <UART_SetConfig+0x194>
 8005bba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bbe:	d815      	bhi.n	8005bec <UART_SetConfig+0x1ac>
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d003      	beq.n	8005bcc <UART_SetConfig+0x18c>
 8005bc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bc8:	d008      	beq.n	8005bdc <UART_SetConfig+0x19c>
 8005bca:	e00f      	b.n	8005bec <UART_SetConfig+0x1ac>
 8005bcc:	2300      	movs	r3, #0
 8005bce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bd2:	e012      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005bd4:	2302      	movs	r3, #2
 8005bd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bda:	e00e      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005bdc:	2304      	movs	r3, #4
 8005bde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005be2:	e00a      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005be4:	2308      	movs	r3, #8
 8005be6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bea:	e006      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005bec:	2310      	movs	r3, #16
 8005bee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf2:	e002      	b.n	8005bfa <UART_SetConfig+0x1ba>
 8005bf4:	2310      	movs	r3, #16
 8005bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a51      	ldr	r2, [pc, #324]	; (8005d44 <UART_SetConfig+0x304>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d17a      	bne.n	8005cfa <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005c08:	2b08      	cmp	r3, #8
 8005c0a:	d824      	bhi.n	8005c56 <UART_SetConfig+0x216>
 8005c0c:	a201      	add	r2, pc, #4	; (adr r2, 8005c14 <UART_SetConfig+0x1d4>)
 8005c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c12:	bf00      	nop
 8005c14:	08005c39 	.word	0x08005c39
 8005c18:	08005c57 	.word	0x08005c57
 8005c1c:	08005c41 	.word	0x08005c41
 8005c20:	08005c57 	.word	0x08005c57
 8005c24:	08005c47 	.word	0x08005c47
 8005c28:	08005c57 	.word	0x08005c57
 8005c2c:	08005c57 	.word	0x08005c57
 8005c30:	08005c57 	.word	0x08005c57
 8005c34:	08005c4f 	.word	0x08005c4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c38:	f7fe ffaa 	bl	8004b90 <HAL_RCC_GetPCLK1Freq>
 8005c3c:	61f8      	str	r0, [r7, #28]
        break;
 8005c3e:	e010      	b.n	8005c62 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c40:	4b44      	ldr	r3, [pc, #272]	; (8005d54 <UART_SetConfig+0x314>)
 8005c42:	61fb      	str	r3, [r7, #28]
        break;
 8005c44:	e00d      	b.n	8005c62 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c46:	f7fe ff0b 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 8005c4a:	61f8      	str	r0, [r7, #28]
        break;
 8005c4c:	e009      	b.n	8005c62 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c52:	61fb      	str	r3, [r7, #28]
        break;
 8005c54:	e005      	b.n	8005c62 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005c56:	2300      	movs	r3, #0
 8005c58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005c60:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 8107 	beq.w	8005e78 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	685a      	ldr	r2, [r3, #4]
 8005c6e:	4613      	mov	r3, r2
 8005c70:	005b      	lsls	r3, r3, #1
 8005c72:	4413      	add	r3, r2
 8005c74:	69fa      	ldr	r2, [r7, #28]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d305      	bcc.n	8005c86 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c80:	69fa      	ldr	r2, [r7, #28]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d903      	bls.n	8005c8e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005c8c:	e0f4      	b.n	8005e78 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	2200      	movs	r2, #0
 8005c92:	461c      	mov	r4, r3
 8005c94:	4615      	mov	r5, r2
 8005c96:	f04f 0200 	mov.w	r2, #0
 8005c9a:	f04f 0300 	mov.w	r3, #0
 8005c9e:	022b      	lsls	r3, r5, #8
 8005ca0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005ca4:	0222      	lsls	r2, r4, #8
 8005ca6:	68f9      	ldr	r1, [r7, #12]
 8005ca8:	6849      	ldr	r1, [r1, #4]
 8005caa:	0849      	lsrs	r1, r1, #1
 8005cac:	2000      	movs	r0, #0
 8005cae:	4688      	mov	r8, r1
 8005cb0:	4681      	mov	r9, r0
 8005cb2:	eb12 0a08 	adds.w	sl, r2, r8
 8005cb6:	eb43 0b09 	adc.w	fp, r3, r9
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	603b      	str	r3, [r7, #0]
 8005cc2:	607a      	str	r2, [r7, #4]
 8005cc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cc8:	4650      	mov	r0, sl
 8005cca:	4659      	mov	r1, fp
 8005ccc:	f7fa ffbc 	bl	8000c48 <__aeabi_uldivmod>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cde:	d308      	bcc.n	8005cf2 <UART_SetConfig+0x2b2>
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ce6:	d204      	bcs.n	8005cf2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	69ba      	ldr	r2, [r7, #24]
 8005cee:	60da      	str	r2, [r3, #12]
 8005cf0:	e0c2      	b.n	8005e78 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005cf8:	e0be      	b.n	8005e78 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	69db      	ldr	r3, [r3, #28]
 8005cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d02:	d16a      	bne.n	8005dda <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8005d04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d08:	2b08      	cmp	r3, #8
 8005d0a:	d834      	bhi.n	8005d76 <UART_SetConfig+0x336>
 8005d0c:	a201      	add	r2, pc, #4	; (adr r2, 8005d14 <UART_SetConfig+0x2d4>)
 8005d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d12:	bf00      	nop
 8005d14:	08005d39 	.word	0x08005d39
 8005d18:	08005d59 	.word	0x08005d59
 8005d1c:	08005d61 	.word	0x08005d61
 8005d20:	08005d77 	.word	0x08005d77
 8005d24:	08005d67 	.word	0x08005d67
 8005d28:	08005d77 	.word	0x08005d77
 8005d2c:	08005d77 	.word	0x08005d77
 8005d30:	08005d77 	.word	0x08005d77
 8005d34:	08005d6f 	.word	0x08005d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d38:	f7fe ff2a 	bl	8004b90 <HAL_RCC_GetPCLK1Freq>
 8005d3c:	61f8      	str	r0, [r7, #28]
        break;
 8005d3e:	e020      	b.n	8005d82 <UART_SetConfig+0x342>
 8005d40:	efff69f3 	.word	0xefff69f3
 8005d44:	40008000 	.word	0x40008000
 8005d48:	40013800 	.word	0x40013800
 8005d4c:	40021000 	.word	0x40021000
 8005d50:	40004400 	.word	0x40004400
 8005d54:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d58:	f7fe ff30 	bl	8004bbc <HAL_RCC_GetPCLK2Freq>
 8005d5c:	61f8      	str	r0, [r7, #28]
        break;
 8005d5e:	e010      	b.n	8005d82 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d60:	4b4c      	ldr	r3, [pc, #304]	; (8005e94 <UART_SetConfig+0x454>)
 8005d62:	61fb      	str	r3, [r7, #28]
        break;
 8005d64:	e00d      	b.n	8005d82 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d66:	f7fe fe7b 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 8005d6a:	61f8      	str	r0, [r7, #28]
        break;
 8005d6c:	e009      	b.n	8005d82 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d72:	61fb      	str	r3, [r7, #28]
        break;
 8005d74:	e005      	b.n	8005d82 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005d76:	2300      	movs	r3, #0
 8005d78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005d80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d077      	beq.n	8005e78 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	005a      	lsls	r2, r3, #1
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	085b      	lsrs	r3, r3, #1
 8005d92:	441a      	add	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d9c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	2b0f      	cmp	r3, #15
 8005da2:	d916      	bls.n	8005dd2 <UART_SetConfig+0x392>
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005daa:	d212      	bcs.n	8005dd2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	f023 030f 	bic.w	r3, r3, #15
 8005db4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	085b      	lsrs	r3, r3, #1
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	f003 0307 	and.w	r3, r3, #7
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	8afb      	ldrh	r3, [r7, #22]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	8afa      	ldrh	r2, [r7, #22]
 8005dce:	60da      	str	r2, [r3, #12]
 8005dd0:	e052      	b.n	8005e78 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005dd8:	e04e      	b.n	8005e78 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005dda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005dde:	2b08      	cmp	r3, #8
 8005de0:	d827      	bhi.n	8005e32 <UART_SetConfig+0x3f2>
 8005de2:	a201      	add	r2, pc, #4	; (adr r2, 8005de8 <UART_SetConfig+0x3a8>)
 8005de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de8:	08005e0d 	.word	0x08005e0d
 8005dec:	08005e15 	.word	0x08005e15
 8005df0:	08005e1d 	.word	0x08005e1d
 8005df4:	08005e33 	.word	0x08005e33
 8005df8:	08005e23 	.word	0x08005e23
 8005dfc:	08005e33 	.word	0x08005e33
 8005e00:	08005e33 	.word	0x08005e33
 8005e04:	08005e33 	.word	0x08005e33
 8005e08:	08005e2b 	.word	0x08005e2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e0c:	f7fe fec0 	bl	8004b90 <HAL_RCC_GetPCLK1Freq>
 8005e10:	61f8      	str	r0, [r7, #28]
        break;
 8005e12:	e014      	b.n	8005e3e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e14:	f7fe fed2 	bl	8004bbc <HAL_RCC_GetPCLK2Freq>
 8005e18:	61f8      	str	r0, [r7, #28]
        break;
 8005e1a:	e010      	b.n	8005e3e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e1c:	4b1d      	ldr	r3, [pc, #116]	; (8005e94 <UART_SetConfig+0x454>)
 8005e1e:	61fb      	str	r3, [r7, #28]
        break;
 8005e20:	e00d      	b.n	8005e3e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e22:	f7fe fe1d 	bl	8004a60 <HAL_RCC_GetSysClockFreq>
 8005e26:	61f8      	str	r0, [r7, #28]
        break;
 8005e28:	e009      	b.n	8005e3e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e2e:	61fb      	str	r3, [r7, #28]
        break;
 8005e30:	e005      	b.n	8005e3e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8005e32:	2300      	movs	r3, #0
 8005e34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005e3c:	bf00      	nop
    }

    if (pclk != 0U)
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d019      	beq.n	8005e78 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	085a      	lsrs	r2, r3, #1
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	441a      	add	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e56:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	2b0f      	cmp	r3, #15
 8005e5c:	d909      	bls.n	8005e72 <UART_SetConfig+0x432>
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e64:	d205      	bcs.n	8005e72 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	60da      	str	r2, [r3, #12]
 8005e70:	e002      	b.n	8005e78 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005e84:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3728      	adds	r7, #40	; 0x28
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e92:	bf00      	nop
 8005e94:	00f42400 	.word	0x00f42400

08005e98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d00a      	beq.n	8005ec2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d00a      	beq.n	8005ee4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee8:	f003 0304 	and.w	r3, r3, #4
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d00a      	beq.n	8005f06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0a:	f003 0308 	and.w	r3, r3, #8
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00a      	beq.n	8005f28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	430a      	orrs	r2, r1
 8005f26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2c:	f003 0310 	and.w	r3, r3, #16
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d00a      	beq.n	8005f4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	430a      	orrs	r2, r1
 8005f48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4e:	f003 0320 	and.w	r3, r3, #32
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00a      	beq.n	8005f6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	430a      	orrs	r2, r1
 8005f6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d01a      	beq.n	8005fae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	430a      	orrs	r2, r1
 8005f8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f96:	d10a      	bne.n	8005fae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	430a      	orrs	r2, r1
 8005fac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d00a      	beq.n	8005fd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	605a      	str	r2, [r3, #4]
  }
}
 8005fd0:	bf00      	nop
 8005fd2:	370c      	adds	r7, #12
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af02      	add	r7, sp, #8
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fec:	f7fb fff8 	bl	8001fe0 <HAL_GetTick>
 8005ff0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0308 	and.w	r3, r3, #8
 8005ffc:	2b08      	cmp	r3, #8
 8005ffe:	d10e      	bne.n	800601e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006000:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 f82d 	bl	800606e <UART_WaitOnFlagUntilTimeout>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d001      	beq.n	800601e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800601a:	2303      	movs	r3, #3
 800601c:	e023      	b.n	8006066 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 0304 	and.w	r3, r3, #4
 8006028:	2b04      	cmp	r3, #4
 800602a:	d10e      	bne.n	800604a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800602c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f817 	bl	800606e <UART_WaitOnFlagUntilTimeout>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	e00d      	b.n	8006066 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2220      	movs	r2, #32
 800604e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2220      	movs	r2, #32
 8006054:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}

0800606e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800606e:	b580      	push	{r7, lr}
 8006070:	b09c      	sub	sp, #112	; 0x70
 8006072:	af00      	add	r7, sp, #0
 8006074:	60f8      	str	r0, [r7, #12]
 8006076:	60b9      	str	r1, [r7, #8]
 8006078:	603b      	str	r3, [r7, #0]
 800607a:	4613      	mov	r3, r2
 800607c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800607e:	e0a5      	b.n	80061cc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006080:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006086:	f000 80a1 	beq.w	80061cc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800608a:	f7fb ffa9 	bl	8001fe0 <HAL_GetTick>
 800608e:	4602      	mov	r2, r0
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006096:	429a      	cmp	r2, r3
 8006098:	d302      	bcc.n	80060a0 <UART_WaitOnFlagUntilTimeout+0x32>
 800609a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800609c:	2b00      	cmp	r3, #0
 800609e:	d13e      	bne.n	800611e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060a8:	e853 3f00 	ldrex	r3, [r3]
 80060ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80060ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80060b4:	667b      	str	r3, [r7, #100]	; 0x64
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	461a      	mov	r2, r3
 80060bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80060c0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80060c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80060c6:	e841 2300 	strex	r3, r2, [r1]
 80060ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80060cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d1e6      	bne.n	80060a0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	3308      	adds	r3, #8
 80060d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060dc:	e853 3f00 	ldrex	r3, [r3]
 80060e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060e4:	f023 0301 	bic.w	r3, r3, #1
 80060e8:	663b      	str	r3, [r7, #96]	; 0x60
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	3308      	adds	r3, #8
 80060f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80060f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80060f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80060f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060fa:	e841 2300 	strex	r3, r2, [r1]
 80060fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1e5      	bne.n	80060d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2220      	movs	r2, #32
 800610a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2220      	movs	r2, #32
 8006110:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e067      	b.n	80061ee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 0304 	and.w	r3, r3, #4
 8006128:	2b00      	cmp	r3, #0
 800612a:	d04f      	beq.n	80061cc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006136:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800613a:	d147      	bne.n	80061cc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006144:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800614c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800614e:	e853 3f00 	ldrex	r3, [r3]
 8006152:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800615a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	461a      	mov	r2, r3
 8006162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006164:	637b      	str	r3, [r7, #52]	; 0x34
 8006166:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006168:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800616a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800616c:	e841 2300 	strex	r3, r2, [r1]
 8006170:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1e6      	bne.n	8006146 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	3308      	adds	r3, #8
 800617e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	e853 3f00 	ldrex	r3, [r3]
 8006186:	613b      	str	r3, [r7, #16]
   return(result);
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	f023 0301 	bic.w	r3, r3, #1
 800618e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	3308      	adds	r3, #8
 8006196:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006198:	623a      	str	r2, [r7, #32]
 800619a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619c:	69f9      	ldr	r1, [r7, #28]
 800619e:	6a3a      	ldr	r2, [r7, #32]
 80061a0:	e841 2300 	strex	r3, r2, [r1]
 80061a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1e5      	bne.n	8006178 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2220      	movs	r2, #32
 80061b0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2220      	movs	r2, #32
 80061b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2220      	movs	r2, #32
 80061bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80061c8:	2303      	movs	r3, #3
 80061ca:	e010      	b.n	80061ee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	69da      	ldr	r2, [r3, #28]
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	4013      	ands	r3, r2
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	429a      	cmp	r2, r3
 80061da:	bf0c      	ite	eq
 80061dc:	2301      	moveq	r3, #1
 80061de:	2300      	movne	r3, #0
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	461a      	mov	r2, r3
 80061e4:	79fb      	ldrb	r3, [r7, #7]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	f43f af4a 	beq.w	8006080 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061ec:	2300      	movs	r3, #0
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3770      	adds	r7, #112	; 0x70
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061f6:	b480      	push	{r7}
 80061f8:	b095      	sub	sp, #84	; 0x54
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006206:	e853 3f00 	ldrex	r3, [r3]
 800620a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800620c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800620e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006212:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	461a      	mov	r2, r3
 800621a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800621c:	643b      	str	r3, [r7, #64]	; 0x40
 800621e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006220:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006222:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006224:	e841 2300 	strex	r3, r2, [r1]
 8006228:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800622a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1e6      	bne.n	80061fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	3308      	adds	r3, #8
 8006236:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006238:	6a3b      	ldr	r3, [r7, #32]
 800623a:	e853 3f00 	ldrex	r3, [r3]
 800623e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	f023 0301 	bic.w	r3, r3, #1
 8006246:	64bb      	str	r3, [r7, #72]	; 0x48
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3308      	adds	r3, #8
 800624e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006250:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006252:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006254:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006256:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006258:	e841 2300 	strex	r3, r2, [r1]
 800625c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800625e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006260:	2b00      	cmp	r3, #0
 8006262:	d1e5      	bne.n	8006230 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006268:	2b01      	cmp	r3, #1
 800626a:	d118      	bne.n	800629e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	60bb      	str	r3, [r7, #8]
   return(result);
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f023 0310 	bic.w	r3, r3, #16
 8006280:	647b      	str	r3, [r7, #68]	; 0x44
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	461a      	mov	r2, r3
 8006288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800628a:	61bb      	str	r3, [r7, #24]
 800628c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800628e:	6979      	ldr	r1, [r7, #20]
 8006290:	69ba      	ldr	r2, [r7, #24]
 8006292:	e841 2300 	strex	r3, r2, [r1]
 8006296:	613b      	str	r3, [r7, #16]
   return(result);
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1e6      	bne.n	800626c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2220      	movs	r2, #32
 80062a2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	665a      	str	r2, [r3, #100]	; 0x64
}
 80062b0:	bf00      	nop
 80062b2:	3754      	adds	r7, #84	; 0x54
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062da:	68f8      	ldr	r0, [r7, #12]
 80062dc:	f7ff fb9a 	bl	8005a14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062e0:	bf00      	nop
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006304:	61fb      	str	r3, [r7, #28]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	61bb      	str	r3, [r7, #24]
 8006310:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006312:	6979      	ldr	r1, [r7, #20]
 8006314:	69ba      	ldr	r2, [r7, #24]
 8006316:	e841 2300 	strex	r3, r2, [r1]
 800631a:	613b      	str	r3, [r7, #16]
   return(result);
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1e6      	bne.n	80062f0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2220      	movs	r2, #32
 8006326:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f7ff fb66 	bl	8005a00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006334:	bf00      	nop
 8006336:	3720      	adds	r7, #32
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006344:	bf00      	nop
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <__errno>:
 8006350:	4b01      	ldr	r3, [pc, #4]	; (8006358 <__errno+0x8>)
 8006352:	6818      	ldr	r0, [r3, #0]
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop
 8006358:	20000010 	.word	0x20000010

0800635c <__libc_init_array>:
 800635c:	b570      	push	{r4, r5, r6, lr}
 800635e:	4d0d      	ldr	r5, [pc, #52]	; (8006394 <__libc_init_array+0x38>)
 8006360:	4c0d      	ldr	r4, [pc, #52]	; (8006398 <__libc_init_array+0x3c>)
 8006362:	1b64      	subs	r4, r4, r5
 8006364:	10a4      	asrs	r4, r4, #2
 8006366:	2600      	movs	r6, #0
 8006368:	42a6      	cmp	r6, r4
 800636a:	d109      	bne.n	8006380 <__libc_init_array+0x24>
 800636c:	4d0b      	ldr	r5, [pc, #44]	; (800639c <__libc_init_array+0x40>)
 800636e:	4c0c      	ldr	r4, [pc, #48]	; (80063a0 <__libc_init_array+0x44>)
 8006370:	f003 feb0 	bl	800a0d4 <_init>
 8006374:	1b64      	subs	r4, r4, r5
 8006376:	10a4      	asrs	r4, r4, #2
 8006378:	2600      	movs	r6, #0
 800637a:	42a6      	cmp	r6, r4
 800637c:	d105      	bne.n	800638a <__libc_init_array+0x2e>
 800637e:	bd70      	pop	{r4, r5, r6, pc}
 8006380:	f855 3b04 	ldr.w	r3, [r5], #4
 8006384:	4798      	blx	r3
 8006386:	3601      	adds	r6, #1
 8006388:	e7ee      	b.n	8006368 <__libc_init_array+0xc>
 800638a:	f855 3b04 	ldr.w	r3, [r5], #4
 800638e:	4798      	blx	r3
 8006390:	3601      	adds	r6, #1
 8006392:	e7f2      	b.n	800637a <__libc_init_array+0x1e>
 8006394:	0800a640 	.word	0x0800a640
 8006398:	0800a640 	.word	0x0800a640
 800639c:	0800a640 	.word	0x0800a640
 80063a0:	0800a644 	.word	0x0800a644

080063a4 <memset>:
 80063a4:	4402      	add	r2, r0
 80063a6:	4603      	mov	r3, r0
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d100      	bne.n	80063ae <memset+0xa>
 80063ac:	4770      	bx	lr
 80063ae:	f803 1b01 	strb.w	r1, [r3], #1
 80063b2:	e7f9      	b.n	80063a8 <memset+0x4>

080063b4 <__cvt>:
 80063b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063b8:	ec55 4b10 	vmov	r4, r5, d0
 80063bc:	2d00      	cmp	r5, #0
 80063be:	460e      	mov	r6, r1
 80063c0:	4619      	mov	r1, r3
 80063c2:	462b      	mov	r3, r5
 80063c4:	bfbb      	ittet	lt
 80063c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80063ca:	461d      	movlt	r5, r3
 80063cc:	2300      	movge	r3, #0
 80063ce:	232d      	movlt	r3, #45	; 0x2d
 80063d0:	700b      	strb	r3, [r1, #0]
 80063d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80063d8:	4691      	mov	r9, r2
 80063da:	f023 0820 	bic.w	r8, r3, #32
 80063de:	bfbc      	itt	lt
 80063e0:	4622      	movlt	r2, r4
 80063e2:	4614      	movlt	r4, r2
 80063e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063e8:	d005      	beq.n	80063f6 <__cvt+0x42>
 80063ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80063ee:	d100      	bne.n	80063f2 <__cvt+0x3e>
 80063f0:	3601      	adds	r6, #1
 80063f2:	2102      	movs	r1, #2
 80063f4:	e000      	b.n	80063f8 <__cvt+0x44>
 80063f6:	2103      	movs	r1, #3
 80063f8:	ab03      	add	r3, sp, #12
 80063fa:	9301      	str	r3, [sp, #4]
 80063fc:	ab02      	add	r3, sp, #8
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	ec45 4b10 	vmov	d0, r4, r5
 8006404:	4653      	mov	r3, sl
 8006406:	4632      	mov	r2, r6
 8006408:	f000 fe1a 	bl	8007040 <_dtoa_r>
 800640c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006410:	4607      	mov	r7, r0
 8006412:	d102      	bne.n	800641a <__cvt+0x66>
 8006414:	f019 0f01 	tst.w	r9, #1
 8006418:	d022      	beq.n	8006460 <__cvt+0xac>
 800641a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800641e:	eb07 0906 	add.w	r9, r7, r6
 8006422:	d110      	bne.n	8006446 <__cvt+0x92>
 8006424:	783b      	ldrb	r3, [r7, #0]
 8006426:	2b30      	cmp	r3, #48	; 0x30
 8006428:	d10a      	bne.n	8006440 <__cvt+0x8c>
 800642a:	2200      	movs	r2, #0
 800642c:	2300      	movs	r3, #0
 800642e:	4620      	mov	r0, r4
 8006430:	4629      	mov	r1, r5
 8006432:	f7fa fb49 	bl	8000ac8 <__aeabi_dcmpeq>
 8006436:	b918      	cbnz	r0, 8006440 <__cvt+0x8c>
 8006438:	f1c6 0601 	rsb	r6, r6, #1
 800643c:	f8ca 6000 	str.w	r6, [sl]
 8006440:	f8da 3000 	ldr.w	r3, [sl]
 8006444:	4499      	add	r9, r3
 8006446:	2200      	movs	r2, #0
 8006448:	2300      	movs	r3, #0
 800644a:	4620      	mov	r0, r4
 800644c:	4629      	mov	r1, r5
 800644e:	f7fa fb3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006452:	b108      	cbz	r0, 8006458 <__cvt+0xa4>
 8006454:	f8cd 900c 	str.w	r9, [sp, #12]
 8006458:	2230      	movs	r2, #48	; 0x30
 800645a:	9b03      	ldr	r3, [sp, #12]
 800645c:	454b      	cmp	r3, r9
 800645e:	d307      	bcc.n	8006470 <__cvt+0xbc>
 8006460:	9b03      	ldr	r3, [sp, #12]
 8006462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006464:	1bdb      	subs	r3, r3, r7
 8006466:	4638      	mov	r0, r7
 8006468:	6013      	str	r3, [r2, #0]
 800646a:	b004      	add	sp, #16
 800646c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006470:	1c59      	adds	r1, r3, #1
 8006472:	9103      	str	r1, [sp, #12]
 8006474:	701a      	strb	r2, [r3, #0]
 8006476:	e7f0      	b.n	800645a <__cvt+0xa6>

08006478 <__exponent>:
 8006478:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800647a:	4603      	mov	r3, r0
 800647c:	2900      	cmp	r1, #0
 800647e:	bfb8      	it	lt
 8006480:	4249      	neglt	r1, r1
 8006482:	f803 2b02 	strb.w	r2, [r3], #2
 8006486:	bfb4      	ite	lt
 8006488:	222d      	movlt	r2, #45	; 0x2d
 800648a:	222b      	movge	r2, #43	; 0x2b
 800648c:	2909      	cmp	r1, #9
 800648e:	7042      	strb	r2, [r0, #1]
 8006490:	dd2a      	ble.n	80064e8 <__exponent+0x70>
 8006492:	f10d 0407 	add.w	r4, sp, #7
 8006496:	46a4      	mov	ip, r4
 8006498:	270a      	movs	r7, #10
 800649a:	46a6      	mov	lr, r4
 800649c:	460a      	mov	r2, r1
 800649e:	fb91 f6f7 	sdiv	r6, r1, r7
 80064a2:	fb07 1516 	mls	r5, r7, r6, r1
 80064a6:	3530      	adds	r5, #48	; 0x30
 80064a8:	2a63      	cmp	r2, #99	; 0x63
 80064aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80064ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80064b2:	4631      	mov	r1, r6
 80064b4:	dcf1      	bgt.n	800649a <__exponent+0x22>
 80064b6:	3130      	adds	r1, #48	; 0x30
 80064b8:	f1ae 0502 	sub.w	r5, lr, #2
 80064bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80064c0:	1c44      	adds	r4, r0, #1
 80064c2:	4629      	mov	r1, r5
 80064c4:	4561      	cmp	r1, ip
 80064c6:	d30a      	bcc.n	80064de <__exponent+0x66>
 80064c8:	f10d 0209 	add.w	r2, sp, #9
 80064cc:	eba2 020e 	sub.w	r2, r2, lr
 80064d0:	4565      	cmp	r5, ip
 80064d2:	bf88      	it	hi
 80064d4:	2200      	movhi	r2, #0
 80064d6:	4413      	add	r3, r2
 80064d8:	1a18      	subs	r0, r3, r0
 80064da:	b003      	add	sp, #12
 80064dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80064e6:	e7ed      	b.n	80064c4 <__exponent+0x4c>
 80064e8:	2330      	movs	r3, #48	; 0x30
 80064ea:	3130      	adds	r1, #48	; 0x30
 80064ec:	7083      	strb	r3, [r0, #2]
 80064ee:	70c1      	strb	r1, [r0, #3]
 80064f0:	1d03      	adds	r3, r0, #4
 80064f2:	e7f1      	b.n	80064d8 <__exponent+0x60>

080064f4 <_printf_float>:
 80064f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f8:	ed2d 8b02 	vpush	{d8}
 80064fc:	b08d      	sub	sp, #52	; 0x34
 80064fe:	460c      	mov	r4, r1
 8006500:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006504:	4616      	mov	r6, r2
 8006506:	461f      	mov	r7, r3
 8006508:	4605      	mov	r5, r0
 800650a:	f001 fd3f 	bl	8007f8c <_localeconv_r>
 800650e:	f8d0 a000 	ldr.w	sl, [r0]
 8006512:	4650      	mov	r0, sl
 8006514:	f7f9 fe5c 	bl	80001d0 <strlen>
 8006518:	2300      	movs	r3, #0
 800651a:	930a      	str	r3, [sp, #40]	; 0x28
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	9305      	str	r3, [sp, #20]
 8006520:	f8d8 3000 	ldr.w	r3, [r8]
 8006524:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006528:	3307      	adds	r3, #7
 800652a:	f023 0307 	bic.w	r3, r3, #7
 800652e:	f103 0208 	add.w	r2, r3, #8
 8006532:	f8c8 2000 	str.w	r2, [r8]
 8006536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800653a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800653e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006542:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006546:	9307      	str	r3, [sp, #28]
 8006548:	f8cd 8018 	str.w	r8, [sp, #24]
 800654c:	ee08 0a10 	vmov	s16, r0
 8006550:	4b9f      	ldr	r3, [pc, #636]	; (80067d0 <_printf_float+0x2dc>)
 8006552:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006556:	f04f 32ff 	mov.w	r2, #4294967295
 800655a:	f7fa fae7 	bl	8000b2c <__aeabi_dcmpun>
 800655e:	bb88      	cbnz	r0, 80065c4 <_printf_float+0xd0>
 8006560:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006564:	4b9a      	ldr	r3, [pc, #616]	; (80067d0 <_printf_float+0x2dc>)
 8006566:	f04f 32ff 	mov.w	r2, #4294967295
 800656a:	f7fa fac1 	bl	8000af0 <__aeabi_dcmple>
 800656e:	bb48      	cbnz	r0, 80065c4 <_printf_float+0xd0>
 8006570:	2200      	movs	r2, #0
 8006572:	2300      	movs	r3, #0
 8006574:	4640      	mov	r0, r8
 8006576:	4649      	mov	r1, r9
 8006578:	f7fa fab0 	bl	8000adc <__aeabi_dcmplt>
 800657c:	b110      	cbz	r0, 8006584 <_printf_float+0x90>
 800657e:	232d      	movs	r3, #45	; 0x2d
 8006580:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006584:	4b93      	ldr	r3, [pc, #588]	; (80067d4 <_printf_float+0x2e0>)
 8006586:	4894      	ldr	r0, [pc, #592]	; (80067d8 <_printf_float+0x2e4>)
 8006588:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800658c:	bf94      	ite	ls
 800658e:	4698      	movls	r8, r3
 8006590:	4680      	movhi	r8, r0
 8006592:	2303      	movs	r3, #3
 8006594:	6123      	str	r3, [r4, #16]
 8006596:	9b05      	ldr	r3, [sp, #20]
 8006598:	f023 0204 	bic.w	r2, r3, #4
 800659c:	6022      	str	r2, [r4, #0]
 800659e:	f04f 0900 	mov.w	r9, #0
 80065a2:	9700      	str	r7, [sp, #0]
 80065a4:	4633      	mov	r3, r6
 80065a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80065a8:	4621      	mov	r1, r4
 80065aa:	4628      	mov	r0, r5
 80065ac:	f000 f9d8 	bl	8006960 <_printf_common>
 80065b0:	3001      	adds	r0, #1
 80065b2:	f040 8090 	bne.w	80066d6 <_printf_float+0x1e2>
 80065b6:	f04f 30ff 	mov.w	r0, #4294967295
 80065ba:	b00d      	add	sp, #52	; 0x34
 80065bc:	ecbd 8b02 	vpop	{d8}
 80065c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c4:	4642      	mov	r2, r8
 80065c6:	464b      	mov	r3, r9
 80065c8:	4640      	mov	r0, r8
 80065ca:	4649      	mov	r1, r9
 80065cc:	f7fa faae 	bl	8000b2c <__aeabi_dcmpun>
 80065d0:	b140      	cbz	r0, 80065e4 <_printf_float+0xf0>
 80065d2:	464b      	mov	r3, r9
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	bfbc      	itt	lt
 80065d8:	232d      	movlt	r3, #45	; 0x2d
 80065da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80065de:	487f      	ldr	r0, [pc, #508]	; (80067dc <_printf_float+0x2e8>)
 80065e0:	4b7f      	ldr	r3, [pc, #508]	; (80067e0 <_printf_float+0x2ec>)
 80065e2:	e7d1      	b.n	8006588 <_printf_float+0x94>
 80065e4:	6863      	ldr	r3, [r4, #4]
 80065e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80065ea:	9206      	str	r2, [sp, #24]
 80065ec:	1c5a      	adds	r2, r3, #1
 80065ee:	d13f      	bne.n	8006670 <_printf_float+0x17c>
 80065f0:	2306      	movs	r3, #6
 80065f2:	6063      	str	r3, [r4, #4]
 80065f4:	9b05      	ldr	r3, [sp, #20]
 80065f6:	6861      	ldr	r1, [r4, #4]
 80065f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80065fc:	2300      	movs	r3, #0
 80065fe:	9303      	str	r3, [sp, #12]
 8006600:	ab0a      	add	r3, sp, #40	; 0x28
 8006602:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006606:	ab09      	add	r3, sp, #36	; 0x24
 8006608:	ec49 8b10 	vmov	d0, r8, r9
 800660c:	9300      	str	r3, [sp, #0]
 800660e:	6022      	str	r2, [r4, #0]
 8006610:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006614:	4628      	mov	r0, r5
 8006616:	f7ff fecd 	bl	80063b4 <__cvt>
 800661a:	9b06      	ldr	r3, [sp, #24]
 800661c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800661e:	2b47      	cmp	r3, #71	; 0x47
 8006620:	4680      	mov	r8, r0
 8006622:	d108      	bne.n	8006636 <_printf_float+0x142>
 8006624:	1cc8      	adds	r0, r1, #3
 8006626:	db02      	blt.n	800662e <_printf_float+0x13a>
 8006628:	6863      	ldr	r3, [r4, #4]
 800662a:	4299      	cmp	r1, r3
 800662c:	dd41      	ble.n	80066b2 <_printf_float+0x1be>
 800662e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006632:	fa5f fb8b 	uxtb.w	fp, fp
 8006636:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800663a:	d820      	bhi.n	800667e <_printf_float+0x18a>
 800663c:	3901      	subs	r1, #1
 800663e:	465a      	mov	r2, fp
 8006640:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006644:	9109      	str	r1, [sp, #36]	; 0x24
 8006646:	f7ff ff17 	bl	8006478 <__exponent>
 800664a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800664c:	1813      	adds	r3, r2, r0
 800664e:	2a01      	cmp	r2, #1
 8006650:	4681      	mov	r9, r0
 8006652:	6123      	str	r3, [r4, #16]
 8006654:	dc02      	bgt.n	800665c <_printf_float+0x168>
 8006656:	6822      	ldr	r2, [r4, #0]
 8006658:	07d2      	lsls	r2, r2, #31
 800665a:	d501      	bpl.n	8006660 <_printf_float+0x16c>
 800665c:	3301      	adds	r3, #1
 800665e:	6123      	str	r3, [r4, #16]
 8006660:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006664:	2b00      	cmp	r3, #0
 8006666:	d09c      	beq.n	80065a2 <_printf_float+0xae>
 8006668:	232d      	movs	r3, #45	; 0x2d
 800666a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800666e:	e798      	b.n	80065a2 <_printf_float+0xae>
 8006670:	9a06      	ldr	r2, [sp, #24]
 8006672:	2a47      	cmp	r2, #71	; 0x47
 8006674:	d1be      	bne.n	80065f4 <_printf_float+0x100>
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1bc      	bne.n	80065f4 <_printf_float+0x100>
 800667a:	2301      	movs	r3, #1
 800667c:	e7b9      	b.n	80065f2 <_printf_float+0xfe>
 800667e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006682:	d118      	bne.n	80066b6 <_printf_float+0x1c2>
 8006684:	2900      	cmp	r1, #0
 8006686:	6863      	ldr	r3, [r4, #4]
 8006688:	dd0b      	ble.n	80066a2 <_printf_float+0x1ae>
 800668a:	6121      	str	r1, [r4, #16]
 800668c:	b913      	cbnz	r3, 8006694 <_printf_float+0x1a0>
 800668e:	6822      	ldr	r2, [r4, #0]
 8006690:	07d0      	lsls	r0, r2, #31
 8006692:	d502      	bpl.n	800669a <_printf_float+0x1a6>
 8006694:	3301      	adds	r3, #1
 8006696:	440b      	add	r3, r1
 8006698:	6123      	str	r3, [r4, #16]
 800669a:	65a1      	str	r1, [r4, #88]	; 0x58
 800669c:	f04f 0900 	mov.w	r9, #0
 80066a0:	e7de      	b.n	8006660 <_printf_float+0x16c>
 80066a2:	b913      	cbnz	r3, 80066aa <_printf_float+0x1b6>
 80066a4:	6822      	ldr	r2, [r4, #0]
 80066a6:	07d2      	lsls	r2, r2, #31
 80066a8:	d501      	bpl.n	80066ae <_printf_float+0x1ba>
 80066aa:	3302      	adds	r3, #2
 80066ac:	e7f4      	b.n	8006698 <_printf_float+0x1a4>
 80066ae:	2301      	movs	r3, #1
 80066b0:	e7f2      	b.n	8006698 <_printf_float+0x1a4>
 80066b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80066b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066b8:	4299      	cmp	r1, r3
 80066ba:	db05      	blt.n	80066c8 <_printf_float+0x1d4>
 80066bc:	6823      	ldr	r3, [r4, #0]
 80066be:	6121      	str	r1, [r4, #16]
 80066c0:	07d8      	lsls	r0, r3, #31
 80066c2:	d5ea      	bpl.n	800669a <_printf_float+0x1a6>
 80066c4:	1c4b      	adds	r3, r1, #1
 80066c6:	e7e7      	b.n	8006698 <_printf_float+0x1a4>
 80066c8:	2900      	cmp	r1, #0
 80066ca:	bfd4      	ite	le
 80066cc:	f1c1 0202 	rsble	r2, r1, #2
 80066d0:	2201      	movgt	r2, #1
 80066d2:	4413      	add	r3, r2
 80066d4:	e7e0      	b.n	8006698 <_printf_float+0x1a4>
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	055a      	lsls	r2, r3, #21
 80066da:	d407      	bmi.n	80066ec <_printf_float+0x1f8>
 80066dc:	6923      	ldr	r3, [r4, #16]
 80066de:	4642      	mov	r2, r8
 80066e0:	4631      	mov	r1, r6
 80066e2:	4628      	mov	r0, r5
 80066e4:	47b8      	blx	r7
 80066e6:	3001      	adds	r0, #1
 80066e8:	d12c      	bne.n	8006744 <_printf_float+0x250>
 80066ea:	e764      	b.n	80065b6 <_printf_float+0xc2>
 80066ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066f0:	f240 80e0 	bls.w	80068b4 <_printf_float+0x3c0>
 80066f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066f8:	2200      	movs	r2, #0
 80066fa:	2300      	movs	r3, #0
 80066fc:	f7fa f9e4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006700:	2800      	cmp	r0, #0
 8006702:	d034      	beq.n	800676e <_printf_float+0x27a>
 8006704:	4a37      	ldr	r2, [pc, #220]	; (80067e4 <_printf_float+0x2f0>)
 8006706:	2301      	movs	r3, #1
 8006708:	4631      	mov	r1, r6
 800670a:	4628      	mov	r0, r5
 800670c:	47b8      	blx	r7
 800670e:	3001      	adds	r0, #1
 8006710:	f43f af51 	beq.w	80065b6 <_printf_float+0xc2>
 8006714:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006718:	429a      	cmp	r2, r3
 800671a:	db02      	blt.n	8006722 <_printf_float+0x22e>
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	07d8      	lsls	r0, r3, #31
 8006720:	d510      	bpl.n	8006744 <_printf_float+0x250>
 8006722:	ee18 3a10 	vmov	r3, s16
 8006726:	4652      	mov	r2, sl
 8006728:	4631      	mov	r1, r6
 800672a:	4628      	mov	r0, r5
 800672c:	47b8      	blx	r7
 800672e:	3001      	adds	r0, #1
 8006730:	f43f af41 	beq.w	80065b6 <_printf_float+0xc2>
 8006734:	f04f 0800 	mov.w	r8, #0
 8006738:	f104 091a 	add.w	r9, r4, #26
 800673c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800673e:	3b01      	subs	r3, #1
 8006740:	4543      	cmp	r3, r8
 8006742:	dc09      	bgt.n	8006758 <_printf_float+0x264>
 8006744:	6823      	ldr	r3, [r4, #0]
 8006746:	079b      	lsls	r3, r3, #30
 8006748:	f100 8105 	bmi.w	8006956 <_printf_float+0x462>
 800674c:	68e0      	ldr	r0, [r4, #12]
 800674e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006750:	4298      	cmp	r0, r3
 8006752:	bfb8      	it	lt
 8006754:	4618      	movlt	r0, r3
 8006756:	e730      	b.n	80065ba <_printf_float+0xc6>
 8006758:	2301      	movs	r3, #1
 800675a:	464a      	mov	r2, r9
 800675c:	4631      	mov	r1, r6
 800675e:	4628      	mov	r0, r5
 8006760:	47b8      	blx	r7
 8006762:	3001      	adds	r0, #1
 8006764:	f43f af27 	beq.w	80065b6 <_printf_float+0xc2>
 8006768:	f108 0801 	add.w	r8, r8, #1
 800676c:	e7e6      	b.n	800673c <_printf_float+0x248>
 800676e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006770:	2b00      	cmp	r3, #0
 8006772:	dc39      	bgt.n	80067e8 <_printf_float+0x2f4>
 8006774:	4a1b      	ldr	r2, [pc, #108]	; (80067e4 <_printf_float+0x2f0>)
 8006776:	2301      	movs	r3, #1
 8006778:	4631      	mov	r1, r6
 800677a:	4628      	mov	r0, r5
 800677c:	47b8      	blx	r7
 800677e:	3001      	adds	r0, #1
 8006780:	f43f af19 	beq.w	80065b6 <_printf_float+0xc2>
 8006784:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006788:	4313      	orrs	r3, r2
 800678a:	d102      	bne.n	8006792 <_printf_float+0x29e>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	07d9      	lsls	r1, r3, #31
 8006790:	d5d8      	bpl.n	8006744 <_printf_float+0x250>
 8006792:	ee18 3a10 	vmov	r3, s16
 8006796:	4652      	mov	r2, sl
 8006798:	4631      	mov	r1, r6
 800679a:	4628      	mov	r0, r5
 800679c:	47b8      	blx	r7
 800679e:	3001      	adds	r0, #1
 80067a0:	f43f af09 	beq.w	80065b6 <_printf_float+0xc2>
 80067a4:	f04f 0900 	mov.w	r9, #0
 80067a8:	f104 0a1a 	add.w	sl, r4, #26
 80067ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ae:	425b      	negs	r3, r3
 80067b0:	454b      	cmp	r3, r9
 80067b2:	dc01      	bgt.n	80067b8 <_printf_float+0x2c4>
 80067b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067b6:	e792      	b.n	80066de <_printf_float+0x1ea>
 80067b8:	2301      	movs	r3, #1
 80067ba:	4652      	mov	r2, sl
 80067bc:	4631      	mov	r1, r6
 80067be:	4628      	mov	r0, r5
 80067c0:	47b8      	blx	r7
 80067c2:	3001      	adds	r0, #1
 80067c4:	f43f aef7 	beq.w	80065b6 <_printf_float+0xc2>
 80067c8:	f109 0901 	add.w	r9, r9, #1
 80067cc:	e7ee      	b.n	80067ac <_printf_float+0x2b8>
 80067ce:	bf00      	nop
 80067d0:	7fefffff 	.word	0x7fefffff
 80067d4:	0800a1ec 	.word	0x0800a1ec
 80067d8:	0800a1f0 	.word	0x0800a1f0
 80067dc:	0800a1f8 	.word	0x0800a1f8
 80067e0:	0800a1f4 	.word	0x0800a1f4
 80067e4:	0800a1fc 	.word	0x0800a1fc
 80067e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067ec:	429a      	cmp	r2, r3
 80067ee:	bfa8      	it	ge
 80067f0:	461a      	movge	r2, r3
 80067f2:	2a00      	cmp	r2, #0
 80067f4:	4691      	mov	r9, r2
 80067f6:	dc37      	bgt.n	8006868 <_printf_float+0x374>
 80067f8:	f04f 0b00 	mov.w	fp, #0
 80067fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006800:	f104 021a 	add.w	r2, r4, #26
 8006804:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006806:	9305      	str	r3, [sp, #20]
 8006808:	eba3 0309 	sub.w	r3, r3, r9
 800680c:	455b      	cmp	r3, fp
 800680e:	dc33      	bgt.n	8006878 <_printf_float+0x384>
 8006810:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006814:	429a      	cmp	r2, r3
 8006816:	db3b      	blt.n	8006890 <_printf_float+0x39c>
 8006818:	6823      	ldr	r3, [r4, #0]
 800681a:	07da      	lsls	r2, r3, #31
 800681c:	d438      	bmi.n	8006890 <_printf_float+0x39c>
 800681e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006820:	9a05      	ldr	r2, [sp, #20]
 8006822:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006824:	1a9a      	subs	r2, r3, r2
 8006826:	eba3 0901 	sub.w	r9, r3, r1
 800682a:	4591      	cmp	r9, r2
 800682c:	bfa8      	it	ge
 800682e:	4691      	movge	r9, r2
 8006830:	f1b9 0f00 	cmp.w	r9, #0
 8006834:	dc35      	bgt.n	80068a2 <_printf_float+0x3ae>
 8006836:	f04f 0800 	mov.w	r8, #0
 800683a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800683e:	f104 0a1a 	add.w	sl, r4, #26
 8006842:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006846:	1a9b      	subs	r3, r3, r2
 8006848:	eba3 0309 	sub.w	r3, r3, r9
 800684c:	4543      	cmp	r3, r8
 800684e:	f77f af79 	ble.w	8006744 <_printf_float+0x250>
 8006852:	2301      	movs	r3, #1
 8006854:	4652      	mov	r2, sl
 8006856:	4631      	mov	r1, r6
 8006858:	4628      	mov	r0, r5
 800685a:	47b8      	blx	r7
 800685c:	3001      	adds	r0, #1
 800685e:	f43f aeaa 	beq.w	80065b6 <_printf_float+0xc2>
 8006862:	f108 0801 	add.w	r8, r8, #1
 8006866:	e7ec      	b.n	8006842 <_printf_float+0x34e>
 8006868:	4613      	mov	r3, r2
 800686a:	4631      	mov	r1, r6
 800686c:	4642      	mov	r2, r8
 800686e:	4628      	mov	r0, r5
 8006870:	47b8      	blx	r7
 8006872:	3001      	adds	r0, #1
 8006874:	d1c0      	bne.n	80067f8 <_printf_float+0x304>
 8006876:	e69e      	b.n	80065b6 <_printf_float+0xc2>
 8006878:	2301      	movs	r3, #1
 800687a:	4631      	mov	r1, r6
 800687c:	4628      	mov	r0, r5
 800687e:	9205      	str	r2, [sp, #20]
 8006880:	47b8      	blx	r7
 8006882:	3001      	adds	r0, #1
 8006884:	f43f ae97 	beq.w	80065b6 <_printf_float+0xc2>
 8006888:	9a05      	ldr	r2, [sp, #20]
 800688a:	f10b 0b01 	add.w	fp, fp, #1
 800688e:	e7b9      	b.n	8006804 <_printf_float+0x310>
 8006890:	ee18 3a10 	vmov	r3, s16
 8006894:	4652      	mov	r2, sl
 8006896:	4631      	mov	r1, r6
 8006898:	4628      	mov	r0, r5
 800689a:	47b8      	blx	r7
 800689c:	3001      	adds	r0, #1
 800689e:	d1be      	bne.n	800681e <_printf_float+0x32a>
 80068a0:	e689      	b.n	80065b6 <_printf_float+0xc2>
 80068a2:	9a05      	ldr	r2, [sp, #20]
 80068a4:	464b      	mov	r3, r9
 80068a6:	4442      	add	r2, r8
 80068a8:	4631      	mov	r1, r6
 80068aa:	4628      	mov	r0, r5
 80068ac:	47b8      	blx	r7
 80068ae:	3001      	adds	r0, #1
 80068b0:	d1c1      	bne.n	8006836 <_printf_float+0x342>
 80068b2:	e680      	b.n	80065b6 <_printf_float+0xc2>
 80068b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068b6:	2a01      	cmp	r2, #1
 80068b8:	dc01      	bgt.n	80068be <_printf_float+0x3ca>
 80068ba:	07db      	lsls	r3, r3, #31
 80068bc:	d538      	bpl.n	8006930 <_printf_float+0x43c>
 80068be:	2301      	movs	r3, #1
 80068c0:	4642      	mov	r2, r8
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	47b8      	blx	r7
 80068c8:	3001      	adds	r0, #1
 80068ca:	f43f ae74 	beq.w	80065b6 <_printf_float+0xc2>
 80068ce:	ee18 3a10 	vmov	r3, s16
 80068d2:	4652      	mov	r2, sl
 80068d4:	4631      	mov	r1, r6
 80068d6:	4628      	mov	r0, r5
 80068d8:	47b8      	blx	r7
 80068da:	3001      	adds	r0, #1
 80068dc:	f43f ae6b 	beq.w	80065b6 <_printf_float+0xc2>
 80068e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068e4:	2200      	movs	r2, #0
 80068e6:	2300      	movs	r3, #0
 80068e8:	f7fa f8ee 	bl	8000ac8 <__aeabi_dcmpeq>
 80068ec:	b9d8      	cbnz	r0, 8006926 <_printf_float+0x432>
 80068ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f0:	f108 0201 	add.w	r2, r8, #1
 80068f4:	3b01      	subs	r3, #1
 80068f6:	4631      	mov	r1, r6
 80068f8:	4628      	mov	r0, r5
 80068fa:	47b8      	blx	r7
 80068fc:	3001      	adds	r0, #1
 80068fe:	d10e      	bne.n	800691e <_printf_float+0x42a>
 8006900:	e659      	b.n	80065b6 <_printf_float+0xc2>
 8006902:	2301      	movs	r3, #1
 8006904:	4652      	mov	r2, sl
 8006906:	4631      	mov	r1, r6
 8006908:	4628      	mov	r0, r5
 800690a:	47b8      	blx	r7
 800690c:	3001      	adds	r0, #1
 800690e:	f43f ae52 	beq.w	80065b6 <_printf_float+0xc2>
 8006912:	f108 0801 	add.w	r8, r8, #1
 8006916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006918:	3b01      	subs	r3, #1
 800691a:	4543      	cmp	r3, r8
 800691c:	dcf1      	bgt.n	8006902 <_printf_float+0x40e>
 800691e:	464b      	mov	r3, r9
 8006920:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006924:	e6dc      	b.n	80066e0 <_printf_float+0x1ec>
 8006926:	f04f 0800 	mov.w	r8, #0
 800692a:	f104 0a1a 	add.w	sl, r4, #26
 800692e:	e7f2      	b.n	8006916 <_printf_float+0x422>
 8006930:	2301      	movs	r3, #1
 8006932:	4642      	mov	r2, r8
 8006934:	e7df      	b.n	80068f6 <_printf_float+0x402>
 8006936:	2301      	movs	r3, #1
 8006938:	464a      	mov	r2, r9
 800693a:	4631      	mov	r1, r6
 800693c:	4628      	mov	r0, r5
 800693e:	47b8      	blx	r7
 8006940:	3001      	adds	r0, #1
 8006942:	f43f ae38 	beq.w	80065b6 <_printf_float+0xc2>
 8006946:	f108 0801 	add.w	r8, r8, #1
 800694a:	68e3      	ldr	r3, [r4, #12]
 800694c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800694e:	1a5b      	subs	r3, r3, r1
 8006950:	4543      	cmp	r3, r8
 8006952:	dcf0      	bgt.n	8006936 <_printf_float+0x442>
 8006954:	e6fa      	b.n	800674c <_printf_float+0x258>
 8006956:	f04f 0800 	mov.w	r8, #0
 800695a:	f104 0919 	add.w	r9, r4, #25
 800695e:	e7f4      	b.n	800694a <_printf_float+0x456>

08006960 <_printf_common>:
 8006960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006964:	4616      	mov	r6, r2
 8006966:	4699      	mov	r9, r3
 8006968:	688a      	ldr	r2, [r1, #8]
 800696a:	690b      	ldr	r3, [r1, #16]
 800696c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006970:	4293      	cmp	r3, r2
 8006972:	bfb8      	it	lt
 8006974:	4613      	movlt	r3, r2
 8006976:	6033      	str	r3, [r6, #0]
 8006978:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800697c:	4607      	mov	r7, r0
 800697e:	460c      	mov	r4, r1
 8006980:	b10a      	cbz	r2, 8006986 <_printf_common+0x26>
 8006982:	3301      	adds	r3, #1
 8006984:	6033      	str	r3, [r6, #0]
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	0699      	lsls	r1, r3, #26
 800698a:	bf42      	ittt	mi
 800698c:	6833      	ldrmi	r3, [r6, #0]
 800698e:	3302      	addmi	r3, #2
 8006990:	6033      	strmi	r3, [r6, #0]
 8006992:	6825      	ldr	r5, [r4, #0]
 8006994:	f015 0506 	ands.w	r5, r5, #6
 8006998:	d106      	bne.n	80069a8 <_printf_common+0x48>
 800699a:	f104 0a19 	add.w	sl, r4, #25
 800699e:	68e3      	ldr	r3, [r4, #12]
 80069a0:	6832      	ldr	r2, [r6, #0]
 80069a2:	1a9b      	subs	r3, r3, r2
 80069a4:	42ab      	cmp	r3, r5
 80069a6:	dc26      	bgt.n	80069f6 <_printf_common+0x96>
 80069a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80069ac:	1e13      	subs	r3, r2, #0
 80069ae:	6822      	ldr	r2, [r4, #0]
 80069b0:	bf18      	it	ne
 80069b2:	2301      	movne	r3, #1
 80069b4:	0692      	lsls	r2, r2, #26
 80069b6:	d42b      	bmi.n	8006a10 <_printf_common+0xb0>
 80069b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069bc:	4649      	mov	r1, r9
 80069be:	4638      	mov	r0, r7
 80069c0:	47c0      	blx	r8
 80069c2:	3001      	adds	r0, #1
 80069c4:	d01e      	beq.n	8006a04 <_printf_common+0xa4>
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	68e5      	ldr	r5, [r4, #12]
 80069ca:	6832      	ldr	r2, [r6, #0]
 80069cc:	f003 0306 	and.w	r3, r3, #6
 80069d0:	2b04      	cmp	r3, #4
 80069d2:	bf08      	it	eq
 80069d4:	1aad      	subeq	r5, r5, r2
 80069d6:	68a3      	ldr	r3, [r4, #8]
 80069d8:	6922      	ldr	r2, [r4, #16]
 80069da:	bf0c      	ite	eq
 80069dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069e0:	2500      	movne	r5, #0
 80069e2:	4293      	cmp	r3, r2
 80069e4:	bfc4      	itt	gt
 80069e6:	1a9b      	subgt	r3, r3, r2
 80069e8:	18ed      	addgt	r5, r5, r3
 80069ea:	2600      	movs	r6, #0
 80069ec:	341a      	adds	r4, #26
 80069ee:	42b5      	cmp	r5, r6
 80069f0:	d11a      	bne.n	8006a28 <_printf_common+0xc8>
 80069f2:	2000      	movs	r0, #0
 80069f4:	e008      	b.n	8006a08 <_printf_common+0xa8>
 80069f6:	2301      	movs	r3, #1
 80069f8:	4652      	mov	r2, sl
 80069fa:	4649      	mov	r1, r9
 80069fc:	4638      	mov	r0, r7
 80069fe:	47c0      	blx	r8
 8006a00:	3001      	adds	r0, #1
 8006a02:	d103      	bne.n	8006a0c <_printf_common+0xac>
 8006a04:	f04f 30ff 	mov.w	r0, #4294967295
 8006a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a0c:	3501      	adds	r5, #1
 8006a0e:	e7c6      	b.n	800699e <_printf_common+0x3e>
 8006a10:	18e1      	adds	r1, r4, r3
 8006a12:	1c5a      	adds	r2, r3, #1
 8006a14:	2030      	movs	r0, #48	; 0x30
 8006a16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a1a:	4422      	add	r2, r4
 8006a1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a24:	3302      	adds	r3, #2
 8006a26:	e7c7      	b.n	80069b8 <_printf_common+0x58>
 8006a28:	2301      	movs	r3, #1
 8006a2a:	4622      	mov	r2, r4
 8006a2c:	4649      	mov	r1, r9
 8006a2e:	4638      	mov	r0, r7
 8006a30:	47c0      	blx	r8
 8006a32:	3001      	adds	r0, #1
 8006a34:	d0e6      	beq.n	8006a04 <_printf_common+0xa4>
 8006a36:	3601      	adds	r6, #1
 8006a38:	e7d9      	b.n	80069ee <_printf_common+0x8e>
	...

08006a3c <_printf_i>:
 8006a3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a40:	7e0f      	ldrb	r7, [r1, #24]
 8006a42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a44:	2f78      	cmp	r7, #120	; 0x78
 8006a46:	4691      	mov	r9, r2
 8006a48:	4680      	mov	r8, r0
 8006a4a:	460c      	mov	r4, r1
 8006a4c:	469a      	mov	sl, r3
 8006a4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a52:	d807      	bhi.n	8006a64 <_printf_i+0x28>
 8006a54:	2f62      	cmp	r7, #98	; 0x62
 8006a56:	d80a      	bhi.n	8006a6e <_printf_i+0x32>
 8006a58:	2f00      	cmp	r7, #0
 8006a5a:	f000 80d8 	beq.w	8006c0e <_printf_i+0x1d2>
 8006a5e:	2f58      	cmp	r7, #88	; 0x58
 8006a60:	f000 80a3 	beq.w	8006baa <_printf_i+0x16e>
 8006a64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a6c:	e03a      	b.n	8006ae4 <_printf_i+0xa8>
 8006a6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a72:	2b15      	cmp	r3, #21
 8006a74:	d8f6      	bhi.n	8006a64 <_printf_i+0x28>
 8006a76:	a101      	add	r1, pc, #4	; (adr r1, 8006a7c <_printf_i+0x40>)
 8006a78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a7c:	08006ad5 	.word	0x08006ad5
 8006a80:	08006ae9 	.word	0x08006ae9
 8006a84:	08006a65 	.word	0x08006a65
 8006a88:	08006a65 	.word	0x08006a65
 8006a8c:	08006a65 	.word	0x08006a65
 8006a90:	08006a65 	.word	0x08006a65
 8006a94:	08006ae9 	.word	0x08006ae9
 8006a98:	08006a65 	.word	0x08006a65
 8006a9c:	08006a65 	.word	0x08006a65
 8006aa0:	08006a65 	.word	0x08006a65
 8006aa4:	08006a65 	.word	0x08006a65
 8006aa8:	08006bf5 	.word	0x08006bf5
 8006aac:	08006b19 	.word	0x08006b19
 8006ab0:	08006bd7 	.word	0x08006bd7
 8006ab4:	08006a65 	.word	0x08006a65
 8006ab8:	08006a65 	.word	0x08006a65
 8006abc:	08006c17 	.word	0x08006c17
 8006ac0:	08006a65 	.word	0x08006a65
 8006ac4:	08006b19 	.word	0x08006b19
 8006ac8:	08006a65 	.word	0x08006a65
 8006acc:	08006a65 	.word	0x08006a65
 8006ad0:	08006bdf 	.word	0x08006bdf
 8006ad4:	682b      	ldr	r3, [r5, #0]
 8006ad6:	1d1a      	adds	r2, r3, #4
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	602a      	str	r2, [r5, #0]
 8006adc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ae0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e0a3      	b.n	8006c30 <_printf_i+0x1f4>
 8006ae8:	6820      	ldr	r0, [r4, #0]
 8006aea:	6829      	ldr	r1, [r5, #0]
 8006aec:	0606      	lsls	r6, r0, #24
 8006aee:	f101 0304 	add.w	r3, r1, #4
 8006af2:	d50a      	bpl.n	8006b0a <_printf_i+0xce>
 8006af4:	680e      	ldr	r6, [r1, #0]
 8006af6:	602b      	str	r3, [r5, #0]
 8006af8:	2e00      	cmp	r6, #0
 8006afa:	da03      	bge.n	8006b04 <_printf_i+0xc8>
 8006afc:	232d      	movs	r3, #45	; 0x2d
 8006afe:	4276      	negs	r6, r6
 8006b00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b04:	485e      	ldr	r0, [pc, #376]	; (8006c80 <_printf_i+0x244>)
 8006b06:	230a      	movs	r3, #10
 8006b08:	e019      	b.n	8006b3e <_printf_i+0x102>
 8006b0a:	680e      	ldr	r6, [r1, #0]
 8006b0c:	602b      	str	r3, [r5, #0]
 8006b0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006b12:	bf18      	it	ne
 8006b14:	b236      	sxthne	r6, r6
 8006b16:	e7ef      	b.n	8006af8 <_printf_i+0xbc>
 8006b18:	682b      	ldr	r3, [r5, #0]
 8006b1a:	6820      	ldr	r0, [r4, #0]
 8006b1c:	1d19      	adds	r1, r3, #4
 8006b1e:	6029      	str	r1, [r5, #0]
 8006b20:	0601      	lsls	r1, r0, #24
 8006b22:	d501      	bpl.n	8006b28 <_printf_i+0xec>
 8006b24:	681e      	ldr	r6, [r3, #0]
 8006b26:	e002      	b.n	8006b2e <_printf_i+0xf2>
 8006b28:	0646      	lsls	r6, r0, #25
 8006b2a:	d5fb      	bpl.n	8006b24 <_printf_i+0xe8>
 8006b2c:	881e      	ldrh	r6, [r3, #0]
 8006b2e:	4854      	ldr	r0, [pc, #336]	; (8006c80 <_printf_i+0x244>)
 8006b30:	2f6f      	cmp	r7, #111	; 0x6f
 8006b32:	bf0c      	ite	eq
 8006b34:	2308      	moveq	r3, #8
 8006b36:	230a      	movne	r3, #10
 8006b38:	2100      	movs	r1, #0
 8006b3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b3e:	6865      	ldr	r5, [r4, #4]
 8006b40:	60a5      	str	r5, [r4, #8]
 8006b42:	2d00      	cmp	r5, #0
 8006b44:	bfa2      	ittt	ge
 8006b46:	6821      	ldrge	r1, [r4, #0]
 8006b48:	f021 0104 	bicge.w	r1, r1, #4
 8006b4c:	6021      	strge	r1, [r4, #0]
 8006b4e:	b90e      	cbnz	r6, 8006b54 <_printf_i+0x118>
 8006b50:	2d00      	cmp	r5, #0
 8006b52:	d04d      	beq.n	8006bf0 <_printf_i+0x1b4>
 8006b54:	4615      	mov	r5, r2
 8006b56:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b5a:	fb03 6711 	mls	r7, r3, r1, r6
 8006b5e:	5dc7      	ldrb	r7, [r0, r7]
 8006b60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b64:	4637      	mov	r7, r6
 8006b66:	42bb      	cmp	r3, r7
 8006b68:	460e      	mov	r6, r1
 8006b6a:	d9f4      	bls.n	8006b56 <_printf_i+0x11a>
 8006b6c:	2b08      	cmp	r3, #8
 8006b6e:	d10b      	bne.n	8006b88 <_printf_i+0x14c>
 8006b70:	6823      	ldr	r3, [r4, #0]
 8006b72:	07de      	lsls	r6, r3, #31
 8006b74:	d508      	bpl.n	8006b88 <_printf_i+0x14c>
 8006b76:	6923      	ldr	r3, [r4, #16]
 8006b78:	6861      	ldr	r1, [r4, #4]
 8006b7a:	4299      	cmp	r1, r3
 8006b7c:	bfde      	ittt	le
 8006b7e:	2330      	movle	r3, #48	; 0x30
 8006b80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b88:	1b52      	subs	r2, r2, r5
 8006b8a:	6122      	str	r2, [r4, #16]
 8006b8c:	f8cd a000 	str.w	sl, [sp]
 8006b90:	464b      	mov	r3, r9
 8006b92:	aa03      	add	r2, sp, #12
 8006b94:	4621      	mov	r1, r4
 8006b96:	4640      	mov	r0, r8
 8006b98:	f7ff fee2 	bl	8006960 <_printf_common>
 8006b9c:	3001      	adds	r0, #1
 8006b9e:	d14c      	bne.n	8006c3a <_printf_i+0x1fe>
 8006ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba4:	b004      	add	sp, #16
 8006ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006baa:	4835      	ldr	r0, [pc, #212]	; (8006c80 <_printf_i+0x244>)
 8006bac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006bb0:	6829      	ldr	r1, [r5, #0]
 8006bb2:	6823      	ldr	r3, [r4, #0]
 8006bb4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006bb8:	6029      	str	r1, [r5, #0]
 8006bba:	061d      	lsls	r5, r3, #24
 8006bbc:	d514      	bpl.n	8006be8 <_printf_i+0x1ac>
 8006bbe:	07df      	lsls	r7, r3, #31
 8006bc0:	bf44      	itt	mi
 8006bc2:	f043 0320 	orrmi.w	r3, r3, #32
 8006bc6:	6023      	strmi	r3, [r4, #0]
 8006bc8:	b91e      	cbnz	r6, 8006bd2 <_printf_i+0x196>
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	f023 0320 	bic.w	r3, r3, #32
 8006bd0:	6023      	str	r3, [r4, #0]
 8006bd2:	2310      	movs	r3, #16
 8006bd4:	e7b0      	b.n	8006b38 <_printf_i+0xfc>
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	f043 0320 	orr.w	r3, r3, #32
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	2378      	movs	r3, #120	; 0x78
 8006be0:	4828      	ldr	r0, [pc, #160]	; (8006c84 <_printf_i+0x248>)
 8006be2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006be6:	e7e3      	b.n	8006bb0 <_printf_i+0x174>
 8006be8:	0659      	lsls	r1, r3, #25
 8006bea:	bf48      	it	mi
 8006bec:	b2b6      	uxthmi	r6, r6
 8006bee:	e7e6      	b.n	8006bbe <_printf_i+0x182>
 8006bf0:	4615      	mov	r5, r2
 8006bf2:	e7bb      	b.n	8006b6c <_printf_i+0x130>
 8006bf4:	682b      	ldr	r3, [r5, #0]
 8006bf6:	6826      	ldr	r6, [r4, #0]
 8006bf8:	6961      	ldr	r1, [r4, #20]
 8006bfa:	1d18      	adds	r0, r3, #4
 8006bfc:	6028      	str	r0, [r5, #0]
 8006bfe:	0635      	lsls	r5, r6, #24
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	d501      	bpl.n	8006c08 <_printf_i+0x1cc>
 8006c04:	6019      	str	r1, [r3, #0]
 8006c06:	e002      	b.n	8006c0e <_printf_i+0x1d2>
 8006c08:	0670      	lsls	r0, r6, #25
 8006c0a:	d5fb      	bpl.n	8006c04 <_printf_i+0x1c8>
 8006c0c:	8019      	strh	r1, [r3, #0]
 8006c0e:	2300      	movs	r3, #0
 8006c10:	6123      	str	r3, [r4, #16]
 8006c12:	4615      	mov	r5, r2
 8006c14:	e7ba      	b.n	8006b8c <_printf_i+0x150>
 8006c16:	682b      	ldr	r3, [r5, #0]
 8006c18:	1d1a      	adds	r2, r3, #4
 8006c1a:	602a      	str	r2, [r5, #0]
 8006c1c:	681d      	ldr	r5, [r3, #0]
 8006c1e:	6862      	ldr	r2, [r4, #4]
 8006c20:	2100      	movs	r1, #0
 8006c22:	4628      	mov	r0, r5
 8006c24:	f7f9 fadc 	bl	80001e0 <memchr>
 8006c28:	b108      	cbz	r0, 8006c2e <_printf_i+0x1f2>
 8006c2a:	1b40      	subs	r0, r0, r5
 8006c2c:	6060      	str	r0, [r4, #4]
 8006c2e:	6863      	ldr	r3, [r4, #4]
 8006c30:	6123      	str	r3, [r4, #16]
 8006c32:	2300      	movs	r3, #0
 8006c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c38:	e7a8      	b.n	8006b8c <_printf_i+0x150>
 8006c3a:	6923      	ldr	r3, [r4, #16]
 8006c3c:	462a      	mov	r2, r5
 8006c3e:	4649      	mov	r1, r9
 8006c40:	4640      	mov	r0, r8
 8006c42:	47d0      	blx	sl
 8006c44:	3001      	adds	r0, #1
 8006c46:	d0ab      	beq.n	8006ba0 <_printf_i+0x164>
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	079b      	lsls	r3, r3, #30
 8006c4c:	d413      	bmi.n	8006c76 <_printf_i+0x23a>
 8006c4e:	68e0      	ldr	r0, [r4, #12]
 8006c50:	9b03      	ldr	r3, [sp, #12]
 8006c52:	4298      	cmp	r0, r3
 8006c54:	bfb8      	it	lt
 8006c56:	4618      	movlt	r0, r3
 8006c58:	e7a4      	b.n	8006ba4 <_printf_i+0x168>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	4632      	mov	r2, r6
 8006c5e:	4649      	mov	r1, r9
 8006c60:	4640      	mov	r0, r8
 8006c62:	47d0      	blx	sl
 8006c64:	3001      	adds	r0, #1
 8006c66:	d09b      	beq.n	8006ba0 <_printf_i+0x164>
 8006c68:	3501      	adds	r5, #1
 8006c6a:	68e3      	ldr	r3, [r4, #12]
 8006c6c:	9903      	ldr	r1, [sp, #12]
 8006c6e:	1a5b      	subs	r3, r3, r1
 8006c70:	42ab      	cmp	r3, r5
 8006c72:	dcf2      	bgt.n	8006c5a <_printf_i+0x21e>
 8006c74:	e7eb      	b.n	8006c4e <_printf_i+0x212>
 8006c76:	2500      	movs	r5, #0
 8006c78:	f104 0619 	add.w	r6, r4, #25
 8006c7c:	e7f5      	b.n	8006c6a <_printf_i+0x22e>
 8006c7e:	bf00      	nop
 8006c80:	0800a1fe 	.word	0x0800a1fe
 8006c84:	0800a20f 	.word	0x0800a20f

08006c88 <iprintf>:
 8006c88:	b40f      	push	{r0, r1, r2, r3}
 8006c8a:	4b0a      	ldr	r3, [pc, #40]	; (8006cb4 <iprintf+0x2c>)
 8006c8c:	b513      	push	{r0, r1, r4, lr}
 8006c8e:	681c      	ldr	r4, [r3, #0]
 8006c90:	b124      	cbz	r4, 8006c9c <iprintf+0x14>
 8006c92:	69a3      	ldr	r3, [r4, #24]
 8006c94:	b913      	cbnz	r3, 8006c9c <iprintf+0x14>
 8006c96:	4620      	mov	r0, r4
 8006c98:	f001 f8da 	bl	8007e50 <__sinit>
 8006c9c:	ab05      	add	r3, sp, #20
 8006c9e:	9a04      	ldr	r2, [sp, #16]
 8006ca0:	68a1      	ldr	r1, [r4, #8]
 8006ca2:	9301      	str	r3, [sp, #4]
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f001 fe97 	bl	80089d8 <_vfiprintf_r>
 8006caa:	b002      	add	sp, #8
 8006cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cb0:	b004      	add	sp, #16
 8006cb2:	4770      	bx	lr
 8006cb4:	20000010 	.word	0x20000010

08006cb8 <_puts_r>:
 8006cb8:	b570      	push	{r4, r5, r6, lr}
 8006cba:	460e      	mov	r6, r1
 8006cbc:	4605      	mov	r5, r0
 8006cbe:	b118      	cbz	r0, 8006cc8 <_puts_r+0x10>
 8006cc0:	6983      	ldr	r3, [r0, #24]
 8006cc2:	b90b      	cbnz	r3, 8006cc8 <_puts_r+0x10>
 8006cc4:	f001 f8c4 	bl	8007e50 <__sinit>
 8006cc8:	69ab      	ldr	r3, [r5, #24]
 8006cca:	68ac      	ldr	r4, [r5, #8]
 8006ccc:	b913      	cbnz	r3, 8006cd4 <_puts_r+0x1c>
 8006cce:	4628      	mov	r0, r5
 8006cd0:	f001 f8be 	bl	8007e50 <__sinit>
 8006cd4:	4b2c      	ldr	r3, [pc, #176]	; (8006d88 <_puts_r+0xd0>)
 8006cd6:	429c      	cmp	r4, r3
 8006cd8:	d120      	bne.n	8006d1c <_puts_r+0x64>
 8006cda:	686c      	ldr	r4, [r5, #4]
 8006cdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cde:	07db      	lsls	r3, r3, #31
 8006ce0:	d405      	bmi.n	8006cee <_puts_r+0x36>
 8006ce2:	89a3      	ldrh	r3, [r4, #12]
 8006ce4:	0598      	lsls	r0, r3, #22
 8006ce6:	d402      	bmi.n	8006cee <_puts_r+0x36>
 8006ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006cea:	f001 f954 	bl	8007f96 <__retarget_lock_acquire_recursive>
 8006cee:	89a3      	ldrh	r3, [r4, #12]
 8006cf0:	0719      	lsls	r1, r3, #28
 8006cf2:	d51d      	bpl.n	8006d30 <_puts_r+0x78>
 8006cf4:	6923      	ldr	r3, [r4, #16]
 8006cf6:	b1db      	cbz	r3, 8006d30 <_puts_r+0x78>
 8006cf8:	3e01      	subs	r6, #1
 8006cfa:	68a3      	ldr	r3, [r4, #8]
 8006cfc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006d00:	3b01      	subs	r3, #1
 8006d02:	60a3      	str	r3, [r4, #8]
 8006d04:	bb39      	cbnz	r1, 8006d56 <_puts_r+0x9e>
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	da38      	bge.n	8006d7c <_puts_r+0xc4>
 8006d0a:	4622      	mov	r2, r4
 8006d0c:	210a      	movs	r1, #10
 8006d0e:	4628      	mov	r0, r5
 8006d10:	f000 f848 	bl	8006da4 <__swbuf_r>
 8006d14:	3001      	adds	r0, #1
 8006d16:	d011      	beq.n	8006d3c <_puts_r+0x84>
 8006d18:	250a      	movs	r5, #10
 8006d1a:	e011      	b.n	8006d40 <_puts_r+0x88>
 8006d1c:	4b1b      	ldr	r3, [pc, #108]	; (8006d8c <_puts_r+0xd4>)
 8006d1e:	429c      	cmp	r4, r3
 8006d20:	d101      	bne.n	8006d26 <_puts_r+0x6e>
 8006d22:	68ac      	ldr	r4, [r5, #8]
 8006d24:	e7da      	b.n	8006cdc <_puts_r+0x24>
 8006d26:	4b1a      	ldr	r3, [pc, #104]	; (8006d90 <_puts_r+0xd8>)
 8006d28:	429c      	cmp	r4, r3
 8006d2a:	bf08      	it	eq
 8006d2c:	68ec      	ldreq	r4, [r5, #12]
 8006d2e:	e7d5      	b.n	8006cdc <_puts_r+0x24>
 8006d30:	4621      	mov	r1, r4
 8006d32:	4628      	mov	r0, r5
 8006d34:	f000 f888 	bl	8006e48 <__swsetup_r>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	d0dd      	beq.n	8006cf8 <_puts_r+0x40>
 8006d3c:	f04f 35ff 	mov.w	r5, #4294967295
 8006d40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d42:	07da      	lsls	r2, r3, #31
 8006d44:	d405      	bmi.n	8006d52 <_puts_r+0x9a>
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	059b      	lsls	r3, r3, #22
 8006d4a:	d402      	bmi.n	8006d52 <_puts_r+0x9a>
 8006d4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d4e:	f001 f923 	bl	8007f98 <__retarget_lock_release_recursive>
 8006d52:	4628      	mov	r0, r5
 8006d54:	bd70      	pop	{r4, r5, r6, pc}
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	da04      	bge.n	8006d64 <_puts_r+0xac>
 8006d5a:	69a2      	ldr	r2, [r4, #24]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	dc06      	bgt.n	8006d6e <_puts_r+0xb6>
 8006d60:	290a      	cmp	r1, #10
 8006d62:	d004      	beq.n	8006d6e <_puts_r+0xb6>
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	1c5a      	adds	r2, r3, #1
 8006d68:	6022      	str	r2, [r4, #0]
 8006d6a:	7019      	strb	r1, [r3, #0]
 8006d6c:	e7c5      	b.n	8006cfa <_puts_r+0x42>
 8006d6e:	4622      	mov	r2, r4
 8006d70:	4628      	mov	r0, r5
 8006d72:	f000 f817 	bl	8006da4 <__swbuf_r>
 8006d76:	3001      	adds	r0, #1
 8006d78:	d1bf      	bne.n	8006cfa <_puts_r+0x42>
 8006d7a:	e7df      	b.n	8006d3c <_puts_r+0x84>
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	250a      	movs	r5, #10
 8006d80:	1c5a      	adds	r2, r3, #1
 8006d82:	6022      	str	r2, [r4, #0]
 8006d84:	701d      	strb	r5, [r3, #0]
 8006d86:	e7db      	b.n	8006d40 <_puts_r+0x88>
 8006d88:	0800a2d0 	.word	0x0800a2d0
 8006d8c:	0800a2f0 	.word	0x0800a2f0
 8006d90:	0800a2b0 	.word	0x0800a2b0

08006d94 <puts>:
 8006d94:	4b02      	ldr	r3, [pc, #8]	; (8006da0 <puts+0xc>)
 8006d96:	4601      	mov	r1, r0
 8006d98:	6818      	ldr	r0, [r3, #0]
 8006d9a:	f7ff bf8d 	b.w	8006cb8 <_puts_r>
 8006d9e:	bf00      	nop
 8006da0:	20000010 	.word	0x20000010

08006da4 <__swbuf_r>:
 8006da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006da6:	460e      	mov	r6, r1
 8006da8:	4614      	mov	r4, r2
 8006daa:	4605      	mov	r5, r0
 8006dac:	b118      	cbz	r0, 8006db6 <__swbuf_r+0x12>
 8006dae:	6983      	ldr	r3, [r0, #24]
 8006db0:	b90b      	cbnz	r3, 8006db6 <__swbuf_r+0x12>
 8006db2:	f001 f84d 	bl	8007e50 <__sinit>
 8006db6:	4b21      	ldr	r3, [pc, #132]	; (8006e3c <__swbuf_r+0x98>)
 8006db8:	429c      	cmp	r4, r3
 8006dba:	d12b      	bne.n	8006e14 <__swbuf_r+0x70>
 8006dbc:	686c      	ldr	r4, [r5, #4]
 8006dbe:	69a3      	ldr	r3, [r4, #24]
 8006dc0:	60a3      	str	r3, [r4, #8]
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	071a      	lsls	r2, r3, #28
 8006dc6:	d52f      	bpl.n	8006e28 <__swbuf_r+0x84>
 8006dc8:	6923      	ldr	r3, [r4, #16]
 8006dca:	b36b      	cbz	r3, 8006e28 <__swbuf_r+0x84>
 8006dcc:	6923      	ldr	r3, [r4, #16]
 8006dce:	6820      	ldr	r0, [r4, #0]
 8006dd0:	1ac0      	subs	r0, r0, r3
 8006dd2:	6963      	ldr	r3, [r4, #20]
 8006dd4:	b2f6      	uxtb	r6, r6
 8006dd6:	4283      	cmp	r3, r0
 8006dd8:	4637      	mov	r7, r6
 8006dda:	dc04      	bgt.n	8006de6 <__swbuf_r+0x42>
 8006ddc:	4621      	mov	r1, r4
 8006dde:	4628      	mov	r0, r5
 8006de0:	f000 ffa2 	bl	8007d28 <_fflush_r>
 8006de4:	bb30      	cbnz	r0, 8006e34 <__swbuf_r+0x90>
 8006de6:	68a3      	ldr	r3, [r4, #8]
 8006de8:	3b01      	subs	r3, #1
 8006dea:	60a3      	str	r3, [r4, #8]
 8006dec:	6823      	ldr	r3, [r4, #0]
 8006dee:	1c5a      	adds	r2, r3, #1
 8006df0:	6022      	str	r2, [r4, #0]
 8006df2:	701e      	strb	r6, [r3, #0]
 8006df4:	6963      	ldr	r3, [r4, #20]
 8006df6:	3001      	adds	r0, #1
 8006df8:	4283      	cmp	r3, r0
 8006dfa:	d004      	beq.n	8006e06 <__swbuf_r+0x62>
 8006dfc:	89a3      	ldrh	r3, [r4, #12]
 8006dfe:	07db      	lsls	r3, r3, #31
 8006e00:	d506      	bpl.n	8006e10 <__swbuf_r+0x6c>
 8006e02:	2e0a      	cmp	r6, #10
 8006e04:	d104      	bne.n	8006e10 <__swbuf_r+0x6c>
 8006e06:	4621      	mov	r1, r4
 8006e08:	4628      	mov	r0, r5
 8006e0a:	f000 ff8d 	bl	8007d28 <_fflush_r>
 8006e0e:	b988      	cbnz	r0, 8006e34 <__swbuf_r+0x90>
 8006e10:	4638      	mov	r0, r7
 8006e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e14:	4b0a      	ldr	r3, [pc, #40]	; (8006e40 <__swbuf_r+0x9c>)
 8006e16:	429c      	cmp	r4, r3
 8006e18:	d101      	bne.n	8006e1e <__swbuf_r+0x7a>
 8006e1a:	68ac      	ldr	r4, [r5, #8]
 8006e1c:	e7cf      	b.n	8006dbe <__swbuf_r+0x1a>
 8006e1e:	4b09      	ldr	r3, [pc, #36]	; (8006e44 <__swbuf_r+0xa0>)
 8006e20:	429c      	cmp	r4, r3
 8006e22:	bf08      	it	eq
 8006e24:	68ec      	ldreq	r4, [r5, #12]
 8006e26:	e7ca      	b.n	8006dbe <__swbuf_r+0x1a>
 8006e28:	4621      	mov	r1, r4
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	f000 f80c 	bl	8006e48 <__swsetup_r>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	d0cb      	beq.n	8006dcc <__swbuf_r+0x28>
 8006e34:	f04f 37ff 	mov.w	r7, #4294967295
 8006e38:	e7ea      	b.n	8006e10 <__swbuf_r+0x6c>
 8006e3a:	bf00      	nop
 8006e3c:	0800a2d0 	.word	0x0800a2d0
 8006e40:	0800a2f0 	.word	0x0800a2f0
 8006e44:	0800a2b0 	.word	0x0800a2b0

08006e48 <__swsetup_r>:
 8006e48:	4b32      	ldr	r3, [pc, #200]	; (8006f14 <__swsetup_r+0xcc>)
 8006e4a:	b570      	push	{r4, r5, r6, lr}
 8006e4c:	681d      	ldr	r5, [r3, #0]
 8006e4e:	4606      	mov	r6, r0
 8006e50:	460c      	mov	r4, r1
 8006e52:	b125      	cbz	r5, 8006e5e <__swsetup_r+0x16>
 8006e54:	69ab      	ldr	r3, [r5, #24]
 8006e56:	b913      	cbnz	r3, 8006e5e <__swsetup_r+0x16>
 8006e58:	4628      	mov	r0, r5
 8006e5a:	f000 fff9 	bl	8007e50 <__sinit>
 8006e5e:	4b2e      	ldr	r3, [pc, #184]	; (8006f18 <__swsetup_r+0xd0>)
 8006e60:	429c      	cmp	r4, r3
 8006e62:	d10f      	bne.n	8006e84 <__swsetup_r+0x3c>
 8006e64:	686c      	ldr	r4, [r5, #4]
 8006e66:	89a3      	ldrh	r3, [r4, #12]
 8006e68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e6c:	0719      	lsls	r1, r3, #28
 8006e6e:	d42c      	bmi.n	8006eca <__swsetup_r+0x82>
 8006e70:	06dd      	lsls	r5, r3, #27
 8006e72:	d411      	bmi.n	8006e98 <__swsetup_r+0x50>
 8006e74:	2309      	movs	r3, #9
 8006e76:	6033      	str	r3, [r6, #0]
 8006e78:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e7c:	81a3      	strh	r3, [r4, #12]
 8006e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e82:	e03e      	b.n	8006f02 <__swsetup_r+0xba>
 8006e84:	4b25      	ldr	r3, [pc, #148]	; (8006f1c <__swsetup_r+0xd4>)
 8006e86:	429c      	cmp	r4, r3
 8006e88:	d101      	bne.n	8006e8e <__swsetup_r+0x46>
 8006e8a:	68ac      	ldr	r4, [r5, #8]
 8006e8c:	e7eb      	b.n	8006e66 <__swsetup_r+0x1e>
 8006e8e:	4b24      	ldr	r3, [pc, #144]	; (8006f20 <__swsetup_r+0xd8>)
 8006e90:	429c      	cmp	r4, r3
 8006e92:	bf08      	it	eq
 8006e94:	68ec      	ldreq	r4, [r5, #12]
 8006e96:	e7e6      	b.n	8006e66 <__swsetup_r+0x1e>
 8006e98:	0758      	lsls	r0, r3, #29
 8006e9a:	d512      	bpl.n	8006ec2 <__swsetup_r+0x7a>
 8006e9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e9e:	b141      	cbz	r1, 8006eb2 <__swsetup_r+0x6a>
 8006ea0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ea4:	4299      	cmp	r1, r3
 8006ea6:	d002      	beq.n	8006eae <__swsetup_r+0x66>
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	f001 fc8b 	bl	80087c4 <_free_r>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	6363      	str	r3, [r4, #52]	; 0x34
 8006eb2:	89a3      	ldrh	r3, [r4, #12]
 8006eb4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006eb8:	81a3      	strh	r3, [r4, #12]
 8006eba:	2300      	movs	r3, #0
 8006ebc:	6063      	str	r3, [r4, #4]
 8006ebe:	6923      	ldr	r3, [r4, #16]
 8006ec0:	6023      	str	r3, [r4, #0]
 8006ec2:	89a3      	ldrh	r3, [r4, #12]
 8006ec4:	f043 0308 	orr.w	r3, r3, #8
 8006ec8:	81a3      	strh	r3, [r4, #12]
 8006eca:	6923      	ldr	r3, [r4, #16]
 8006ecc:	b94b      	cbnz	r3, 8006ee2 <__swsetup_r+0x9a>
 8006ece:	89a3      	ldrh	r3, [r4, #12]
 8006ed0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006ed4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ed8:	d003      	beq.n	8006ee2 <__swsetup_r+0x9a>
 8006eda:	4621      	mov	r1, r4
 8006edc:	4630      	mov	r0, r6
 8006ede:	f001 f881 	bl	8007fe4 <__smakebuf_r>
 8006ee2:	89a0      	ldrh	r0, [r4, #12]
 8006ee4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ee8:	f010 0301 	ands.w	r3, r0, #1
 8006eec:	d00a      	beq.n	8006f04 <__swsetup_r+0xbc>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	60a3      	str	r3, [r4, #8]
 8006ef2:	6963      	ldr	r3, [r4, #20]
 8006ef4:	425b      	negs	r3, r3
 8006ef6:	61a3      	str	r3, [r4, #24]
 8006ef8:	6923      	ldr	r3, [r4, #16]
 8006efa:	b943      	cbnz	r3, 8006f0e <__swsetup_r+0xc6>
 8006efc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f00:	d1ba      	bne.n	8006e78 <__swsetup_r+0x30>
 8006f02:	bd70      	pop	{r4, r5, r6, pc}
 8006f04:	0781      	lsls	r1, r0, #30
 8006f06:	bf58      	it	pl
 8006f08:	6963      	ldrpl	r3, [r4, #20]
 8006f0a:	60a3      	str	r3, [r4, #8]
 8006f0c:	e7f4      	b.n	8006ef8 <__swsetup_r+0xb0>
 8006f0e:	2000      	movs	r0, #0
 8006f10:	e7f7      	b.n	8006f02 <__swsetup_r+0xba>
 8006f12:	bf00      	nop
 8006f14:	20000010 	.word	0x20000010
 8006f18:	0800a2d0 	.word	0x0800a2d0
 8006f1c:	0800a2f0 	.word	0x0800a2f0
 8006f20:	0800a2b0 	.word	0x0800a2b0

08006f24 <quorem>:
 8006f24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f28:	6903      	ldr	r3, [r0, #16]
 8006f2a:	690c      	ldr	r4, [r1, #16]
 8006f2c:	42a3      	cmp	r3, r4
 8006f2e:	4607      	mov	r7, r0
 8006f30:	f2c0 8081 	blt.w	8007036 <quorem+0x112>
 8006f34:	3c01      	subs	r4, #1
 8006f36:	f101 0814 	add.w	r8, r1, #20
 8006f3a:	f100 0514 	add.w	r5, r0, #20
 8006f3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f42:	9301      	str	r3, [sp, #4]
 8006f44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006f54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f58:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f5c:	d331      	bcc.n	8006fc2 <quorem+0x9e>
 8006f5e:	f04f 0e00 	mov.w	lr, #0
 8006f62:	4640      	mov	r0, r8
 8006f64:	46ac      	mov	ip, r5
 8006f66:	46f2      	mov	sl, lr
 8006f68:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f6c:	b293      	uxth	r3, r2
 8006f6e:	fb06 e303 	mla	r3, r6, r3, lr
 8006f72:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	ebaa 0303 	sub.w	r3, sl, r3
 8006f7c:	f8dc a000 	ldr.w	sl, [ip]
 8006f80:	0c12      	lsrs	r2, r2, #16
 8006f82:	fa13 f38a 	uxtah	r3, r3, sl
 8006f86:	fb06 e202 	mla	r2, r6, r2, lr
 8006f8a:	9300      	str	r3, [sp, #0]
 8006f8c:	9b00      	ldr	r3, [sp, #0]
 8006f8e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f92:	b292      	uxth	r2, r2
 8006f94:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f9c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006fa0:	4581      	cmp	r9, r0
 8006fa2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fa6:	f84c 3b04 	str.w	r3, [ip], #4
 8006faa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006fae:	d2db      	bcs.n	8006f68 <quorem+0x44>
 8006fb0:	f855 300b 	ldr.w	r3, [r5, fp]
 8006fb4:	b92b      	cbnz	r3, 8006fc2 <quorem+0x9e>
 8006fb6:	9b01      	ldr	r3, [sp, #4]
 8006fb8:	3b04      	subs	r3, #4
 8006fba:	429d      	cmp	r5, r3
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	d32e      	bcc.n	800701e <quorem+0xfa>
 8006fc0:	613c      	str	r4, [r7, #16]
 8006fc2:	4638      	mov	r0, r7
 8006fc4:	f001 fae6 	bl	8008594 <__mcmp>
 8006fc8:	2800      	cmp	r0, #0
 8006fca:	db24      	blt.n	8007016 <quorem+0xf2>
 8006fcc:	3601      	adds	r6, #1
 8006fce:	4628      	mov	r0, r5
 8006fd0:	f04f 0c00 	mov.w	ip, #0
 8006fd4:	f858 2b04 	ldr.w	r2, [r8], #4
 8006fd8:	f8d0 e000 	ldr.w	lr, [r0]
 8006fdc:	b293      	uxth	r3, r2
 8006fde:	ebac 0303 	sub.w	r3, ip, r3
 8006fe2:	0c12      	lsrs	r2, r2, #16
 8006fe4:	fa13 f38e 	uxtah	r3, r3, lr
 8006fe8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006fec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ff6:	45c1      	cmp	r9, r8
 8006ff8:	f840 3b04 	str.w	r3, [r0], #4
 8006ffc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007000:	d2e8      	bcs.n	8006fd4 <quorem+0xb0>
 8007002:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007006:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800700a:	b922      	cbnz	r2, 8007016 <quorem+0xf2>
 800700c:	3b04      	subs	r3, #4
 800700e:	429d      	cmp	r5, r3
 8007010:	461a      	mov	r2, r3
 8007012:	d30a      	bcc.n	800702a <quorem+0x106>
 8007014:	613c      	str	r4, [r7, #16]
 8007016:	4630      	mov	r0, r6
 8007018:	b003      	add	sp, #12
 800701a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800701e:	6812      	ldr	r2, [r2, #0]
 8007020:	3b04      	subs	r3, #4
 8007022:	2a00      	cmp	r2, #0
 8007024:	d1cc      	bne.n	8006fc0 <quorem+0x9c>
 8007026:	3c01      	subs	r4, #1
 8007028:	e7c7      	b.n	8006fba <quorem+0x96>
 800702a:	6812      	ldr	r2, [r2, #0]
 800702c:	3b04      	subs	r3, #4
 800702e:	2a00      	cmp	r2, #0
 8007030:	d1f0      	bne.n	8007014 <quorem+0xf0>
 8007032:	3c01      	subs	r4, #1
 8007034:	e7eb      	b.n	800700e <quorem+0xea>
 8007036:	2000      	movs	r0, #0
 8007038:	e7ee      	b.n	8007018 <quorem+0xf4>
 800703a:	0000      	movs	r0, r0
 800703c:	0000      	movs	r0, r0
	...

08007040 <_dtoa_r>:
 8007040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007044:	ed2d 8b04 	vpush	{d8-d9}
 8007048:	ec57 6b10 	vmov	r6, r7, d0
 800704c:	b093      	sub	sp, #76	; 0x4c
 800704e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007050:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007054:	9106      	str	r1, [sp, #24]
 8007056:	ee10 aa10 	vmov	sl, s0
 800705a:	4604      	mov	r4, r0
 800705c:	9209      	str	r2, [sp, #36]	; 0x24
 800705e:	930c      	str	r3, [sp, #48]	; 0x30
 8007060:	46bb      	mov	fp, r7
 8007062:	b975      	cbnz	r5, 8007082 <_dtoa_r+0x42>
 8007064:	2010      	movs	r0, #16
 8007066:	f000 fffd 	bl	8008064 <malloc>
 800706a:	4602      	mov	r2, r0
 800706c:	6260      	str	r0, [r4, #36]	; 0x24
 800706e:	b920      	cbnz	r0, 800707a <_dtoa_r+0x3a>
 8007070:	4ba7      	ldr	r3, [pc, #668]	; (8007310 <_dtoa_r+0x2d0>)
 8007072:	21ea      	movs	r1, #234	; 0xea
 8007074:	48a7      	ldr	r0, [pc, #668]	; (8007314 <_dtoa_r+0x2d4>)
 8007076:	f001 fe45 	bl	8008d04 <__assert_func>
 800707a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800707e:	6005      	str	r5, [r0, #0]
 8007080:	60c5      	str	r5, [r0, #12]
 8007082:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007084:	6819      	ldr	r1, [r3, #0]
 8007086:	b151      	cbz	r1, 800709e <_dtoa_r+0x5e>
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	604a      	str	r2, [r1, #4]
 800708c:	2301      	movs	r3, #1
 800708e:	4093      	lsls	r3, r2
 8007090:	608b      	str	r3, [r1, #8]
 8007092:	4620      	mov	r0, r4
 8007094:	f001 f83c 	bl	8008110 <_Bfree>
 8007098:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800709a:	2200      	movs	r2, #0
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	1e3b      	subs	r3, r7, #0
 80070a0:	bfaa      	itet	ge
 80070a2:	2300      	movge	r3, #0
 80070a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80070a8:	f8c8 3000 	strge.w	r3, [r8]
 80070ac:	4b9a      	ldr	r3, [pc, #616]	; (8007318 <_dtoa_r+0x2d8>)
 80070ae:	bfbc      	itt	lt
 80070b0:	2201      	movlt	r2, #1
 80070b2:	f8c8 2000 	strlt.w	r2, [r8]
 80070b6:	ea33 030b 	bics.w	r3, r3, fp
 80070ba:	d11b      	bne.n	80070f4 <_dtoa_r+0xb4>
 80070bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070be:	f242 730f 	movw	r3, #9999	; 0x270f
 80070c2:	6013      	str	r3, [r2, #0]
 80070c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070c8:	4333      	orrs	r3, r6
 80070ca:	f000 8592 	beq.w	8007bf2 <_dtoa_r+0xbb2>
 80070ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070d0:	b963      	cbnz	r3, 80070ec <_dtoa_r+0xac>
 80070d2:	4b92      	ldr	r3, [pc, #584]	; (800731c <_dtoa_r+0x2dc>)
 80070d4:	e022      	b.n	800711c <_dtoa_r+0xdc>
 80070d6:	4b92      	ldr	r3, [pc, #584]	; (8007320 <_dtoa_r+0x2e0>)
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	3308      	adds	r3, #8
 80070dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80070de:	6013      	str	r3, [r2, #0]
 80070e0:	9801      	ldr	r0, [sp, #4]
 80070e2:	b013      	add	sp, #76	; 0x4c
 80070e4:	ecbd 8b04 	vpop	{d8-d9}
 80070e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ec:	4b8b      	ldr	r3, [pc, #556]	; (800731c <_dtoa_r+0x2dc>)
 80070ee:	9301      	str	r3, [sp, #4]
 80070f0:	3303      	adds	r3, #3
 80070f2:	e7f3      	b.n	80070dc <_dtoa_r+0x9c>
 80070f4:	2200      	movs	r2, #0
 80070f6:	2300      	movs	r3, #0
 80070f8:	4650      	mov	r0, sl
 80070fa:	4659      	mov	r1, fp
 80070fc:	f7f9 fce4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007100:	ec4b ab19 	vmov	d9, sl, fp
 8007104:	4680      	mov	r8, r0
 8007106:	b158      	cbz	r0, 8007120 <_dtoa_r+0xe0>
 8007108:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800710a:	2301      	movs	r3, #1
 800710c:	6013      	str	r3, [r2, #0]
 800710e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007110:	2b00      	cmp	r3, #0
 8007112:	f000 856b 	beq.w	8007bec <_dtoa_r+0xbac>
 8007116:	4883      	ldr	r0, [pc, #524]	; (8007324 <_dtoa_r+0x2e4>)
 8007118:	6018      	str	r0, [r3, #0]
 800711a:	1e43      	subs	r3, r0, #1
 800711c:	9301      	str	r3, [sp, #4]
 800711e:	e7df      	b.n	80070e0 <_dtoa_r+0xa0>
 8007120:	ec4b ab10 	vmov	d0, sl, fp
 8007124:	aa10      	add	r2, sp, #64	; 0x40
 8007126:	a911      	add	r1, sp, #68	; 0x44
 8007128:	4620      	mov	r0, r4
 800712a:	f001 fad9 	bl	80086e0 <__d2b>
 800712e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007132:	ee08 0a10 	vmov	s16, r0
 8007136:	2d00      	cmp	r5, #0
 8007138:	f000 8084 	beq.w	8007244 <_dtoa_r+0x204>
 800713c:	ee19 3a90 	vmov	r3, s19
 8007140:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007144:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007148:	4656      	mov	r6, sl
 800714a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800714e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007152:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007156:	4b74      	ldr	r3, [pc, #464]	; (8007328 <_dtoa_r+0x2e8>)
 8007158:	2200      	movs	r2, #0
 800715a:	4630      	mov	r0, r6
 800715c:	4639      	mov	r1, r7
 800715e:	f7f9 f893 	bl	8000288 <__aeabi_dsub>
 8007162:	a365      	add	r3, pc, #404	; (adr r3, 80072f8 <_dtoa_r+0x2b8>)
 8007164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007168:	f7f9 fa46 	bl	80005f8 <__aeabi_dmul>
 800716c:	a364      	add	r3, pc, #400	; (adr r3, 8007300 <_dtoa_r+0x2c0>)
 800716e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007172:	f7f9 f88b 	bl	800028c <__adddf3>
 8007176:	4606      	mov	r6, r0
 8007178:	4628      	mov	r0, r5
 800717a:	460f      	mov	r7, r1
 800717c:	f7f9 f9d2 	bl	8000524 <__aeabi_i2d>
 8007180:	a361      	add	r3, pc, #388	; (adr r3, 8007308 <_dtoa_r+0x2c8>)
 8007182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007186:	f7f9 fa37 	bl	80005f8 <__aeabi_dmul>
 800718a:	4602      	mov	r2, r0
 800718c:	460b      	mov	r3, r1
 800718e:	4630      	mov	r0, r6
 8007190:	4639      	mov	r1, r7
 8007192:	f7f9 f87b 	bl	800028c <__adddf3>
 8007196:	4606      	mov	r6, r0
 8007198:	460f      	mov	r7, r1
 800719a:	f7f9 fcdd 	bl	8000b58 <__aeabi_d2iz>
 800719e:	2200      	movs	r2, #0
 80071a0:	9000      	str	r0, [sp, #0]
 80071a2:	2300      	movs	r3, #0
 80071a4:	4630      	mov	r0, r6
 80071a6:	4639      	mov	r1, r7
 80071a8:	f7f9 fc98 	bl	8000adc <__aeabi_dcmplt>
 80071ac:	b150      	cbz	r0, 80071c4 <_dtoa_r+0x184>
 80071ae:	9800      	ldr	r0, [sp, #0]
 80071b0:	f7f9 f9b8 	bl	8000524 <__aeabi_i2d>
 80071b4:	4632      	mov	r2, r6
 80071b6:	463b      	mov	r3, r7
 80071b8:	f7f9 fc86 	bl	8000ac8 <__aeabi_dcmpeq>
 80071bc:	b910      	cbnz	r0, 80071c4 <_dtoa_r+0x184>
 80071be:	9b00      	ldr	r3, [sp, #0]
 80071c0:	3b01      	subs	r3, #1
 80071c2:	9300      	str	r3, [sp, #0]
 80071c4:	9b00      	ldr	r3, [sp, #0]
 80071c6:	2b16      	cmp	r3, #22
 80071c8:	d85a      	bhi.n	8007280 <_dtoa_r+0x240>
 80071ca:	9a00      	ldr	r2, [sp, #0]
 80071cc:	4b57      	ldr	r3, [pc, #348]	; (800732c <_dtoa_r+0x2ec>)
 80071ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d6:	ec51 0b19 	vmov	r0, r1, d9
 80071da:	f7f9 fc7f 	bl	8000adc <__aeabi_dcmplt>
 80071de:	2800      	cmp	r0, #0
 80071e0:	d050      	beq.n	8007284 <_dtoa_r+0x244>
 80071e2:	9b00      	ldr	r3, [sp, #0]
 80071e4:	3b01      	subs	r3, #1
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	2300      	movs	r3, #0
 80071ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80071ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071ee:	1b5d      	subs	r5, r3, r5
 80071f0:	1e6b      	subs	r3, r5, #1
 80071f2:	9305      	str	r3, [sp, #20]
 80071f4:	bf45      	ittet	mi
 80071f6:	f1c5 0301 	rsbmi	r3, r5, #1
 80071fa:	9304      	strmi	r3, [sp, #16]
 80071fc:	2300      	movpl	r3, #0
 80071fe:	2300      	movmi	r3, #0
 8007200:	bf4c      	ite	mi
 8007202:	9305      	strmi	r3, [sp, #20]
 8007204:	9304      	strpl	r3, [sp, #16]
 8007206:	9b00      	ldr	r3, [sp, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	db3d      	blt.n	8007288 <_dtoa_r+0x248>
 800720c:	9b05      	ldr	r3, [sp, #20]
 800720e:	9a00      	ldr	r2, [sp, #0]
 8007210:	920a      	str	r2, [sp, #40]	; 0x28
 8007212:	4413      	add	r3, r2
 8007214:	9305      	str	r3, [sp, #20]
 8007216:	2300      	movs	r3, #0
 8007218:	9307      	str	r3, [sp, #28]
 800721a:	9b06      	ldr	r3, [sp, #24]
 800721c:	2b09      	cmp	r3, #9
 800721e:	f200 8089 	bhi.w	8007334 <_dtoa_r+0x2f4>
 8007222:	2b05      	cmp	r3, #5
 8007224:	bfc4      	itt	gt
 8007226:	3b04      	subgt	r3, #4
 8007228:	9306      	strgt	r3, [sp, #24]
 800722a:	9b06      	ldr	r3, [sp, #24]
 800722c:	f1a3 0302 	sub.w	r3, r3, #2
 8007230:	bfcc      	ite	gt
 8007232:	2500      	movgt	r5, #0
 8007234:	2501      	movle	r5, #1
 8007236:	2b03      	cmp	r3, #3
 8007238:	f200 8087 	bhi.w	800734a <_dtoa_r+0x30a>
 800723c:	e8df f003 	tbb	[pc, r3]
 8007240:	59383a2d 	.word	0x59383a2d
 8007244:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007248:	441d      	add	r5, r3
 800724a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800724e:	2b20      	cmp	r3, #32
 8007250:	bfc1      	itttt	gt
 8007252:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007256:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800725a:	fa0b f303 	lslgt.w	r3, fp, r3
 800725e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007262:	bfda      	itte	le
 8007264:	f1c3 0320 	rsble	r3, r3, #32
 8007268:	fa06 f003 	lslle.w	r0, r6, r3
 800726c:	4318      	orrgt	r0, r3
 800726e:	f7f9 f949 	bl	8000504 <__aeabi_ui2d>
 8007272:	2301      	movs	r3, #1
 8007274:	4606      	mov	r6, r0
 8007276:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800727a:	3d01      	subs	r5, #1
 800727c:	930e      	str	r3, [sp, #56]	; 0x38
 800727e:	e76a      	b.n	8007156 <_dtoa_r+0x116>
 8007280:	2301      	movs	r3, #1
 8007282:	e7b2      	b.n	80071ea <_dtoa_r+0x1aa>
 8007284:	900b      	str	r0, [sp, #44]	; 0x2c
 8007286:	e7b1      	b.n	80071ec <_dtoa_r+0x1ac>
 8007288:	9b04      	ldr	r3, [sp, #16]
 800728a:	9a00      	ldr	r2, [sp, #0]
 800728c:	1a9b      	subs	r3, r3, r2
 800728e:	9304      	str	r3, [sp, #16]
 8007290:	4253      	negs	r3, r2
 8007292:	9307      	str	r3, [sp, #28]
 8007294:	2300      	movs	r3, #0
 8007296:	930a      	str	r3, [sp, #40]	; 0x28
 8007298:	e7bf      	b.n	800721a <_dtoa_r+0x1da>
 800729a:	2300      	movs	r3, #0
 800729c:	9308      	str	r3, [sp, #32]
 800729e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	dc55      	bgt.n	8007350 <_dtoa_r+0x310>
 80072a4:	2301      	movs	r3, #1
 80072a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072aa:	461a      	mov	r2, r3
 80072ac:	9209      	str	r2, [sp, #36]	; 0x24
 80072ae:	e00c      	b.n	80072ca <_dtoa_r+0x28a>
 80072b0:	2301      	movs	r3, #1
 80072b2:	e7f3      	b.n	800729c <_dtoa_r+0x25c>
 80072b4:	2300      	movs	r3, #0
 80072b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072b8:	9308      	str	r3, [sp, #32]
 80072ba:	9b00      	ldr	r3, [sp, #0]
 80072bc:	4413      	add	r3, r2
 80072be:	9302      	str	r3, [sp, #8]
 80072c0:	3301      	adds	r3, #1
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	9303      	str	r3, [sp, #12]
 80072c6:	bfb8      	it	lt
 80072c8:	2301      	movlt	r3, #1
 80072ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80072cc:	2200      	movs	r2, #0
 80072ce:	6042      	str	r2, [r0, #4]
 80072d0:	2204      	movs	r2, #4
 80072d2:	f102 0614 	add.w	r6, r2, #20
 80072d6:	429e      	cmp	r6, r3
 80072d8:	6841      	ldr	r1, [r0, #4]
 80072da:	d93d      	bls.n	8007358 <_dtoa_r+0x318>
 80072dc:	4620      	mov	r0, r4
 80072de:	f000 fed7 	bl	8008090 <_Balloc>
 80072e2:	9001      	str	r0, [sp, #4]
 80072e4:	2800      	cmp	r0, #0
 80072e6:	d13b      	bne.n	8007360 <_dtoa_r+0x320>
 80072e8:	4b11      	ldr	r3, [pc, #68]	; (8007330 <_dtoa_r+0x2f0>)
 80072ea:	4602      	mov	r2, r0
 80072ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80072f0:	e6c0      	b.n	8007074 <_dtoa_r+0x34>
 80072f2:	2301      	movs	r3, #1
 80072f4:	e7df      	b.n	80072b6 <_dtoa_r+0x276>
 80072f6:	bf00      	nop
 80072f8:	636f4361 	.word	0x636f4361
 80072fc:	3fd287a7 	.word	0x3fd287a7
 8007300:	8b60c8b3 	.word	0x8b60c8b3
 8007304:	3fc68a28 	.word	0x3fc68a28
 8007308:	509f79fb 	.word	0x509f79fb
 800730c:	3fd34413 	.word	0x3fd34413
 8007310:	0800a22d 	.word	0x0800a22d
 8007314:	0800a244 	.word	0x0800a244
 8007318:	7ff00000 	.word	0x7ff00000
 800731c:	0800a229 	.word	0x0800a229
 8007320:	0800a220 	.word	0x0800a220
 8007324:	0800a1fd 	.word	0x0800a1fd
 8007328:	3ff80000 	.word	0x3ff80000
 800732c:	0800a398 	.word	0x0800a398
 8007330:	0800a29f 	.word	0x0800a29f
 8007334:	2501      	movs	r5, #1
 8007336:	2300      	movs	r3, #0
 8007338:	9306      	str	r3, [sp, #24]
 800733a:	9508      	str	r5, [sp, #32]
 800733c:	f04f 33ff 	mov.w	r3, #4294967295
 8007340:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007344:	2200      	movs	r2, #0
 8007346:	2312      	movs	r3, #18
 8007348:	e7b0      	b.n	80072ac <_dtoa_r+0x26c>
 800734a:	2301      	movs	r3, #1
 800734c:	9308      	str	r3, [sp, #32]
 800734e:	e7f5      	b.n	800733c <_dtoa_r+0x2fc>
 8007350:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007352:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007356:	e7b8      	b.n	80072ca <_dtoa_r+0x28a>
 8007358:	3101      	adds	r1, #1
 800735a:	6041      	str	r1, [r0, #4]
 800735c:	0052      	lsls	r2, r2, #1
 800735e:	e7b8      	b.n	80072d2 <_dtoa_r+0x292>
 8007360:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007362:	9a01      	ldr	r2, [sp, #4]
 8007364:	601a      	str	r2, [r3, #0]
 8007366:	9b03      	ldr	r3, [sp, #12]
 8007368:	2b0e      	cmp	r3, #14
 800736a:	f200 809d 	bhi.w	80074a8 <_dtoa_r+0x468>
 800736e:	2d00      	cmp	r5, #0
 8007370:	f000 809a 	beq.w	80074a8 <_dtoa_r+0x468>
 8007374:	9b00      	ldr	r3, [sp, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	dd32      	ble.n	80073e0 <_dtoa_r+0x3a0>
 800737a:	4ab7      	ldr	r2, [pc, #732]	; (8007658 <_dtoa_r+0x618>)
 800737c:	f003 030f 	and.w	r3, r3, #15
 8007380:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007384:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007388:	9b00      	ldr	r3, [sp, #0]
 800738a:	05d8      	lsls	r0, r3, #23
 800738c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007390:	d516      	bpl.n	80073c0 <_dtoa_r+0x380>
 8007392:	4bb2      	ldr	r3, [pc, #712]	; (800765c <_dtoa_r+0x61c>)
 8007394:	ec51 0b19 	vmov	r0, r1, d9
 8007398:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800739c:	f7f9 fa56 	bl	800084c <__aeabi_ddiv>
 80073a0:	f007 070f 	and.w	r7, r7, #15
 80073a4:	4682      	mov	sl, r0
 80073a6:	468b      	mov	fp, r1
 80073a8:	2503      	movs	r5, #3
 80073aa:	4eac      	ldr	r6, [pc, #688]	; (800765c <_dtoa_r+0x61c>)
 80073ac:	b957      	cbnz	r7, 80073c4 <_dtoa_r+0x384>
 80073ae:	4642      	mov	r2, r8
 80073b0:	464b      	mov	r3, r9
 80073b2:	4650      	mov	r0, sl
 80073b4:	4659      	mov	r1, fp
 80073b6:	f7f9 fa49 	bl	800084c <__aeabi_ddiv>
 80073ba:	4682      	mov	sl, r0
 80073bc:	468b      	mov	fp, r1
 80073be:	e028      	b.n	8007412 <_dtoa_r+0x3d2>
 80073c0:	2502      	movs	r5, #2
 80073c2:	e7f2      	b.n	80073aa <_dtoa_r+0x36a>
 80073c4:	07f9      	lsls	r1, r7, #31
 80073c6:	d508      	bpl.n	80073da <_dtoa_r+0x39a>
 80073c8:	4640      	mov	r0, r8
 80073ca:	4649      	mov	r1, r9
 80073cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80073d0:	f7f9 f912 	bl	80005f8 <__aeabi_dmul>
 80073d4:	3501      	adds	r5, #1
 80073d6:	4680      	mov	r8, r0
 80073d8:	4689      	mov	r9, r1
 80073da:	107f      	asrs	r7, r7, #1
 80073dc:	3608      	adds	r6, #8
 80073de:	e7e5      	b.n	80073ac <_dtoa_r+0x36c>
 80073e0:	f000 809b 	beq.w	800751a <_dtoa_r+0x4da>
 80073e4:	9b00      	ldr	r3, [sp, #0]
 80073e6:	4f9d      	ldr	r7, [pc, #628]	; (800765c <_dtoa_r+0x61c>)
 80073e8:	425e      	negs	r6, r3
 80073ea:	4b9b      	ldr	r3, [pc, #620]	; (8007658 <_dtoa_r+0x618>)
 80073ec:	f006 020f 	and.w	r2, r6, #15
 80073f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f8:	ec51 0b19 	vmov	r0, r1, d9
 80073fc:	f7f9 f8fc 	bl	80005f8 <__aeabi_dmul>
 8007400:	1136      	asrs	r6, r6, #4
 8007402:	4682      	mov	sl, r0
 8007404:	468b      	mov	fp, r1
 8007406:	2300      	movs	r3, #0
 8007408:	2502      	movs	r5, #2
 800740a:	2e00      	cmp	r6, #0
 800740c:	d17a      	bne.n	8007504 <_dtoa_r+0x4c4>
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1d3      	bne.n	80073ba <_dtoa_r+0x37a>
 8007412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007414:	2b00      	cmp	r3, #0
 8007416:	f000 8082 	beq.w	800751e <_dtoa_r+0x4de>
 800741a:	4b91      	ldr	r3, [pc, #580]	; (8007660 <_dtoa_r+0x620>)
 800741c:	2200      	movs	r2, #0
 800741e:	4650      	mov	r0, sl
 8007420:	4659      	mov	r1, fp
 8007422:	f7f9 fb5b 	bl	8000adc <__aeabi_dcmplt>
 8007426:	2800      	cmp	r0, #0
 8007428:	d079      	beq.n	800751e <_dtoa_r+0x4de>
 800742a:	9b03      	ldr	r3, [sp, #12]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d076      	beq.n	800751e <_dtoa_r+0x4de>
 8007430:	9b02      	ldr	r3, [sp, #8]
 8007432:	2b00      	cmp	r3, #0
 8007434:	dd36      	ble.n	80074a4 <_dtoa_r+0x464>
 8007436:	9b00      	ldr	r3, [sp, #0]
 8007438:	4650      	mov	r0, sl
 800743a:	4659      	mov	r1, fp
 800743c:	1e5f      	subs	r7, r3, #1
 800743e:	2200      	movs	r2, #0
 8007440:	4b88      	ldr	r3, [pc, #544]	; (8007664 <_dtoa_r+0x624>)
 8007442:	f7f9 f8d9 	bl	80005f8 <__aeabi_dmul>
 8007446:	9e02      	ldr	r6, [sp, #8]
 8007448:	4682      	mov	sl, r0
 800744a:	468b      	mov	fp, r1
 800744c:	3501      	adds	r5, #1
 800744e:	4628      	mov	r0, r5
 8007450:	f7f9 f868 	bl	8000524 <__aeabi_i2d>
 8007454:	4652      	mov	r2, sl
 8007456:	465b      	mov	r3, fp
 8007458:	f7f9 f8ce 	bl	80005f8 <__aeabi_dmul>
 800745c:	4b82      	ldr	r3, [pc, #520]	; (8007668 <_dtoa_r+0x628>)
 800745e:	2200      	movs	r2, #0
 8007460:	f7f8 ff14 	bl	800028c <__adddf3>
 8007464:	46d0      	mov	r8, sl
 8007466:	46d9      	mov	r9, fp
 8007468:	4682      	mov	sl, r0
 800746a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800746e:	2e00      	cmp	r6, #0
 8007470:	d158      	bne.n	8007524 <_dtoa_r+0x4e4>
 8007472:	4b7e      	ldr	r3, [pc, #504]	; (800766c <_dtoa_r+0x62c>)
 8007474:	2200      	movs	r2, #0
 8007476:	4640      	mov	r0, r8
 8007478:	4649      	mov	r1, r9
 800747a:	f7f8 ff05 	bl	8000288 <__aeabi_dsub>
 800747e:	4652      	mov	r2, sl
 8007480:	465b      	mov	r3, fp
 8007482:	4680      	mov	r8, r0
 8007484:	4689      	mov	r9, r1
 8007486:	f7f9 fb47 	bl	8000b18 <__aeabi_dcmpgt>
 800748a:	2800      	cmp	r0, #0
 800748c:	f040 8295 	bne.w	80079ba <_dtoa_r+0x97a>
 8007490:	4652      	mov	r2, sl
 8007492:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007496:	4640      	mov	r0, r8
 8007498:	4649      	mov	r1, r9
 800749a:	f7f9 fb1f 	bl	8000adc <__aeabi_dcmplt>
 800749e:	2800      	cmp	r0, #0
 80074a0:	f040 8289 	bne.w	80079b6 <_dtoa_r+0x976>
 80074a4:	ec5b ab19 	vmov	sl, fp, d9
 80074a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f2c0 8148 	blt.w	8007740 <_dtoa_r+0x700>
 80074b0:	9a00      	ldr	r2, [sp, #0]
 80074b2:	2a0e      	cmp	r2, #14
 80074b4:	f300 8144 	bgt.w	8007740 <_dtoa_r+0x700>
 80074b8:	4b67      	ldr	r3, [pc, #412]	; (8007658 <_dtoa_r+0x618>)
 80074ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f280 80d5 	bge.w	8007674 <_dtoa_r+0x634>
 80074ca:	9b03      	ldr	r3, [sp, #12]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	f300 80d1 	bgt.w	8007674 <_dtoa_r+0x634>
 80074d2:	f040 826f 	bne.w	80079b4 <_dtoa_r+0x974>
 80074d6:	4b65      	ldr	r3, [pc, #404]	; (800766c <_dtoa_r+0x62c>)
 80074d8:	2200      	movs	r2, #0
 80074da:	4640      	mov	r0, r8
 80074dc:	4649      	mov	r1, r9
 80074de:	f7f9 f88b 	bl	80005f8 <__aeabi_dmul>
 80074e2:	4652      	mov	r2, sl
 80074e4:	465b      	mov	r3, fp
 80074e6:	f7f9 fb0d 	bl	8000b04 <__aeabi_dcmpge>
 80074ea:	9e03      	ldr	r6, [sp, #12]
 80074ec:	4637      	mov	r7, r6
 80074ee:	2800      	cmp	r0, #0
 80074f0:	f040 8245 	bne.w	800797e <_dtoa_r+0x93e>
 80074f4:	9d01      	ldr	r5, [sp, #4]
 80074f6:	2331      	movs	r3, #49	; 0x31
 80074f8:	f805 3b01 	strb.w	r3, [r5], #1
 80074fc:	9b00      	ldr	r3, [sp, #0]
 80074fe:	3301      	adds	r3, #1
 8007500:	9300      	str	r3, [sp, #0]
 8007502:	e240      	b.n	8007986 <_dtoa_r+0x946>
 8007504:	07f2      	lsls	r2, r6, #31
 8007506:	d505      	bpl.n	8007514 <_dtoa_r+0x4d4>
 8007508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800750c:	f7f9 f874 	bl	80005f8 <__aeabi_dmul>
 8007510:	3501      	adds	r5, #1
 8007512:	2301      	movs	r3, #1
 8007514:	1076      	asrs	r6, r6, #1
 8007516:	3708      	adds	r7, #8
 8007518:	e777      	b.n	800740a <_dtoa_r+0x3ca>
 800751a:	2502      	movs	r5, #2
 800751c:	e779      	b.n	8007412 <_dtoa_r+0x3d2>
 800751e:	9f00      	ldr	r7, [sp, #0]
 8007520:	9e03      	ldr	r6, [sp, #12]
 8007522:	e794      	b.n	800744e <_dtoa_r+0x40e>
 8007524:	9901      	ldr	r1, [sp, #4]
 8007526:	4b4c      	ldr	r3, [pc, #304]	; (8007658 <_dtoa_r+0x618>)
 8007528:	4431      	add	r1, r6
 800752a:	910d      	str	r1, [sp, #52]	; 0x34
 800752c:	9908      	ldr	r1, [sp, #32]
 800752e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007532:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007536:	2900      	cmp	r1, #0
 8007538:	d043      	beq.n	80075c2 <_dtoa_r+0x582>
 800753a:	494d      	ldr	r1, [pc, #308]	; (8007670 <_dtoa_r+0x630>)
 800753c:	2000      	movs	r0, #0
 800753e:	f7f9 f985 	bl	800084c <__aeabi_ddiv>
 8007542:	4652      	mov	r2, sl
 8007544:	465b      	mov	r3, fp
 8007546:	f7f8 fe9f 	bl	8000288 <__aeabi_dsub>
 800754a:	9d01      	ldr	r5, [sp, #4]
 800754c:	4682      	mov	sl, r0
 800754e:	468b      	mov	fp, r1
 8007550:	4649      	mov	r1, r9
 8007552:	4640      	mov	r0, r8
 8007554:	f7f9 fb00 	bl	8000b58 <__aeabi_d2iz>
 8007558:	4606      	mov	r6, r0
 800755a:	f7f8 ffe3 	bl	8000524 <__aeabi_i2d>
 800755e:	4602      	mov	r2, r0
 8007560:	460b      	mov	r3, r1
 8007562:	4640      	mov	r0, r8
 8007564:	4649      	mov	r1, r9
 8007566:	f7f8 fe8f 	bl	8000288 <__aeabi_dsub>
 800756a:	3630      	adds	r6, #48	; 0x30
 800756c:	f805 6b01 	strb.w	r6, [r5], #1
 8007570:	4652      	mov	r2, sl
 8007572:	465b      	mov	r3, fp
 8007574:	4680      	mov	r8, r0
 8007576:	4689      	mov	r9, r1
 8007578:	f7f9 fab0 	bl	8000adc <__aeabi_dcmplt>
 800757c:	2800      	cmp	r0, #0
 800757e:	d163      	bne.n	8007648 <_dtoa_r+0x608>
 8007580:	4642      	mov	r2, r8
 8007582:	464b      	mov	r3, r9
 8007584:	4936      	ldr	r1, [pc, #216]	; (8007660 <_dtoa_r+0x620>)
 8007586:	2000      	movs	r0, #0
 8007588:	f7f8 fe7e 	bl	8000288 <__aeabi_dsub>
 800758c:	4652      	mov	r2, sl
 800758e:	465b      	mov	r3, fp
 8007590:	f7f9 faa4 	bl	8000adc <__aeabi_dcmplt>
 8007594:	2800      	cmp	r0, #0
 8007596:	f040 80b5 	bne.w	8007704 <_dtoa_r+0x6c4>
 800759a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800759c:	429d      	cmp	r5, r3
 800759e:	d081      	beq.n	80074a4 <_dtoa_r+0x464>
 80075a0:	4b30      	ldr	r3, [pc, #192]	; (8007664 <_dtoa_r+0x624>)
 80075a2:	2200      	movs	r2, #0
 80075a4:	4650      	mov	r0, sl
 80075a6:	4659      	mov	r1, fp
 80075a8:	f7f9 f826 	bl	80005f8 <__aeabi_dmul>
 80075ac:	4b2d      	ldr	r3, [pc, #180]	; (8007664 <_dtoa_r+0x624>)
 80075ae:	4682      	mov	sl, r0
 80075b0:	468b      	mov	fp, r1
 80075b2:	4640      	mov	r0, r8
 80075b4:	4649      	mov	r1, r9
 80075b6:	2200      	movs	r2, #0
 80075b8:	f7f9 f81e 	bl	80005f8 <__aeabi_dmul>
 80075bc:	4680      	mov	r8, r0
 80075be:	4689      	mov	r9, r1
 80075c0:	e7c6      	b.n	8007550 <_dtoa_r+0x510>
 80075c2:	4650      	mov	r0, sl
 80075c4:	4659      	mov	r1, fp
 80075c6:	f7f9 f817 	bl	80005f8 <__aeabi_dmul>
 80075ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075cc:	9d01      	ldr	r5, [sp, #4]
 80075ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80075d0:	4682      	mov	sl, r0
 80075d2:	468b      	mov	fp, r1
 80075d4:	4649      	mov	r1, r9
 80075d6:	4640      	mov	r0, r8
 80075d8:	f7f9 fabe 	bl	8000b58 <__aeabi_d2iz>
 80075dc:	4606      	mov	r6, r0
 80075de:	f7f8 ffa1 	bl	8000524 <__aeabi_i2d>
 80075e2:	3630      	adds	r6, #48	; 0x30
 80075e4:	4602      	mov	r2, r0
 80075e6:	460b      	mov	r3, r1
 80075e8:	4640      	mov	r0, r8
 80075ea:	4649      	mov	r1, r9
 80075ec:	f7f8 fe4c 	bl	8000288 <__aeabi_dsub>
 80075f0:	f805 6b01 	strb.w	r6, [r5], #1
 80075f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075f6:	429d      	cmp	r5, r3
 80075f8:	4680      	mov	r8, r0
 80075fa:	4689      	mov	r9, r1
 80075fc:	f04f 0200 	mov.w	r2, #0
 8007600:	d124      	bne.n	800764c <_dtoa_r+0x60c>
 8007602:	4b1b      	ldr	r3, [pc, #108]	; (8007670 <_dtoa_r+0x630>)
 8007604:	4650      	mov	r0, sl
 8007606:	4659      	mov	r1, fp
 8007608:	f7f8 fe40 	bl	800028c <__adddf3>
 800760c:	4602      	mov	r2, r0
 800760e:	460b      	mov	r3, r1
 8007610:	4640      	mov	r0, r8
 8007612:	4649      	mov	r1, r9
 8007614:	f7f9 fa80 	bl	8000b18 <__aeabi_dcmpgt>
 8007618:	2800      	cmp	r0, #0
 800761a:	d173      	bne.n	8007704 <_dtoa_r+0x6c4>
 800761c:	4652      	mov	r2, sl
 800761e:	465b      	mov	r3, fp
 8007620:	4913      	ldr	r1, [pc, #76]	; (8007670 <_dtoa_r+0x630>)
 8007622:	2000      	movs	r0, #0
 8007624:	f7f8 fe30 	bl	8000288 <__aeabi_dsub>
 8007628:	4602      	mov	r2, r0
 800762a:	460b      	mov	r3, r1
 800762c:	4640      	mov	r0, r8
 800762e:	4649      	mov	r1, r9
 8007630:	f7f9 fa54 	bl	8000adc <__aeabi_dcmplt>
 8007634:	2800      	cmp	r0, #0
 8007636:	f43f af35 	beq.w	80074a4 <_dtoa_r+0x464>
 800763a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800763c:	1e6b      	subs	r3, r5, #1
 800763e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007640:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007644:	2b30      	cmp	r3, #48	; 0x30
 8007646:	d0f8      	beq.n	800763a <_dtoa_r+0x5fa>
 8007648:	9700      	str	r7, [sp, #0]
 800764a:	e049      	b.n	80076e0 <_dtoa_r+0x6a0>
 800764c:	4b05      	ldr	r3, [pc, #20]	; (8007664 <_dtoa_r+0x624>)
 800764e:	f7f8 ffd3 	bl	80005f8 <__aeabi_dmul>
 8007652:	4680      	mov	r8, r0
 8007654:	4689      	mov	r9, r1
 8007656:	e7bd      	b.n	80075d4 <_dtoa_r+0x594>
 8007658:	0800a398 	.word	0x0800a398
 800765c:	0800a370 	.word	0x0800a370
 8007660:	3ff00000 	.word	0x3ff00000
 8007664:	40240000 	.word	0x40240000
 8007668:	401c0000 	.word	0x401c0000
 800766c:	40140000 	.word	0x40140000
 8007670:	3fe00000 	.word	0x3fe00000
 8007674:	9d01      	ldr	r5, [sp, #4]
 8007676:	4656      	mov	r6, sl
 8007678:	465f      	mov	r7, fp
 800767a:	4642      	mov	r2, r8
 800767c:	464b      	mov	r3, r9
 800767e:	4630      	mov	r0, r6
 8007680:	4639      	mov	r1, r7
 8007682:	f7f9 f8e3 	bl	800084c <__aeabi_ddiv>
 8007686:	f7f9 fa67 	bl	8000b58 <__aeabi_d2iz>
 800768a:	4682      	mov	sl, r0
 800768c:	f7f8 ff4a 	bl	8000524 <__aeabi_i2d>
 8007690:	4642      	mov	r2, r8
 8007692:	464b      	mov	r3, r9
 8007694:	f7f8 ffb0 	bl	80005f8 <__aeabi_dmul>
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	4630      	mov	r0, r6
 800769e:	4639      	mov	r1, r7
 80076a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80076a4:	f7f8 fdf0 	bl	8000288 <__aeabi_dsub>
 80076a8:	f805 6b01 	strb.w	r6, [r5], #1
 80076ac:	9e01      	ldr	r6, [sp, #4]
 80076ae:	9f03      	ldr	r7, [sp, #12]
 80076b0:	1bae      	subs	r6, r5, r6
 80076b2:	42b7      	cmp	r7, r6
 80076b4:	4602      	mov	r2, r0
 80076b6:	460b      	mov	r3, r1
 80076b8:	d135      	bne.n	8007726 <_dtoa_r+0x6e6>
 80076ba:	f7f8 fde7 	bl	800028c <__adddf3>
 80076be:	4642      	mov	r2, r8
 80076c0:	464b      	mov	r3, r9
 80076c2:	4606      	mov	r6, r0
 80076c4:	460f      	mov	r7, r1
 80076c6:	f7f9 fa27 	bl	8000b18 <__aeabi_dcmpgt>
 80076ca:	b9d0      	cbnz	r0, 8007702 <_dtoa_r+0x6c2>
 80076cc:	4642      	mov	r2, r8
 80076ce:	464b      	mov	r3, r9
 80076d0:	4630      	mov	r0, r6
 80076d2:	4639      	mov	r1, r7
 80076d4:	f7f9 f9f8 	bl	8000ac8 <__aeabi_dcmpeq>
 80076d8:	b110      	cbz	r0, 80076e0 <_dtoa_r+0x6a0>
 80076da:	f01a 0f01 	tst.w	sl, #1
 80076de:	d110      	bne.n	8007702 <_dtoa_r+0x6c2>
 80076e0:	4620      	mov	r0, r4
 80076e2:	ee18 1a10 	vmov	r1, s16
 80076e6:	f000 fd13 	bl	8008110 <_Bfree>
 80076ea:	2300      	movs	r3, #0
 80076ec:	9800      	ldr	r0, [sp, #0]
 80076ee:	702b      	strb	r3, [r5, #0]
 80076f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076f2:	3001      	adds	r0, #1
 80076f4:	6018      	str	r0, [r3, #0]
 80076f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f43f acf1 	beq.w	80070e0 <_dtoa_r+0xa0>
 80076fe:	601d      	str	r5, [r3, #0]
 8007700:	e4ee      	b.n	80070e0 <_dtoa_r+0xa0>
 8007702:	9f00      	ldr	r7, [sp, #0]
 8007704:	462b      	mov	r3, r5
 8007706:	461d      	mov	r5, r3
 8007708:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800770c:	2a39      	cmp	r2, #57	; 0x39
 800770e:	d106      	bne.n	800771e <_dtoa_r+0x6de>
 8007710:	9a01      	ldr	r2, [sp, #4]
 8007712:	429a      	cmp	r2, r3
 8007714:	d1f7      	bne.n	8007706 <_dtoa_r+0x6c6>
 8007716:	9901      	ldr	r1, [sp, #4]
 8007718:	2230      	movs	r2, #48	; 0x30
 800771a:	3701      	adds	r7, #1
 800771c:	700a      	strb	r2, [r1, #0]
 800771e:	781a      	ldrb	r2, [r3, #0]
 8007720:	3201      	adds	r2, #1
 8007722:	701a      	strb	r2, [r3, #0]
 8007724:	e790      	b.n	8007648 <_dtoa_r+0x608>
 8007726:	4ba6      	ldr	r3, [pc, #664]	; (80079c0 <_dtoa_r+0x980>)
 8007728:	2200      	movs	r2, #0
 800772a:	f7f8 ff65 	bl	80005f8 <__aeabi_dmul>
 800772e:	2200      	movs	r2, #0
 8007730:	2300      	movs	r3, #0
 8007732:	4606      	mov	r6, r0
 8007734:	460f      	mov	r7, r1
 8007736:	f7f9 f9c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800773a:	2800      	cmp	r0, #0
 800773c:	d09d      	beq.n	800767a <_dtoa_r+0x63a>
 800773e:	e7cf      	b.n	80076e0 <_dtoa_r+0x6a0>
 8007740:	9a08      	ldr	r2, [sp, #32]
 8007742:	2a00      	cmp	r2, #0
 8007744:	f000 80d7 	beq.w	80078f6 <_dtoa_r+0x8b6>
 8007748:	9a06      	ldr	r2, [sp, #24]
 800774a:	2a01      	cmp	r2, #1
 800774c:	f300 80ba 	bgt.w	80078c4 <_dtoa_r+0x884>
 8007750:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007752:	2a00      	cmp	r2, #0
 8007754:	f000 80b2 	beq.w	80078bc <_dtoa_r+0x87c>
 8007758:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800775c:	9e07      	ldr	r6, [sp, #28]
 800775e:	9d04      	ldr	r5, [sp, #16]
 8007760:	9a04      	ldr	r2, [sp, #16]
 8007762:	441a      	add	r2, r3
 8007764:	9204      	str	r2, [sp, #16]
 8007766:	9a05      	ldr	r2, [sp, #20]
 8007768:	2101      	movs	r1, #1
 800776a:	441a      	add	r2, r3
 800776c:	4620      	mov	r0, r4
 800776e:	9205      	str	r2, [sp, #20]
 8007770:	f000 fd86 	bl	8008280 <__i2b>
 8007774:	4607      	mov	r7, r0
 8007776:	2d00      	cmp	r5, #0
 8007778:	dd0c      	ble.n	8007794 <_dtoa_r+0x754>
 800777a:	9b05      	ldr	r3, [sp, #20]
 800777c:	2b00      	cmp	r3, #0
 800777e:	dd09      	ble.n	8007794 <_dtoa_r+0x754>
 8007780:	42ab      	cmp	r3, r5
 8007782:	9a04      	ldr	r2, [sp, #16]
 8007784:	bfa8      	it	ge
 8007786:	462b      	movge	r3, r5
 8007788:	1ad2      	subs	r2, r2, r3
 800778a:	9204      	str	r2, [sp, #16]
 800778c:	9a05      	ldr	r2, [sp, #20]
 800778e:	1aed      	subs	r5, r5, r3
 8007790:	1ad3      	subs	r3, r2, r3
 8007792:	9305      	str	r3, [sp, #20]
 8007794:	9b07      	ldr	r3, [sp, #28]
 8007796:	b31b      	cbz	r3, 80077e0 <_dtoa_r+0x7a0>
 8007798:	9b08      	ldr	r3, [sp, #32]
 800779a:	2b00      	cmp	r3, #0
 800779c:	f000 80af 	beq.w	80078fe <_dtoa_r+0x8be>
 80077a0:	2e00      	cmp	r6, #0
 80077a2:	dd13      	ble.n	80077cc <_dtoa_r+0x78c>
 80077a4:	4639      	mov	r1, r7
 80077a6:	4632      	mov	r2, r6
 80077a8:	4620      	mov	r0, r4
 80077aa:	f000 fe29 	bl	8008400 <__pow5mult>
 80077ae:	ee18 2a10 	vmov	r2, s16
 80077b2:	4601      	mov	r1, r0
 80077b4:	4607      	mov	r7, r0
 80077b6:	4620      	mov	r0, r4
 80077b8:	f000 fd78 	bl	80082ac <__multiply>
 80077bc:	ee18 1a10 	vmov	r1, s16
 80077c0:	4680      	mov	r8, r0
 80077c2:	4620      	mov	r0, r4
 80077c4:	f000 fca4 	bl	8008110 <_Bfree>
 80077c8:	ee08 8a10 	vmov	s16, r8
 80077cc:	9b07      	ldr	r3, [sp, #28]
 80077ce:	1b9a      	subs	r2, r3, r6
 80077d0:	d006      	beq.n	80077e0 <_dtoa_r+0x7a0>
 80077d2:	ee18 1a10 	vmov	r1, s16
 80077d6:	4620      	mov	r0, r4
 80077d8:	f000 fe12 	bl	8008400 <__pow5mult>
 80077dc:	ee08 0a10 	vmov	s16, r0
 80077e0:	2101      	movs	r1, #1
 80077e2:	4620      	mov	r0, r4
 80077e4:	f000 fd4c 	bl	8008280 <__i2b>
 80077e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	4606      	mov	r6, r0
 80077ee:	f340 8088 	ble.w	8007902 <_dtoa_r+0x8c2>
 80077f2:	461a      	mov	r2, r3
 80077f4:	4601      	mov	r1, r0
 80077f6:	4620      	mov	r0, r4
 80077f8:	f000 fe02 	bl	8008400 <__pow5mult>
 80077fc:	9b06      	ldr	r3, [sp, #24]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	4606      	mov	r6, r0
 8007802:	f340 8081 	ble.w	8007908 <_dtoa_r+0x8c8>
 8007806:	f04f 0800 	mov.w	r8, #0
 800780a:	6933      	ldr	r3, [r6, #16]
 800780c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007810:	6918      	ldr	r0, [r3, #16]
 8007812:	f000 fce5 	bl	80081e0 <__hi0bits>
 8007816:	f1c0 0020 	rsb	r0, r0, #32
 800781a:	9b05      	ldr	r3, [sp, #20]
 800781c:	4418      	add	r0, r3
 800781e:	f010 001f 	ands.w	r0, r0, #31
 8007822:	f000 8092 	beq.w	800794a <_dtoa_r+0x90a>
 8007826:	f1c0 0320 	rsb	r3, r0, #32
 800782a:	2b04      	cmp	r3, #4
 800782c:	f340 808a 	ble.w	8007944 <_dtoa_r+0x904>
 8007830:	f1c0 001c 	rsb	r0, r0, #28
 8007834:	9b04      	ldr	r3, [sp, #16]
 8007836:	4403      	add	r3, r0
 8007838:	9304      	str	r3, [sp, #16]
 800783a:	9b05      	ldr	r3, [sp, #20]
 800783c:	4403      	add	r3, r0
 800783e:	4405      	add	r5, r0
 8007840:	9305      	str	r3, [sp, #20]
 8007842:	9b04      	ldr	r3, [sp, #16]
 8007844:	2b00      	cmp	r3, #0
 8007846:	dd07      	ble.n	8007858 <_dtoa_r+0x818>
 8007848:	ee18 1a10 	vmov	r1, s16
 800784c:	461a      	mov	r2, r3
 800784e:	4620      	mov	r0, r4
 8007850:	f000 fe30 	bl	80084b4 <__lshift>
 8007854:	ee08 0a10 	vmov	s16, r0
 8007858:	9b05      	ldr	r3, [sp, #20]
 800785a:	2b00      	cmp	r3, #0
 800785c:	dd05      	ble.n	800786a <_dtoa_r+0x82a>
 800785e:	4631      	mov	r1, r6
 8007860:	461a      	mov	r2, r3
 8007862:	4620      	mov	r0, r4
 8007864:	f000 fe26 	bl	80084b4 <__lshift>
 8007868:	4606      	mov	r6, r0
 800786a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800786c:	2b00      	cmp	r3, #0
 800786e:	d06e      	beq.n	800794e <_dtoa_r+0x90e>
 8007870:	ee18 0a10 	vmov	r0, s16
 8007874:	4631      	mov	r1, r6
 8007876:	f000 fe8d 	bl	8008594 <__mcmp>
 800787a:	2800      	cmp	r0, #0
 800787c:	da67      	bge.n	800794e <_dtoa_r+0x90e>
 800787e:	9b00      	ldr	r3, [sp, #0]
 8007880:	3b01      	subs	r3, #1
 8007882:	ee18 1a10 	vmov	r1, s16
 8007886:	9300      	str	r3, [sp, #0]
 8007888:	220a      	movs	r2, #10
 800788a:	2300      	movs	r3, #0
 800788c:	4620      	mov	r0, r4
 800788e:	f000 fc61 	bl	8008154 <__multadd>
 8007892:	9b08      	ldr	r3, [sp, #32]
 8007894:	ee08 0a10 	vmov	s16, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 81b1 	beq.w	8007c00 <_dtoa_r+0xbc0>
 800789e:	2300      	movs	r3, #0
 80078a0:	4639      	mov	r1, r7
 80078a2:	220a      	movs	r2, #10
 80078a4:	4620      	mov	r0, r4
 80078a6:	f000 fc55 	bl	8008154 <__multadd>
 80078aa:	9b02      	ldr	r3, [sp, #8]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	4607      	mov	r7, r0
 80078b0:	f300 808e 	bgt.w	80079d0 <_dtoa_r+0x990>
 80078b4:	9b06      	ldr	r3, [sp, #24]
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	dc51      	bgt.n	800795e <_dtoa_r+0x91e>
 80078ba:	e089      	b.n	80079d0 <_dtoa_r+0x990>
 80078bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80078c2:	e74b      	b.n	800775c <_dtoa_r+0x71c>
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	1e5e      	subs	r6, r3, #1
 80078c8:	9b07      	ldr	r3, [sp, #28]
 80078ca:	42b3      	cmp	r3, r6
 80078cc:	bfbf      	itttt	lt
 80078ce:	9b07      	ldrlt	r3, [sp, #28]
 80078d0:	9607      	strlt	r6, [sp, #28]
 80078d2:	1af2      	sublt	r2, r6, r3
 80078d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80078d6:	bfb6      	itet	lt
 80078d8:	189b      	addlt	r3, r3, r2
 80078da:	1b9e      	subge	r6, r3, r6
 80078dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80078de:	9b03      	ldr	r3, [sp, #12]
 80078e0:	bfb8      	it	lt
 80078e2:	2600      	movlt	r6, #0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	bfb7      	itett	lt
 80078e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80078ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80078f0:	1a9d      	sublt	r5, r3, r2
 80078f2:	2300      	movlt	r3, #0
 80078f4:	e734      	b.n	8007760 <_dtoa_r+0x720>
 80078f6:	9e07      	ldr	r6, [sp, #28]
 80078f8:	9d04      	ldr	r5, [sp, #16]
 80078fa:	9f08      	ldr	r7, [sp, #32]
 80078fc:	e73b      	b.n	8007776 <_dtoa_r+0x736>
 80078fe:	9a07      	ldr	r2, [sp, #28]
 8007900:	e767      	b.n	80077d2 <_dtoa_r+0x792>
 8007902:	9b06      	ldr	r3, [sp, #24]
 8007904:	2b01      	cmp	r3, #1
 8007906:	dc18      	bgt.n	800793a <_dtoa_r+0x8fa>
 8007908:	f1ba 0f00 	cmp.w	sl, #0
 800790c:	d115      	bne.n	800793a <_dtoa_r+0x8fa>
 800790e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007912:	b993      	cbnz	r3, 800793a <_dtoa_r+0x8fa>
 8007914:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007918:	0d1b      	lsrs	r3, r3, #20
 800791a:	051b      	lsls	r3, r3, #20
 800791c:	b183      	cbz	r3, 8007940 <_dtoa_r+0x900>
 800791e:	9b04      	ldr	r3, [sp, #16]
 8007920:	3301      	adds	r3, #1
 8007922:	9304      	str	r3, [sp, #16]
 8007924:	9b05      	ldr	r3, [sp, #20]
 8007926:	3301      	adds	r3, #1
 8007928:	9305      	str	r3, [sp, #20]
 800792a:	f04f 0801 	mov.w	r8, #1
 800792e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007930:	2b00      	cmp	r3, #0
 8007932:	f47f af6a 	bne.w	800780a <_dtoa_r+0x7ca>
 8007936:	2001      	movs	r0, #1
 8007938:	e76f      	b.n	800781a <_dtoa_r+0x7da>
 800793a:	f04f 0800 	mov.w	r8, #0
 800793e:	e7f6      	b.n	800792e <_dtoa_r+0x8ee>
 8007940:	4698      	mov	r8, r3
 8007942:	e7f4      	b.n	800792e <_dtoa_r+0x8ee>
 8007944:	f43f af7d 	beq.w	8007842 <_dtoa_r+0x802>
 8007948:	4618      	mov	r0, r3
 800794a:	301c      	adds	r0, #28
 800794c:	e772      	b.n	8007834 <_dtoa_r+0x7f4>
 800794e:	9b03      	ldr	r3, [sp, #12]
 8007950:	2b00      	cmp	r3, #0
 8007952:	dc37      	bgt.n	80079c4 <_dtoa_r+0x984>
 8007954:	9b06      	ldr	r3, [sp, #24]
 8007956:	2b02      	cmp	r3, #2
 8007958:	dd34      	ble.n	80079c4 <_dtoa_r+0x984>
 800795a:	9b03      	ldr	r3, [sp, #12]
 800795c:	9302      	str	r3, [sp, #8]
 800795e:	9b02      	ldr	r3, [sp, #8]
 8007960:	b96b      	cbnz	r3, 800797e <_dtoa_r+0x93e>
 8007962:	4631      	mov	r1, r6
 8007964:	2205      	movs	r2, #5
 8007966:	4620      	mov	r0, r4
 8007968:	f000 fbf4 	bl	8008154 <__multadd>
 800796c:	4601      	mov	r1, r0
 800796e:	4606      	mov	r6, r0
 8007970:	ee18 0a10 	vmov	r0, s16
 8007974:	f000 fe0e 	bl	8008594 <__mcmp>
 8007978:	2800      	cmp	r0, #0
 800797a:	f73f adbb 	bgt.w	80074f4 <_dtoa_r+0x4b4>
 800797e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007980:	9d01      	ldr	r5, [sp, #4]
 8007982:	43db      	mvns	r3, r3
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	f04f 0800 	mov.w	r8, #0
 800798a:	4631      	mov	r1, r6
 800798c:	4620      	mov	r0, r4
 800798e:	f000 fbbf 	bl	8008110 <_Bfree>
 8007992:	2f00      	cmp	r7, #0
 8007994:	f43f aea4 	beq.w	80076e0 <_dtoa_r+0x6a0>
 8007998:	f1b8 0f00 	cmp.w	r8, #0
 800799c:	d005      	beq.n	80079aa <_dtoa_r+0x96a>
 800799e:	45b8      	cmp	r8, r7
 80079a0:	d003      	beq.n	80079aa <_dtoa_r+0x96a>
 80079a2:	4641      	mov	r1, r8
 80079a4:	4620      	mov	r0, r4
 80079a6:	f000 fbb3 	bl	8008110 <_Bfree>
 80079aa:	4639      	mov	r1, r7
 80079ac:	4620      	mov	r0, r4
 80079ae:	f000 fbaf 	bl	8008110 <_Bfree>
 80079b2:	e695      	b.n	80076e0 <_dtoa_r+0x6a0>
 80079b4:	2600      	movs	r6, #0
 80079b6:	4637      	mov	r7, r6
 80079b8:	e7e1      	b.n	800797e <_dtoa_r+0x93e>
 80079ba:	9700      	str	r7, [sp, #0]
 80079bc:	4637      	mov	r7, r6
 80079be:	e599      	b.n	80074f4 <_dtoa_r+0x4b4>
 80079c0:	40240000 	.word	0x40240000
 80079c4:	9b08      	ldr	r3, [sp, #32]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 80ca 	beq.w	8007b60 <_dtoa_r+0xb20>
 80079cc:	9b03      	ldr	r3, [sp, #12]
 80079ce:	9302      	str	r3, [sp, #8]
 80079d0:	2d00      	cmp	r5, #0
 80079d2:	dd05      	ble.n	80079e0 <_dtoa_r+0x9a0>
 80079d4:	4639      	mov	r1, r7
 80079d6:	462a      	mov	r2, r5
 80079d8:	4620      	mov	r0, r4
 80079da:	f000 fd6b 	bl	80084b4 <__lshift>
 80079de:	4607      	mov	r7, r0
 80079e0:	f1b8 0f00 	cmp.w	r8, #0
 80079e4:	d05b      	beq.n	8007a9e <_dtoa_r+0xa5e>
 80079e6:	6879      	ldr	r1, [r7, #4]
 80079e8:	4620      	mov	r0, r4
 80079ea:	f000 fb51 	bl	8008090 <_Balloc>
 80079ee:	4605      	mov	r5, r0
 80079f0:	b928      	cbnz	r0, 80079fe <_dtoa_r+0x9be>
 80079f2:	4b87      	ldr	r3, [pc, #540]	; (8007c10 <_dtoa_r+0xbd0>)
 80079f4:	4602      	mov	r2, r0
 80079f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80079fa:	f7ff bb3b 	b.w	8007074 <_dtoa_r+0x34>
 80079fe:	693a      	ldr	r2, [r7, #16]
 8007a00:	3202      	adds	r2, #2
 8007a02:	0092      	lsls	r2, r2, #2
 8007a04:	f107 010c 	add.w	r1, r7, #12
 8007a08:	300c      	adds	r0, #12
 8007a0a:	f000 fb33 	bl	8008074 <memcpy>
 8007a0e:	2201      	movs	r2, #1
 8007a10:	4629      	mov	r1, r5
 8007a12:	4620      	mov	r0, r4
 8007a14:	f000 fd4e 	bl	80084b4 <__lshift>
 8007a18:	9b01      	ldr	r3, [sp, #4]
 8007a1a:	f103 0901 	add.w	r9, r3, #1
 8007a1e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007a22:	4413      	add	r3, r2
 8007a24:	9305      	str	r3, [sp, #20]
 8007a26:	f00a 0301 	and.w	r3, sl, #1
 8007a2a:	46b8      	mov	r8, r7
 8007a2c:	9304      	str	r3, [sp, #16]
 8007a2e:	4607      	mov	r7, r0
 8007a30:	4631      	mov	r1, r6
 8007a32:	ee18 0a10 	vmov	r0, s16
 8007a36:	f7ff fa75 	bl	8006f24 <quorem>
 8007a3a:	4641      	mov	r1, r8
 8007a3c:	9002      	str	r0, [sp, #8]
 8007a3e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007a42:	ee18 0a10 	vmov	r0, s16
 8007a46:	f000 fda5 	bl	8008594 <__mcmp>
 8007a4a:	463a      	mov	r2, r7
 8007a4c:	9003      	str	r0, [sp, #12]
 8007a4e:	4631      	mov	r1, r6
 8007a50:	4620      	mov	r0, r4
 8007a52:	f000 fdbb 	bl	80085cc <__mdiff>
 8007a56:	68c2      	ldr	r2, [r0, #12]
 8007a58:	f109 3bff 	add.w	fp, r9, #4294967295
 8007a5c:	4605      	mov	r5, r0
 8007a5e:	bb02      	cbnz	r2, 8007aa2 <_dtoa_r+0xa62>
 8007a60:	4601      	mov	r1, r0
 8007a62:	ee18 0a10 	vmov	r0, s16
 8007a66:	f000 fd95 	bl	8008594 <__mcmp>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	4629      	mov	r1, r5
 8007a6e:	4620      	mov	r0, r4
 8007a70:	9207      	str	r2, [sp, #28]
 8007a72:	f000 fb4d 	bl	8008110 <_Bfree>
 8007a76:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007a7a:	ea43 0102 	orr.w	r1, r3, r2
 8007a7e:	9b04      	ldr	r3, [sp, #16]
 8007a80:	430b      	orrs	r3, r1
 8007a82:	464d      	mov	r5, r9
 8007a84:	d10f      	bne.n	8007aa6 <_dtoa_r+0xa66>
 8007a86:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a8a:	d02a      	beq.n	8007ae2 <_dtoa_r+0xaa2>
 8007a8c:	9b03      	ldr	r3, [sp, #12]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	dd02      	ble.n	8007a98 <_dtoa_r+0xa58>
 8007a92:	9b02      	ldr	r3, [sp, #8]
 8007a94:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007a98:	f88b a000 	strb.w	sl, [fp]
 8007a9c:	e775      	b.n	800798a <_dtoa_r+0x94a>
 8007a9e:	4638      	mov	r0, r7
 8007aa0:	e7ba      	b.n	8007a18 <_dtoa_r+0x9d8>
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	e7e2      	b.n	8007a6c <_dtoa_r+0xa2c>
 8007aa6:	9b03      	ldr	r3, [sp, #12]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	db04      	blt.n	8007ab6 <_dtoa_r+0xa76>
 8007aac:	9906      	ldr	r1, [sp, #24]
 8007aae:	430b      	orrs	r3, r1
 8007ab0:	9904      	ldr	r1, [sp, #16]
 8007ab2:	430b      	orrs	r3, r1
 8007ab4:	d122      	bne.n	8007afc <_dtoa_r+0xabc>
 8007ab6:	2a00      	cmp	r2, #0
 8007ab8:	ddee      	ble.n	8007a98 <_dtoa_r+0xa58>
 8007aba:	ee18 1a10 	vmov	r1, s16
 8007abe:	2201      	movs	r2, #1
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f000 fcf7 	bl	80084b4 <__lshift>
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	ee08 0a10 	vmov	s16, r0
 8007acc:	f000 fd62 	bl	8008594 <__mcmp>
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	dc03      	bgt.n	8007adc <_dtoa_r+0xa9c>
 8007ad4:	d1e0      	bne.n	8007a98 <_dtoa_r+0xa58>
 8007ad6:	f01a 0f01 	tst.w	sl, #1
 8007ada:	d0dd      	beq.n	8007a98 <_dtoa_r+0xa58>
 8007adc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007ae0:	d1d7      	bne.n	8007a92 <_dtoa_r+0xa52>
 8007ae2:	2339      	movs	r3, #57	; 0x39
 8007ae4:	f88b 3000 	strb.w	r3, [fp]
 8007ae8:	462b      	mov	r3, r5
 8007aea:	461d      	mov	r5, r3
 8007aec:	3b01      	subs	r3, #1
 8007aee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007af2:	2a39      	cmp	r2, #57	; 0x39
 8007af4:	d071      	beq.n	8007bda <_dtoa_r+0xb9a>
 8007af6:	3201      	adds	r2, #1
 8007af8:	701a      	strb	r2, [r3, #0]
 8007afa:	e746      	b.n	800798a <_dtoa_r+0x94a>
 8007afc:	2a00      	cmp	r2, #0
 8007afe:	dd07      	ble.n	8007b10 <_dtoa_r+0xad0>
 8007b00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007b04:	d0ed      	beq.n	8007ae2 <_dtoa_r+0xaa2>
 8007b06:	f10a 0301 	add.w	r3, sl, #1
 8007b0a:	f88b 3000 	strb.w	r3, [fp]
 8007b0e:	e73c      	b.n	800798a <_dtoa_r+0x94a>
 8007b10:	9b05      	ldr	r3, [sp, #20]
 8007b12:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007b16:	4599      	cmp	r9, r3
 8007b18:	d047      	beq.n	8007baa <_dtoa_r+0xb6a>
 8007b1a:	ee18 1a10 	vmov	r1, s16
 8007b1e:	2300      	movs	r3, #0
 8007b20:	220a      	movs	r2, #10
 8007b22:	4620      	mov	r0, r4
 8007b24:	f000 fb16 	bl	8008154 <__multadd>
 8007b28:	45b8      	cmp	r8, r7
 8007b2a:	ee08 0a10 	vmov	s16, r0
 8007b2e:	f04f 0300 	mov.w	r3, #0
 8007b32:	f04f 020a 	mov.w	r2, #10
 8007b36:	4641      	mov	r1, r8
 8007b38:	4620      	mov	r0, r4
 8007b3a:	d106      	bne.n	8007b4a <_dtoa_r+0xb0a>
 8007b3c:	f000 fb0a 	bl	8008154 <__multadd>
 8007b40:	4680      	mov	r8, r0
 8007b42:	4607      	mov	r7, r0
 8007b44:	f109 0901 	add.w	r9, r9, #1
 8007b48:	e772      	b.n	8007a30 <_dtoa_r+0x9f0>
 8007b4a:	f000 fb03 	bl	8008154 <__multadd>
 8007b4e:	4639      	mov	r1, r7
 8007b50:	4680      	mov	r8, r0
 8007b52:	2300      	movs	r3, #0
 8007b54:	220a      	movs	r2, #10
 8007b56:	4620      	mov	r0, r4
 8007b58:	f000 fafc 	bl	8008154 <__multadd>
 8007b5c:	4607      	mov	r7, r0
 8007b5e:	e7f1      	b.n	8007b44 <_dtoa_r+0xb04>
 8007b60:	9b03      	ldr	r3, [sp, #12]
 8007b62:	9302      	str	r3, [sp, #8]
 8007b64:	9d01      	ldr	r5, [sp, #4]
 8007b66:	ee18 0a10 	vmov	r0, s16
 8007b6a:	4631      	mov	r1, r6
 8007b6c:	f7ff f9da 	bl	8006f24 <quorem>
 8007b70:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007b74:	9b01      	ldr	r3, [sp, #4]
 8007b76:	f805 ab01 	strb.w	sl, [r5], #1
 8007b7a:	1aea      	subs	r2, r5, r3
 8007b7c:	9b02      	ldr	r3, [sp, #8]
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	dd09      	ble.n	8007b96 <_dtoa_r+0xb56>
 8007b82:	ee18 1a10 	vmov	r1, s16
 8007b86:	2300      	movs	r3, #0
 8007b88:	220a      	movs	r2, #10
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f000 fae2 	bl	8008154 <__multadd>
 8007b90:	ee08 0a10 	vmov	s16, r0
 8007b94:	e7e7      	b.n	8007b66 <_dtoa_r+0xb26>
 8007b96:	9b02      	ldr	r3, [sp, #8]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	bfc8      	it	gt
 8007b9c:	461d      	movgt	r5, r3
 8007b9e:	9b01      	ldr	r3, [sp, #4]
 8007ba0:	bfd8      	it	le
 8007ba2:	2501      	movle	r5, #1
 8007ba4:	441d      	add	r5, r3
 8007ba6:	f04f 0800 	mov.w	r8, #0
 8007baa:	ee18 1a10 	vmov	r1, s16
 8007bae:	2201      	movs	r2, #1
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 fc7f 	bl	80084b4 <__lshift>
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	ee08 0a10 	vmov	s16, r0
 8007bbc:	f000 fcea 	bl	8008594 <__mcmp>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	dc91      	bgt.n	8007ae8 <_dtoa_r+0xaa8>
 8007bc4:	d102      	bne.n	8007bcc <_dtoa_r+0xb8c>
 8007bc6:	f01a 0f01 	tst.w	sl, #1
 8007bca:	d18d      	bne.n	8007ae8 <_dtoa_r+0xaa8>
 8007bcc:	462b      	mov	r3, r5
 8007bce:	461d      	mov	r5, r3
 8007bd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bd4:	2a30      	cmp	r2, #48	; 0x30
 8007bd6:	d0fa      	beq.n	8007bce <_dtoa_r+0xb8e>
 8007bd8:	e6d7      	b.n	800798a <_dtoa_r+0x94a>
 8007bda:	9a01      	ldr	r2, [sp, #4]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d184      	bne.n	8007aea <_dtoa_r+0xaaa>
 8007be0:	9b00      	ldr	r3, [sp, #0]
 8007be2:	3301      	adds	r3, #1
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	2331      	movs	r3, #49	; 0x31
 8007be8:	7013      	strb	r3, [r2, #0]
 8007bea:	e6ce      	b.n	800798a <_dtoa_r+0x94a>
 8007bec:	4b09      	ldr	r3, [pc, #36]	; (8007c14 <_dtoa_r+0xbd4>)
 8007bee:	f7ff ba95 	b.w	800711c <_dtoa_r+0xdc>
 8007bf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f47f aa6e 	bne.w	80070d6 <_dtoa_r+0x96>
 8007bfa:	4b07      	ldr	r3, [pc, #28]	; (8007c18 <_dtoa_r+0xbd8>)
 8007bfc:	f7ff ba8e 	b.w	800711c <_dtoa_r+0xdc>
 8007c00:	9b02      	ldr	r3, [sp, #8]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	dcae      	bgt.n	8007b64 <_dtoa_r+0xb24>
 8007c06:	9b06      	ldr	r3, [sp, #24]
 8007c08:	2b02      	cmp	r3, #2
 8007c0a:	f73f aea8 	bgt.w	800795e <_dtoa_r+0x91e>
 8007c0e:	e7a9      	b.n	8007b64 <_dtoa_r+0xb24>
 8007c10:	0800a29f 	.word	0x0800a29f
 8007c14:	0800a1fc 	.word	0x0800a1fc
 8007c18:	0800a220 	.word	0x0800a220

08007c1c <__sflush_r>:
 8007c1c:	898a      	ldrh	r2, [r1, #12]
 8007c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c22:	4605      	mov	r5, r0
 8007c24:	0710      	lsls	r0, r2, #28
 8007c26:	460c      	mov	r4, r1
 8007c28:	d458      	bmi.n	8007cdc <__sflush_r+0xc0>
 8007c2a:	684b      	ldr	r3, [r1, #4]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	dc05      	bgt.n	8007c3c <__sflush_r+0x20>
 8007c30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	dc02      	bgt.n	8007c3c <__sflush_r+0x20>
 8007c36:	2000      	movs	r0, #0
 8007c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c3e:	2e00      	cmp	r6, #0
 8007c40:	d0f9      	beq.n	8007c36 <__sflush_r+0x1a>
 8007c42:	2300      	movs	r3, #0
 8007c44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c48:	682f      	ldr	r7, [r5, #0]
 8007c4a:	602b      	str	r3, [r5, #0]
 8007c4c:	d032      	beq.n	8007cb4 <__sflush_r+0x98>
 8007c4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	075a      	lsls	r2, r3, #29
 8007c54:	d505      	bpl.n	8007c62 <__sflush_r+0x46>
 8007c56:	6863      	ldr	r3, [r4, #4]
 8007c58:	1ac0      	subs	r0, r0, r3
 8007c5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c5c:	b10b      	cbz	r3, 8007c62 <__sflush_r+0x46>
 8007c5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c60:	1ac0      	subs	r0, r0, r3
 8007c62:	2300      	movs	r3, #0
 8007c64:	4602      	mov	r2, r0
 8007c66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c68:	6a21      	ldr	r1, [r4, #32]
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	47b0      	blx	r6
 8007c6e:	1c43      	adds	r3, r0, #1
 8007c70:	89a3      	ldrh	r3, [r4, #12]
 8007c72:	d106      	bne.n	8007c82 <__sflush_r+0x66>
 8007c74:	6829      	ldr	r1, [r5, #0]
 8007c76:	291d      	cmp	r1, #29
 8007c78:	d82c      	bhi.n	8007cd4 <__sflush_r+0xb8>
 8007c7a:	4a2a      	ldr	r2, [pc, #168]	; (8007d24 <__sflush_r+0x108>)
 8007c7c:	40ca      	lsrs	r2, r1
 8007c7e:	07d6      	lsls	r6, r2, #31
 8007c80:	d528      	bpl.n	8007cd4 <__sflush_r+0xb8>
 8007c82:	2200      	movs	r2, #0
 8007c84:	6062      	str	r2, [r4, #4]
 8007c86:	04d9      	lsls	r1, r3, #19
 8007c88:	6922      	ldr	r2, [r4, #16]
 8007c8a:	6022      	str	r2, [r4, #0]
 8007c8c:	d504      	bpl.n	8007c98 <__sflush_r+0x7c>
 8007c8e:	1c42      	adds	r2, r0, #1
 8007c90:	d101      	bne.n	8007c96 <__sflush_r+0x7a>
 8007c92:	682b      	ldr	r3, [r5, #0]
 8007c94:	b903      	cbnz	r3, 8007c98 <__sflush_r+0x7c>
 8007c96:	6560      	str	r0, [r4, #84]	; 0x54
 8007c98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c9a:	602f      	str	r7, [r5, #0]
 8007c9c:	2900      	cmp	r1, #0
 8007c9e:	d0ca      	beq.n	8007c36 <__sflush_r+0x1a>
 8007ca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ca4:	4299      	cmp	r1, r3
 8007ca6:	d002      	beq.n	8007cae <__sflush_r+0x92>
 8007ca8:	4628      	mov	r0, r5
 8007caa:	f000 fd8b 	bl	80087c4 <_free_r>
 8007cae:	2000      	movs	r0, #0
 8007cb0:	6360      	str	r0, [r4, #52]	; 0x34
 8007cb2:	e7c1      	b.n	8007c38 <__sflush_r+0x1c>
 8007cb4:	6a21      	ldr	r1, [r4, #32]
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	4628      	mov	r0, r5
 8007cba:	47b0      	blx	r6
 8007cbc:	1c41      	adds	r1, r0, #1
 8007cbe:	d1c7      	bne.n	8007c50 <__sflush_r+0x34>
 8007cc0:	682b      	ldr	r3, [r5, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d0c4      	beq.n	8007c50 <__sflush_r+0x34>
 8007cc6:	2b1d      	cmp	r3, #29
 8007cc8:	d001      	beq.n	8007cce <__sflush_r+0xb2>
 8007cca:	2b16      	cmp	r3, #22
 8007ccc:	d101      	bne.n	8007cd2 <__sflush_r+0xb6>
 8007cce:	602f      	str	r7, [r5, #0]
 8007cd0:	e7b1      	b.n	8007c36 <__sflush_r+0x1a>
 8007cd2:	89a3      	ldrh	r3, [r4, #12]
 8007cd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cd8:	81a3      	strh	r3, [r4, #12]
 8007cda:	e7ad      	b.n	8007c38 <__sflush_r+0x1c>
 8007cdc:	690f      	ldr	r7, [r1, #16]
 8007cde:	2f00      	cmp	r7, #0
 8007ce0:	d0a9      	beq.n	8007c36 <__sflush_r+0x1a>
 8007ce2:	0793      	lsls	r3, r2, #30
 8007ce4:	680e      	ldr	r6, [r1, #0]
 8007ce6:	bf08      	it	eq
 8007ce8:	694b      	ldreq	r3, [r1, #20]
 8007cea:	600f      	str	r7, [r1, #0]
 8007cec:	bf18      	it	ne
 8007cee:	2300      	movne	r3, #0
 8007cf0:	eba6 0807 	sub.w	r8, r6, r7
 8007cf4:	608b      	str	r3, [r1, #8]
 8007cf6:	f1b8 0f00 	cmp.w	r8, #0
 8007cfa:	dd9c      	ble.n	8007c36 <__sflush_r+0x1a>
 8007cfc:	6a21      	ldr	r1, [r4, #32]
 8007cfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d00:	4643      	mov	r3, r8
 8007d02:	463a      	mov	r2, r7
 8007d04:	4628      	mov	r0, r5
 8007d06:	47b0      	blx	r6
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	dc06      	bgt.n	8007d1a <__sflush_r+0xfe>
 8007d0c:	89a3      	ldrh	r3, [r4, #12]
 8007d0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d12:	81a3      	strh	r3, [r4, #12]
 8007d14:	f04f 30ff 	mov.w	r0, #4294967295
 8007d18:	e78e      	b.n	8007c38 <__sflush_r+0x1c>
 8007d1a:	4407      	add	r7, r0
 8007d1c:	eba8 0800 	sub.w	r8, r8, r0
 8007d20:	e7e9      	b.n	8007cf6 <__sflush_r+0xda>
 8007d22:	bf00      	nop
 8007d24:	20400001 	.word	0x20400001

08007d28 <_fflush_r>:
 8007d28:	b538      	push	{r3, r4, r5, lr}
 8007d2a:	690b      	ldr	r3, [r1, #16]
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	b913      	cbnz	r3, 8007d38 <_fflush_r+0x10>
 8007d32:	2500      	movs	r5, #0
 8007d34:	4628      	mov	r0, r5
 8007d36:	bd38      	pop	{r3, r4, r5, pc}
 8007d38:	b118      	cbz	r0, 8007d42 <_fflush_r+0x1a>
 8007d3a:	6983      	ldr	r3, [r0, #24]
 8007d3c:	b90b      	cbnz	r3, 8007d42 <_fflush_r+0x1a>
 8007d3e:	f000 f887 	bl	8007e50 <__sinit>
 8007d42:	4b14      	ldr	r3, [pc, #80]	; (8007d94 <_fflush_r+0x6c>)
 8007d44:	429c      	cmp	r4, r3
 8007d46:	d11b      	bne.n	8007d80 <_fflush_r+0x58>
 8007d48:	686c      	ldr	r4, [r5, #4]
 8007d4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d0ef      	beq.n	8007d32 <_fflush_r+0xa>
 8007d52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d54:	07d0      	lsls	r0, r2, #31
 8007d56:	d404      	bmi.n	8007d62 <_fflush_r+0x3a>
 8007d58:	0599      	lsls	r1, r3, #22
 8007d5a:	d402      	bmi.n	8007d62 <_fflush_r+0x3a>
 8007d5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d5e:	f000 f91a 	bl	8007f96 <__retarget_lock_acquire_recursive>
 8007d62:	4628      	mov	r0, r5
 8007d64:	4621      	mov	r1, r4
 8007d66:	f7ff ff59 	bl	8007c1c <__sflush_r>
 8007d6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d6c:	07da      	lsls	r2, r3, #31
 8007d6e:	4605      	mov	r5, r0
 8007d70:	d4e0      	bmi.n	8007d34 <_fflush_r+0xc>
 8007d72:	89a3      	ldrh	r3, [r4, #12]
 8007d74:	059b      	lsls	r3, r3, #22
 8007d76:	d4dd      	bmi.n	8007d34 <_fflush_r+0xc>
 8007d78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d7a:	f000 f90d 	bl	8007f98 <__retarget_lock_release_recursive>
 8007d7e:	e7d9      	b.n	8007d34 <_fflush_r+0xc>
 8007d80:	4b05      	ldr	r3, [pc, #20]	; (8007d98 <_fflush_r+0x70>)
 8007d82:	429c      	cmp	r4, r3
 8007d84:	d101      	bne.n	8007d8a <_fflush_r+0x62>
 8007d86:	68ac      	ldr	r4, [r5, #8]
 8007d88:	e7df      	b.n	8007d4a <_fflush_r+0x22>
 8007d8a:	4b04      	ldr	r3, [pc, #16]	; (8007d9c <_fflush_r+0x74>)
 8007d8c:	429c      	cmp	r4, r3
 8007d8e:	bf08      	it	eq
 8007d90:	68ec      	ldreq	r4, [r5, #12]
 8007d92:	e7da      	b.n	8007d4a <_fflush_r+0x22>
 8007d94:	0800a2d0 	.word	0x0800a2d0
 8007d98:	0800a2f0 	.word	0x0800a2f0
 8007d9c:	0800a2b0 	.word	0x0800a2b0

08007da0 <std>:
 8007da0:	2300      	movs	r3, #0
 8007da2:	b510      	push	{r4, lr}
 8007da4:	4604      	mov	r4, r0
 8007da6:	e9c0 3300 	strd	r3, r3, [r0]
 8007daa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dae:	6083      	str	r3, [r0, #8]
 8007db0:	8181      	strh	r1, [r0, #12]
 8007db2:	6643      	str	r3, [r0, #100]	; 0x64
 8007db4:	81c2      	strh	r2, [r0, #14]
 8007db6:	6183      	str	r3, [r0, #24]
 8007db8:	4619      	mov	r1, r3
 8007dba:	2208      	movs	r2, #8
 8007dbc:	305c      	adds	r0, #92	; 0x5c
 8007dbe:	f7fe faf1 	bl	80063a4 <memset>
 8007dc2:	4b05      	ldr	r3, [pc, #20]	; (8007dd8 <std+0x38>)
 8007dc4:	6263      	str	r3, [r4, #36]	; 0x24
 8007dc6:	4b05      	ldr	r3, [pc, #20]	; (8007ddc <std+0x3c>)
 8007dc8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007dca:	4b05      	ldr	r3, [pc, #20]	; (8007de0 <std+0x40>)
 8007dcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007dce:	4b05      	ldr	r3, [pc, #20]	; (8007de4 <std+0x44>)
 8007dd0:	6224      	str	r4, [r4, #32]
 8007dd2:	6323      	str	r3, [r4, #48]	; 0x30
 8007dd4:	bd10      	pop	{r4, pc}
 8007dd6:	bf00      	nop
 8007dd8:	08008c59 	.word	0x08008c59
 8007ddc:	08008c7b 	.word	0x08008c7b
 8007de0:	08008cb3 	.word	0x08008cb3
 8007de4:	08008cd7 	.word	0x08008cd7

08007de8 <_cleanup_r>:
 8007de8:	4901      	ldr	r1, [pc, #4]	; (8007df0 <_cleanup_r+0x8>)
 8007dea:	f000 b8af 	b.w	8007f4c <_fwalk_reent>
 8007dee:	bf00      	nop
 8007df0:	08007d29 	.word	0x08007d29

08007df4 <__sfmoreglue>:
 8007df4:	b570      	push	{r4, r5, r6, lr}
 8007df6:	2268      	movs	r2, #104	; 0x68
 8007df8:	1e4d      	subs	r5, r1, #1
 8007dfa:	4355      	muls	r5, r2
 8007dfc:	460e      	mov	r6, r1
 8007dfe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e02:	f000 fd4b 	bl	800889c <_malloc_r>
 8007e06:	4604      	mov	r4, r0
 8007e08:	b140      	cbz	r0, 8007e1c <__sfmoreglue+0x28>
 8007e0a:	2100      	movs	r1, #0
 8007e0c:	e9c0 1600 	strd	r1, r6, [r0]
 8007e10:	300c      	adds	r0, #12
 8007e12:	60a0      	str	r0, [r4, #8]
 8007e14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e18:	f7fe fac4 	bl	80063a4 <memset>
 8007e1c:	4620      	mov	r0, r4
 8007e1e:	bd70      	pop	{r4, r5, r6, pc}

08007e20 <__sfp_lock_acquire>:
 8007e20:	4801      	ldr	r0, [pc, #4]	; (8007e28 <__sfp_lock_acquire+0x8>)
 8007e22:	f000 b8b8 	b.w	8007f96 <__retarget_lock_acquire_recursive>
 8007e26:	bf00      	nop
 8007e28:	20000329 	.word	0x20000329

08007e2c <__sfp_lock_release>:
 8007e2c:	4801      	ldr	r0, [pc, #4]	; (8007e34 <__sfp_lock_release+0x8>)
 8007e2e:	f000 b8b3 	b.w	8007f98 <__retarget_lock_release_recursive>
 8007e32:	bf00      	nop
 8007e34:	20000329 	.word	0x20000329

08007e38 <__sinit_lock_acquire>:
 8007e38:	4801      	ldr	r0, [pc, #4]	; (8007e40 <__sinit_lock_acquire+0x8>)
 8007e3a:	f000 b8ac 	b.w	8007f96 <__retarget_lock_acquire_recursive>
 8007e3e:	bf00      	nop
 8007e40:	2000032a 	.word	0x2000032a

08007e44 <__sinit_lock_release>:
 8007e44:	4801      	ldr	r0, [pc, #4]	; (8007e4c <__sinit_lock_release+0x8>)
 8007e46:	f000 b8a7 	b.w	8007f98 <__retarget_lock_release_recursive>
 8007e4a:	bf00      	nop
 8007e4c:	2000032a 	.word	0x2000032a

08007e50 <__sinit>:
 8007e50:	b510      	push	{r4, lr}
 8007e52:	4604      	mov	r4, r0
 8007e54:	f7ff fff0 	bl	8007e38 <__sinit_lock_acquire>
 8007e58:	69a3      	ldr	r3, [r4, #24]
 8007e5a:	b11b      	cbz	r3, 8007e64 <__sinit+0x14>
 8007e5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e60:	f7ff bff0 	b.w	8007e44 <__sinit_lock_release>
 8007e64:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e68:	6523      	str	r3, [r4, #80]	; 0x50
 8007e6a:	4b13      	ldr	r3, [pc, #76]	; (8007eb8 <__sinit+0x68>)
 8007e6c:	4a13      	ldr	r2, [pc, #76]	; (8007ebc <__sinit+0x6c>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e72:	42a3      	cmp	r3, r4
 8007e74:	bf04      	itt	eq
 8007e76:	2301      	moveq	r3, #1
 8007e78:	61a3      	streq	r3, [r4, #24]
 8007e7a:	4620      	mov	r0, r4
 8007e7c:	f000 f820 	bl	8007ec0 <__sfp>
 8007e80:	6060      	str	r0, [r4, #4]
 8007e82:	4620      	mov	r0, r4
 8007e84:	f000 f81c 	bl	8007ec0 <__sfp>
 8007e88:	60a0      	str	r0, [r4, #8]
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	f000 f818 	bl	8007ec0 <__sfp>
 8007e90:	2200      	movs	r2, #0
 8007e92:	60e0      	str	r0, [r4, #12]
 8007e94:	2104      	movs	r1, #4
 8007e96:	6860      	ldr	r0, [r4, #4]
 8007e98:	f7ff ff82 	bl	8007da0 <std>
 8007e9c:	68a0      	ldr	r0, [r4, #8]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	2109      	movs	r1, #9
 8007ea2:	f7ff ff7d 	bl	8007da0 <std>
 8007ea6:	68e0      	ldr	r0, [r4, #12]
 8007ea8:	2202      	movs	r2, #2
 8007eaa:	2112      	movs	r1, #18
 8007eac:	f7ff ff78 	bl	8007da0 <std>
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	61a3      	str	r3, [r4, #24]
 8007eb4:	e7d2      	b.n	8007e5c <__sinit+0xc>
 8007eb6:	bf00      	nop
 8007eb8:	0800a1e8 	.word	0x0800a1e8
 8007ebc:	08007de9 	.word	0x08007de9

08007ec0 <__sfp>:
 8007ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec2:	4607      	mov	r7, r0
 8007ec4:	f7ff ffac 	bl	8007e20 <__sfp_lock_acquire>
 8007ec8:	4b1e      	ldr	r3, [pc, #120]	; (8007f44 <__sfp+0x84>)
 8007eca:	681e      	ldr	r6, [r3, #0]
 8007ecc:	69b3      	ldr	r3, [r6, #24]
 8007ece:	b913      	cbnz	r3, 8007ed6 <__sfp+0x16>
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	f7ff ffbd 	bl	8007e50 <__sinit>
 8007ed6:	3648      	adds	r6, #72	; 0x48
 8007ed8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007edc:	3b01      	subs	r3, #1
 8007ede:	d503      	bpl.n	8007ee8 <__sfp+0x28>
 8007ee0:	6833      	ldr	r3, [r6, #0]
 8007ee2:	b30b      	cbz	r3, 8007f28 <__sfp+0x68>
 8007ee4:	6836      	ldr	r6, [r6, #0]
 8007ee6:	e7f7      	b.n	8007ed8 <__sfp+0x18>
 8007ee8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007eec:	b9d5      	cbnz	r5, 8007f24 <__sfp+0x64>
 8007eee:	4b16      	ldr	r3, [pc, #88]	; (8007f48 <__sfp+0x88>)
 8007ef0:	60e3      	str	r3, [r4, #12]
 8007ef2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007ef6:	6665      	str	r5, [r4, #100]	; 0x64
 8007ef8:	f000 f84c 	bl	8007f94 <__retarget_lock_init_recursive>
 8007efc:	f7ff ff96 	bl	8007e2c <__sfp_lock_release>
 8007f00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f08:	6025      	str	r5, [r4, #0]
 8007f0a:	61a5      	str	r5, [r4, #24]
 8007f0c:	2208      	movs	r2, #8
 8007f0e:	4629      	mov	r1, r5
 8007f10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f14:	f7fe fa46 	bl	80063a4 <memset>
 8007f18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f20:	4620      	mov	r0, r4
 8007f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f24:	3468      	adds	r4, #104	; 0x68
 8007f26:	e7d9      	b.n	8007edc <__sfp+0x1c>
 8007f28:	2104      	movs	r1, #4
 8007f2a:	4638      	mov	r0, r7
 8007f2c:	f7ff ff62 	bl	8007df4 <__sfmoreglue>
 8007f30:	4604      	mov	r4, r0
 8007f32:	6030      	str	r0, [r6, #0]
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d1d5      	bne.n	8007ee4 <__sfp+0x24>
 8007f38:	f7ff ff78 	bl	8007e2c <__sfp_lock_release>
 8007f3c:	230c      	movs	r3, #12
 8007f3e:	603b      	str	r3, [r7, #0]
 8007f40:	e7ee      	b.n	8007f20 <__sfp+0x60>
 8007f42:	bf00      	nop
 8007f44:	0800a1e8 	.word	0x0800a1e8
 8007f48:	ffff0001 	.word	0xffff0001

08007f4c <_fwalk_reent>:
 8007f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f50:	4606      	mov	r6, r0
 8007f52:	4688      	mov	r8, r1
 8007f54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f58:	2700      	movs	r7, #0
 8007f5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f5e:	f1b9 0901 	subs.w	r9, r9, #1
 8007f62:	d505      	bpl.n	8007f70 <_fwalk_reent+0x24>
 8007f64:	6824      	ldr	r4, [r4, #0]
 8007f66:	2c00      	cmp	r4, #0
 8007f68:	d1f7      	bne.n	8007f5a <_fwalk_reent+0xe>
 8007f6a:	4638      	mov	r0, r7
 8007f6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f70:	89ab      	ldrh	r3, [r5, #12]
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d907      	bls.n	8007f86 <_fwalk_reent+0x3a>
 8007f76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	d003      	beq.n	8007f86 <_fwalk_reent+0x3a>
 8007f7e:	4629      	mov	r1, r5
 8007f80:	4630      	mov	r0, r6
 8007f82:	47c0      	blx	r8
 8007f84:	4307      	orrs	r7, r0
 8007f86:	3568      	adds	r5, #104	; 0x68
 8007f88:	e7e9      	b.n	8007f5e <_fwalk_reent+0x12>
	...

08007f8c <_localeconv_r>:
 8007f8c:	4800      	ldr	r0, [pc, #0]	; (8007f90 <_localeconv_r+0x4>)
 8007f8e:	4770      	bx	lr
 8007f90:	20000164 	.word	0x20000164

08007f94 <__retarget_lock_init_recursive>:
 8007f94:	4770      	bx	lr

08007f96 <__retarget_lock_acquire_recursive>:
 8007f96:	4770      	bx	lr

08007f98 <__retarget_lock_release_recursive>:
 8007f98:	4770      	bx	lr

08007f9a <__swhatbuf_r>:
 8007f9a:	b570      	push	{r4, r5, r6, lr}
 8007f9c:	460e      	mov	r6, r1
 8007f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fa2:	2900      	cmp	r1, #0
 8007fa4:	b096      	sub	sp, #88	; 0x58
 8007fa6:	4614      	mov	r4, r2
 8007fa8:	461d      	mov	r5, r3
 8007faa:	da08      	bge.n	8007fbe <__swhatbuf_r+0x24>
 8007fac:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	602a      	str	r2, [r5, #0]
 8007fb4:	061a      	lsls	r2, r3, #24
 8007fb6:	d410      	bmi.n	8007fda <__swhatbuf_r+0x40>
 8007fb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fbc:	e00e      	b.n	8007fdc <__swhatbuf_r+0x42>
 8007fbe:	466a      	mov	r2, sp
 8007fc0:	f000 fee0 	bl	8008d84 <_fstat_r>
 8007fc4:	2800      	cmp	r0, #0
 8007fc6:	dbf1      	blt.n	8007fac <__swhatbuf_r+0x12>
 8007fc8:	9a01      	ldr	r2, [sp, #4]
 8007fca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007fd2:	425a      	negs	r2, r3
 8007fd4:	415a      	adcs	r2, r3
 8007fd6:	602a      	str	r2, [r5, #0]
 8007fd8:	e7ee      	b.n	8007fb8 <__swhatbuf_r+0x1e>
 8007fda:	2340      	movs	r3, #64	; 0x40
 8007fdc:	2000      	movs	r0, #0
 8007fde:	6023      	str	r3, [r4, #0]
 8007fe0:	b016      	add	sp, #88	; 0x58
 8007fe2:	bd70      	pop	{r4, r5, r6, pc}

08007fe4 <__smakebuf_r>:
 8007fe4:	898b      	ldrh	r3, [r1, #12]
 8007fe6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fe8:	079d      	lsls	r5, r3, #30
 8007fea:	4606      	mov	r6, r0
 8007fec:	460c      	mov	r4, r1
 8007fee:	d507      	bpl.n	8008000 <__smakebuf_r+0x1c>
 8007ff0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007ff4:	6023      	str	r3, [r4, #0]
 8007ff6:	6123      	str	r3, [r4, #16]
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	6163      	str	r3, [r4, #20]
 8007ffc:	b002      	add	sp, #8
 8007ffe:	bd70      	pop	{r4, r5, r6, pc}
 8008000:	ab01      	add	r3, sp, #4
 8008002:	466a      	mov	r2, sp
 8008004:	f7ff ffc9 	bl	8007f9a <__swhatbuf_r>
 8008008:	9900      	ldr	r1, [sp, #0]
 800800a:	4605      	mov	r5, r0
 800800c:	4630      	mov	r0, r6
 800800e:	f000 fc45 	bl	800889c <_malloc_r>
 8008012:	b948      	cbnz	r0, 8008028 <__smakebuf_r+0x44>
 8008014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008018:	059a      	lsls	r2, r3, #22
 800801a:	d4ef      	bmi.n	8007ffc <__smakebuf_r+0x18>
 800801c:	f023 0303 	bic.w	r3, r3, #3
 8008020:	f043 0302 	orr.w	r3, r3, #2
 8008024:	81a3      	strh	r3, [r4, #12]
 8008026:	e7e3      	b.n	8007ff0 <__smakebuf_r+0xc>
 8008028:	4b0d      	ldr	r3, [pc, #52]	; (8008060 <__smakebuf_r+0x7c>)
 800802a:	62b3      	str	r3, [r6, #40]	; 0x28
 800802c:	89a3      	ldrh	r3, [r4, #12]
 800802e:	6020      	str	r0, [r4, #0]
 8008030:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008034:	81a3      	strh	r3, [r4, #12]
 8008036:	9b00      	ldr	r3, [sp, #0]
 8008038:	6163      	str	r3, [r4, #20]
 800803a:	9b01      	ldr	r3, [sp, #4]
 800803c:	6120      	str	r0, [r4, #16]
 800803e:	b15b      	cbz	r3, 8008058 <__smakebuf_r+0x74>
 8008040:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008044:	4630      	mov	r0, r6
 8008046:	f000 feaf 	bl	8008da8 <_isatty_r>
 800804a:	b128      	cbz	r0, 8008058 <__smakebuf_r+0x74>
 800804c:	89a3      	ldrh	r3, [r4, #12]
 800804e:	f023 0303 	bic.w	r3, r3, #3
 8008052:	f043 0301 	orr.w	r3, r3, #1
 8008056:	81a3      	strh	r3, [r4, #12]
 8008058:	89a0      	ldrh	r0, [r4, #12]
 800805a:	4305      	orrs	r5, r0
 800805c:	81a5      	strh	r5, [r4, #12]
 800805e:	e7cd      	b.n	8007ffc <__smakebuf_r+0x18>
 8008060:	08007de9 	.word	0x08007de9

08008064 <malloc>:
 8008064:	4b02      	ldr	r3, [pc, #8]	; (8008070 <malloc+0xc>)
 8008066:	4601      	mov	r1, r0
 8008068:	6818      	ldr	r0, [r3, #0]
 800806a:	f000 bc17 	b.w	800889c <_malloc_r>
 800806e:	bf00      	nop
 8008070:	20000010 	.word	0x20000010

08008074 <memcpy>:
 8008074:	440a      	add	r2, r1
 8008076:	4291      	cmp	r1, r2
 8008078:	f100 33ff 	add.w	r3, r0, #4294967295
 800807c:	d100      	bne.n	8008080 <memcpy+0xc>
 800807e:	4770      	bx	lr
 8008080:	b510      	push	{r4, lr}
 8008082:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008086:	f803 4f01 	strb.w	r4, [r3, #1]!
 800808a:	4291      	cmp	r1, r2
 800808c:	d1f9      	bne.n	8008082 <memcpy+0xe>
 800808e:	bd10      	pop	{r4, pc}

08008090 <_Balloc>:
 8008090:	b570      	push	{r4, r5, r6, lr}
 8008092:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008094:	4604      	mov	r4, r0
 8008096:	460d      	mov	r5, r1
 8008098:	b976      	cbnz	r6, 80080b8 <_Balloc+0x28>
 800809a:	2010      	movs	r0, #16
 800809c:	f7ff ffe2 	bl	8008064 <malloc>
 80080a0:	4602      	mov	r2, r0
 80080a2:	6260      	str	r0, [r4, #36]	; 0x24
 80080a4:	b920      	cbnz	r0, 80080b0 <_Balloc+0x20>
 80080a6:	4b18      	ldr	r3, [pc, #96]	; (8008108 <_Balloc+0x78>)
 80080a8:	4818      	ldr	r0, [pc, #96]	; (800810c <_Balloc+0x7c>)
 80080aa:	2166      	movs	r1, #102	; 0x66
 80080ac:	f000 fe2a 	bl	8008d04 <__assert_func>
 80080b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080b4:	6006      	str	r6, [r0, #0]
 80080b6:	60c6      	str	r6, [r0, #12]
 80080b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080ba:	68f3      	ldr	r3, [r6, #12]
 80080bc:	b183      	cbz	r3, 80080e0 <_Balloc+0x50>
 80080be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080c6:	b9b8      	cbnz	r0, 80080f8 <_Balloc+0x68>
 80080c8:	2101      	movs	r1, #1
 80080ca:	fa01 f605 	lsl.w	r6, r1, r5
 80080ce:	1d72      	adds	r2, r6, #5
 80080d0:	0092      	lsls	r2, r2, #2
 80080d2:	4620      	mov	r0, r4
 80080d4:	f000 fb60 	bl	8008798 <_calloc_r>
 80080d8:	b160      	cbz	r0, 80080f4 <_Balloc+0x64>
 80080da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080de:	e00e      	b.n	80080fe <_Balloc+0x6e>
 80080e0:	2221      	movs	r2, #33	; 0x21
 80080e2:	2104      	movs	r1, #4
 80080e4:	4620      	mov	r0, r4
 80080e6:	f000 fb57 	bl	8008798 <_calloc_r>
 80080ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080ec:	60f0      	str	r0, [r6, #12]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1e4      	bne.n	80080be <_Balloc+0x2e>
 80080f4:	2000      	movs	r0, #0
 80080f6:	bd70      	pop	{r4, r5, r6, pc}
 80080f8:	6802      	ldr	r2, [r0, #0]
 80080fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80080fe:	2300      	movs	r3, #0
 8008100:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008104:	e7f7      	b.n	80080f6 <_Balloc+0x66>
 8008106:	bf00      	nop
 8008108:	0800a22d 	.word	0x0800a22d
 800810c:	0800a310 	.word	0x0800a310

08008110 <_Bfree>:
 8008110:	b570      	push	{r4, r5, r6, lr}
 8008112:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008114:	4605      	mov	r5, r0
 8008116:	460c      	mov	r4, r1
 8008118:	b976      	cbnz	r6, 8008138 <_Bfree+0x28>
 800811a:	2010      	movs	r0, #16
 800811c:	f7ff ffa2 	bl	8008064 <malloc>
 8008120:	4602      	mov	r2, r0
 8008122:	6268      	str	r0, [r5, #36]	; 0x24
 8008124:	b920      	cbnz	r0, 8008130 <_Bfree+0x20>
 8008126:	4b09      	ldr	r3, [pc, #36]	; (800814c <_Bfree+0x3c>)
 8008128:	4809      	ldr	r0, [pc, #36]	; (8008150 <_Bfree+0x40>)
 800812a:	218a      	movs	r1, #138	; 0x8a
 800812c:	f000 fdea 	bl	8008d04 <__assert_func>
 8008130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008134:	6006      	str	r6, [r0, #0]
 8008136:	60c6      	str	r6, [r0, #12]
 8008138:	b13c      	cbz	r4, 800814a <_Bfree+0x3a>
 800813a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800813c:	6862      	ldr	r2, [r4, #4]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008144:	6021      	str	r1, [r4, #0]
 8008146:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800814a:	bd70      	pop	{r4, r5, r6, pc}
 800814c:	0800a22d 	.word	0x0800a22d
 8008150:	0800a310 	.word	0x0800a310

08008154 <__multadd>:
 8008154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008158:	690d      	ldr	r5, [r1, #16]
 800815a:	4607      	mov	r7, r0
 800815c:	460c      	mov	r4, r1
 800815e:	461e      	mov	r6, r3
 8008160:	f101 0c14 	add.w	ip, r1, #20
 8008164:	2000      	movs	r0, #0
 8008166:	f8dc 3000 	ldr.w	r3, [ip]
 800816a:	b299      	uxth	r1, r3
 800816c:	fb02 6101 	mla	r1, r2, r1, r6
 8008170:	0c1e      	lsrs	r6, r3, #16
 8008172:	0c0b      	lsrs	r3, r1, #16
 8008174:	fb02 3306 	mla	r3, r2, r6, r3
 8008178:	b289      	uxth	r1, r1
 800817a:	3001      	adds	r0, #1
 800817c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008180:	4285      	cmp	r5, r0
 8008182:	f84c 1b04 	str.w	r1, [ip], #4
 8008186:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800818a:	dcec      	bgt.n	8008166 <__multadd+0x12>
 800818c:	b30e      	cbz	r6, 80081d2 <__multadd+0x7e>
 800818e:	68a3      	ldr	r3, [r4, #8]
 8008190:	42ab      	cmp	r3, r5
 8008192:	dc19      	bgt.n	80081c8 <__multadd+0x74>
 8008194:	6861      	ldr	r1, [r4, #4]
 8008196:	4638      	mov	r0, r7
 8008198:	3101      	adds	r1, #1
 800819a:	f7ff ff79 	bl	8008090 <_Balloc>
 800819e:	4680      	mov	r8, r0
 80081a0:	b928      	cbnz	r0, 80081ae <__multadd+0x5a>
 80081a2:	4602      	mov	r2, r0
 80081a4:	4b0c      	ldr	r3, [pc, #48]	; (80081d8 <__multadd+0x84>)
 80081a6:	480d      	ldr	r0, [pc, #52]	; (80081dc <__multadd+0x88>)
 80081a8:	21b5      	movs	r1, #181	; 0xb5
 80081aa:	f000 fdab 	bl	8008d04 <__assert_func>
 80081ae:	6922      	ldr	r2, [r4, #16]
 80081b0:	3202      	adds	r2, #2
 80081b2:	f104 010c 	add.w	r1, r4, #12
 80081b6:	0092      	lsls	r2, r2, #2
 80081b8:	300c      	adds	r0, #12
 80081ba:	f7ff ff5b 	bl	8008074 <memcpy>
 80081be:	4621      	mov	r1, r4
 80081c0:	4638      	mov	r0, r7
 80081c2:	f7ff ffa5 	bl	8008110 <_Bfree>
 80081c6:	4644      	mov	r4, r8
 80081c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80081cc:	3501      	adds	r5, #1
 80081ce:	615e      	str	r6, [r3, #20]
 80081d0:	6125      	str	r5, [r4, #16]
 80081d2:	4620      	mov	r0, r4
 80081d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081d8:	0800a29f 	.word	0x0800a29f
 80081dc:	0800a310 	.word	0x0800a310

080081e0 <__hi0bits>:
 80081e0:	0c03      	lsrs	r3, r0, #16
 80081e2:	041b      	lsls	r3, r3, #16
 80081e4:	b9d3      	cbnz	r3, 800821c <__hi0bits+0x3c>
 80081e6:	0400      	lsls	r0, r0, #16
 80081e8:	2310      	movs	r3, #16
 80081ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80081ee:	bf04      	itt	eq
 80081f0:	0200      	lsleq	r0, r0, #8
 80081f2:	3308      	addeq	r3, #8
 80081f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80081f8:	bf04      	itt	eq
 80081fa:	0100      	lsleq	r0, r0, #4
 80081fc:	3304      	addeq	r3, #4
 80081fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008202:	bf04      	itt	eq
 8008204:	0080      	lsleq	r0, r0, #2
 8008206:	3302      	addeq	r3, #2
 8008208:	2800      	cmp	r0, #0
 800820a:	db05      	blt.n	8008218 <__hi0bits+0x38>
 800820c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008210:	f103 0301 	add.w	r3, r3, #1
 8008214:	bf08      	it	eq
 8008216:	2320      	moveq	r3, #32
 8008218:	4618      	mov	r0, r3
 800821a:	4770      	bx	lr
 800821c:	2300      	movs	r3, #0
 800821e:	e7e4      	b.n	80081ea <__hi0bits+0xa>

08008220 <__lo0bits>:
 8008220:	6803      	ldr	r3, [r0, #0]
 8008222:	f013 0207 	ands.w	r2, r3, #7
 8008226:	4601      	mov	r1, r0
 8008228:	d00b      	beq.n	8008242 <__lo0bits+0x22>
 800822a:	07da      	lsls	r2, r3, #31
 800822c:	d423      	bmi.n	8008276 <__lo0bits+0x56>
 800822e:	0798      	lsls	r0, r3, #30
 8008230:	bf49      	itett	mi
 8008232:	085b      	lsrmi	r3, r3, #1
 8008234:	089b      	lsrpl	r3, r3, #2
 8008236:	2001      	movmi	r0, #1
 8008238:	600b      	strmi	r3, [r1, #0]
 800823a:	bf5c      	itt	pl
 800823c:	600b      	strpl	r3, [r1, #0]
 800823e:	2002      	movpl	r0, #2
 8008240:	4770      	bx	lr
 8008242:	b298      	uxth	r0, r3
 8008244:	b9a8      	cbnz	r0, 8008272 <__lo0bits+0x52>
 8008246:	0c1b      	lsrs	r3, r3, #16
 8008248:	2010      	movs	r0, #16
 800824a:	b2da      	uxtb	r2, r3
 800824c:	b90a      	cbnz	r2, 8008252 <__lo0bits+0x32>
 800824e:	3008      	adds	r0, #8
 8008250:	0a1b      	lsrs	r3, r3, #8
 8008252:	071a      	lsls	r2, r3, #28
 8008254:	bf04      	itt	eq
 8008256:	091b      	lsreq	r3, r3, #4
 8008258:	3004      	addeq	r0, #4
 800825a:	079a      	lsls	r2, r3, #30
 800825c:	bf04      	itt	eq
 800825e:	089b      	lsreq	r3, r3, #2
 8008260:	3002      	addeq	r0, #2
 8008262:	07da      	lsls	r2, r3, #31
 8008264:	d403      	bmi.n	800826e <__lo0bits+0x4e>
 8008266:	085b      	lsrs	r3, r3, #1
 8008268:	f100 0001 	add.w	r0, r0, #1
 800826c:	d005      	beq.n	800827a <__lo0bits+0x5a>
 800826e:	600b      	str	r3, [r1, #0]
 8008270:	4770      	bx	lr
 8008272:	4610      	mov	r0, r2
 8008274:	e7e9      	b.n	800824a <__lo0bits+0x2a>
 8008276:	2000      	movs	r0, #0
 8008278:	4770      	bx	lr
 800827a:	2020      	movs	r0, #32
 800827c:	4770      	bx	lr
	...

08008280 <__i2b>:
 8008280:	b510      	push	{r4, lr}
 8008282:	460c      	mov	r4, r1
 8008284:	2101      	movs	r1, #1
 8008286:	f7ff ff03 	bl	8008090 <_Balloc>
 800828a:	4602      	mov	r2, r0
 800828c:	b928      	cbnz	r0, 800829a <__i2b+0x1a>
 800828e:	4b05      	ldr	r3, [pc, #20]	; (80082a4 <__i2b+0x24>)
 8008290:	4805      	ldr	r0, [pc, #20]	; (80082a8 <__i2b+0x28>)
 8008292:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008296:	f000 fd35 	bl	8008d04 <__assert_func>
 800829a:	2301      	movs	r3, #1
 800829c:	6144      	str	r4, [r0, #20]
 800829e:	6103      	str	r3, [r0, #16]
 80082a0:	bd10      	pop	{r4, pc}
 80082a2:	bf00      	nop
 80082a4:	0800a29f 	.word	0x0800a29f
 80082a8:	0800a310 	.word	0x0800a310

080082ac <__multiply>:
 80082ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b0:	4691      	mov	r9, r2
 80082b2:	690a      	ldr	r2, [r1, #16]
 80082b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	bfb8      	it	lt
 80082bc:	460b      	movlt	r3, r1
 80082be:	460c      	mov	r4, r1
 80082c0:	bfbc      	itt	lt
 80082c2:	464c      	movlt	r4, r9
 80082c4:	4699      	movlt	r9, r3
 80082c6:	6927      	ldr	r7, [r4, #16]
 80082c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80082cc:	68a3      	ldr	r3, [r4, #8]
 80082ce:	6861      	ldr	r1, [r4, #4]
 80082d0:	eb07 060a 	add.w	r6, r7, sl
 80082d4:	42b3      	cmp	r3, r6
 80082d6:	b085      	sub	sp, #20
 80082d8:	bfb8      	it	lt
 80082da:	3101      	addlt	r1, #1
 80082dc:	f7ff fed8 	bl	8008090 <_Balloc>
 80082e0:	b930      	cbnz	r0, 80082f0 <__multiply+0x44>
 80082e2:	4602      	mov	r2, r0
 80082e4:	4b44      	ldr	r3, [pc, #272]	; (80083f8 <__multiply+0x14c>)
 80082e6:	4845      	ldr	r0, [pc, #276]	; (80083fc <__multiply+0x150>)
 80082e8:	f240 115d 	movw	r1, #349	; 0x15d
 80082ec:	f000 fd0a 	bl	8008d04 <__assert_func>
 80082f0:	f100 0514 	add.w	r5, r0, #20
 80082f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80082f8:	462b      	mov	r3, r5
 80082fa:	2200      	movs	r2, #0
 80082fc:	4543      	cmp	r3, r8
 80082fe:	d321      	bcc.n	8008344 <__multiply+0x98>
 8008300:	f104 0314 	add.w	r3, r4, #20
 8008304:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008308:	f109 0314 	add.w	r3, r9, #20
 800830c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008310:	9202      	str	r2, [sp, #8]
 8008312:	1b3a      	subs	r2, r7, r4
 8008314:	3a15      	subs	r2, #21
 8008316:	f022 0203 	bic.w	r2, r2, #3
 800831a:	3204      	adds	r2, #4
 800831c:	f104 0115 	add.w	r1, r4, #21
 8008320:	428f      	cmp	r7, r1
 8008322:	bf38      	it	cc
 8008324:	2204      	movcc	r2, #4
 8008326:	9201      	str	r2, [sp, #4]
 8008328:	9a02      	ldr	r2, [sp, #8]
 800832a:	9303      	str	r3, [sp, #12]
 800832c:	429a      	cmp	r2, r3
 800832e:	d80c      	bhi.n	800834a <__multiply+0x9e>
 8008330:	2e00      	cmp	r6, #0
 8008332:	dd03      	ble.n	800833c <__multiply+0x90>
 8008334:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008338:	2b00      	cmp	r3, #0
 800833a:	d05a      	beq.n	80083f2 <__multiply+0x146>
 800833c:	6106      	str	r6, [r0, #16]
 800833e:	b005      	add	sp, #20
 8008340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008344:	f843 2b04 	str.w	r2, [r3], #4
 8008348:	e7d8      	b.n	80082fc <__multiply+0x50>
 800834a:	f8b3 a000 	ldrh.w	sl, [r3]
 800834e:	f1ba 0f00 	cmp.w	sl, #0
 8008352:	d024      	beq.n	800839e <__multiply+0xf2>
 8008354:	f104 0e14 	add.w	lr, r4, #20
 8008358:	46a9      	mov	r9, r5
 800835a:	f04f 0c00 	mov.w	ip, #0
 800835e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008362:	f8d9 1000 	ldr.w	r1, [r9]
 8008366:	fa1f fb82 	uxth.w	fp, r2
 800836a:	b289      	uxth	r1, r1
 800836c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008370:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008374:	f8d9 2000 	ldr.w	r2, [r9]
 8008378:	4461      	add	r1, ip
 800837a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800837e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008382:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008386:	b289      	uxth	r1, r1
 8008388:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800838c:	4577      	cmp	r7, lr
 800838e:	f849 1b04 	str.w	r1, [r9], #4
 8008392:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008396:	d8e2      	bhi.n	800835e <__multiply+0xb2>
 8008398:	9a01      	ldr	r2, [sp, #4]
 800839a:	f845 c002 	str.w	ip, [r5, r2]
 800839e:	9a03      	ldr	r2, [sp, #12]
 80083a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083a4:	3304      	adds	r3, #4
 80083a6:	f1b9 0f00 	cmp.w	r9, #0
 80083aa:	d020      	beq.n	80083ee <__multiply+0x142>
 80083ac:	6829      	ldr	r1, [r5, #0]
 80083ae:	f104 0c14 	add.w	ip, r4, #20
 80083b2:	46ae      	mov	lr, r5
 80083b4:	f04f 0a00 	mov.w	sl, #0
 80083b8:	f8bc b000 	ldrh.w	fp, [ip]
 80083bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80083c0:	fb09 220b 	mla	r2, r9, fp, r2
 80083c4:	4492      	add	sl, r2
 80083c6:	b289      	uxth	r1, r1
 80083c8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80083cc:	f84e 1b04 	str.w	r1, [lr], #4
 80083d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80083d4:	f8be 1000 	ldrh.w	r1, [lr]
 80083d8:	0c12      	lsrs	r2, r2, #16
 80083da:	fb09 1102 	mla	r1, r9, r2, r1
 80083de:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80083e2:	4567      	cmp	r7, ip
 80083e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80083e8:	d8e6      	bhi.n	80083b8 <__multiply+0x10c>
 80083ea:	9a01      	ldr	r2, [sp, #4]
 80083ec:	50a9      	str	r1, [r5, r2]
 80083ee:	3504      	adds	r5, #4
 80083f0:	e79a      	b.n	8008328 <__multiply+0x7c>
 80083f2:	3e01      	subs	r6, #1
 80083f4:	e79c      	b.n	8008330 <__multiply+0x84>
 80083f6:	bf00      	nop
 80083f8:	0800a29f 	.word	0x0800a29f
 80083fc:	0800a310 	.word	0x0800a310

08008400 <__pow5mult>:
 8008400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008404:	4615      	mov	r5, r2
 8008406:	f012 0203 	ands.w	r2, r2, #3
 800840a:	4606      	mov	r6, r0
 800840c:	460f      	mov	r7, r1
 800840e:	d007      	beq.n	8008420 <__pow5mult+0x20>
 8008410:	4c25      	ldr	r4, [pc, #148]	; (80084a8 <__pow5mult+0xa8>)
 8008412:	3a01      	subs	r2, #1
 8008414:	2300      	movs	r3, #0
 8008416:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800841a:	f7ff fe9b 	bl	8008154 <__multadd>
 800841e:	4607      	mov	r7, r0
 8008420:	10ad      	asrs	r5, r5, #2
 8008422:	d03d      	beq.n	80084a0 <__pow5mult+0xa0>
 8008424:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008426:	b97c      	cbnz	r4, 8008448 <__pow5mult+0x48>
 8008428:	2010      	movs	r0, #16
 800842a:	f7ff fe1b 	bl	8008064 <malloc>
 800842e:	4602      	mov	r2, r0
 8008430:	6270      	str	r0, [r6, #36]	; 0x24
 8008432:	b928      	cbnz	r0, 8008440 <__pow5mult+0x40>
 8008434:	4b1d      	ldr	r3, [pc, #116]	; (80084ac <__pow5mult+0xac>)
 8008436:	481e      	ldr	r0, [pc, #120]	; (80084b0 <__pow5mult+0xb0>)
 8008438:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800843c:	f000 fc62 	bl	8008d04 <__assert_func>
 8008440:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008444:	6004      	str	r4, [r0, #0]
 8008446:	60c4      	str	r4, [r0, #12]
 8008448:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800844c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008450:	b94c      	cbnz	r4, 8008466 <__pow5mult+0x66>
 8008452:	f240 2171 	movw	r1, #625	; 0x271
 8008456:	4630      	mov	r0, r6
 8008458:	f7ff ff12 	bl	8008280 <__i2b>
 800845c:	2300      	movs	r3, #0
 800845e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008462:	4604      	mov	r4, r0
 8008464:	6003      	str	r3, [r0, #0]
 8008466:	f04f 0900 	mov.w	r9, #0
 800846a:	07eb      	lsls	r3, r5, #31
 800846c:	d50a      	bpl.n	8008484 <__pow5mult+0x84>
 800846e:	4639      	mov	r1, r7
 8008470:	4622      	mov	r2, r4
 8008472:	4630      	mov	r0, r6
 8008474:	f7ff ff1a 	bl	80082ac <__multiply>
 8008478:	4639      	mov	r1, r7
 800847a:	4680      	mov	r8, r0
 800847c:	4630      	mov	r0, r6
 800847e:	f7ff fe47 	bl	8008110 <_Bfree>
 8008482:	4647      	mov	r7, r8
 8008484:	106d      	asrs	r5, r5, #1
 8008486:	d00b      	beq.n	80084a0 <__pow5mult+0xa0>
 8008488:	6820      	ldr	r0, [r4, #0]
 800848a:	b938      	cbnz	r0, 800849c <__pow5mult+0x9c>
 800848c:	4622      	mov	r2, r4
 800848e:	4621      	mov	r1, r4
 8008490:	4630      	mov	r0, r6
 8008492:	f7ff ff0b 	bl	80082ac <__multiply>
 8008496:	6020      	str	r0, [r4, #0]
 8008498:	f8c0 9000 	str.w	r9, [r0]
 800849c:	4604      	mov	r4, r0
 800849e:	e7e4      	b.n	800846a <__pow5mult+0x6a>
 80084a0:	4638      	mov	r0, r7
 80084a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084a6:	bf00      	nop
 80084a8:	0800a460 	.word	0x0800a460
 80084ac:	0800a22d 	.word	0x0800a22d
 80084b0:	0800a310 	.word	0x0800a310

080084b4 <__lshift>:
 80084b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b8:	460c      	mov	r4, r1
 80084ba:	6849      	ldr	r1, [r1, #4]
 80084bc:	6923      	ldr	r3, [r4, #16]
 80084be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084c2:	68a3      	ldr	r3, [r4, #8]
 80084c4:	4607      	mov	r7, r0
 80084c6:	4691      	mov	r9, r2
 80084c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084cc:	f108 0601 	add.w	r6, r8, #1
 80084d0:	42b3      	cmp	r3, r6
 80084d2:	db0b      	blt.n	80084ec <__lshift+0x38>
 80084d4:	4638      	mov	r0, r7
 80084d6:	f7ff fddb 	bl	8008090 <_Balloc>
 80084da:	4605      	mov	r5, r0
 80084dc:	b948      	cbnz	r0, 80084f2 <__lshift+0x3e>
 80084de:	4602      	mov	r2, r0
 80084e0:	4b2a      	ldr	r3, [pc, #168]	; (800858c <__lshift+0xd8>)
 80084e2:	482b      	ldr	r0, [pc, #172]	; (8008590 <__lshift+0xdc>)
 80084e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084e8:	f000 fc0c 	bl	8008d04 <__assert_func>
 80084ec:	3101      	adds	r1, #1
 80084ee:	005b      	lsls	r3, r3, #1
 80084f0:	e7ee      	b.n	80084d0 <__lshift+0x1c>
 80084f2:	2300      	movs	r3, #0
 80084f4:	f100 0114 	add.w	r1, r0, #20
 80084f8:	f100 0210 	add.w	r2, r0, #16
 80084fc:	4618      	mov	r0, r3
 80084fe:	4553      	cmp	r3, sl
 8008500:	db37      	blt.n	8008572 <__lshift+0xbe>
 8008502:	6920      	ldr	r0, [r4, #16]
 8008504:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008508:	f104 0314 	add.w	r3, r4, #20
 800850c:	f019 091f 	ands.w	r9, r9, #31
 8008510:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008514:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008518:	d02f      	beq.n	800857a <__lshift+0xc6>
 800851a:	f1c9 0e20 	rsb	lr, r9, #32
 800851e:	468a      	mov	sl, r1
 8008520:	f04f 0c00 	mov.w	ip, #0
 8008524:	681a      	ldr	r2, [r3, #0]
 8008526:	fa02 f209 	lsl.w	r2, r2, r9
 800852a:	ea42 020c 	orr.w	r2, r2, ip
 800852e:	f84a 2b04 	str.w	r2, [sl], #4
 8008532:	f853 2b04 	ldr.w	r2, [r3], #4
 8008536:	4298      	cmp	r0, r3
 8008538:	fa22 fc0e 	lsr.w	ip, r2, lr
 800853c:	d8f2      	bhi.n	8008524 <__lshift+0x70>
 800853e:	1b03      	subs	r3, r0, r4
 8008540:	3b15      	subs	r3, #21
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	3304      	adds	r3, #4
 8008548:	f104 0215 	add.w	r2, r4, #21
 800854c:	4290      	cmp	r0, r2
 800854e:	bf38      	it	cc
 8008550:	2304      	movcc	r3, #4
 8008552:	f841 c003 	str.w	ip, [r1, r3]
 8008556:	f1bc 0f00 	cmp.w	ip, #0
 800855a:	d001      	beq.n	8008560 <__lshift+0xac>
 800855c:	f108 0602 	add.w	r6, r8, #2
 8008560:	3e01      	subs	r6, #1
 8008562:	4638      	mov	r0, r7
 8008564:	612e      	str	r6, [r5, #16]
 8008566:	4621      	mov	r1, r4
 8008568:	f7ff fdd2 	bl	8008110 <_Bfree>
 800856c:	4628      	mov	r0, r5
 800856e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008572:	f842 0f04 	str.w	r0, [r2, #4]!
 8008576:	3301      	adds	r3, #1
 8008578:	e7c1      	b.n	80084fe <__lshift+0x4a>
 800857a:	3904      	subs	r1, #4
 800857c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008580:	f841 2f04 	str.w	r2, [r1, #4]!
 8008584:	4298      	cmp	r0, r3
 8008586:	d8f9      	bhi.n	800857c <__lshift+0xc8>
 8008588:	e7ea      	b.n	8008560 <__lshift+0xac>
 800858a:	bf00      	nop
 800858c:	0800a29f 	.word	0x0800a29f
 8008590:	0800a310 	.word	0x0800a310

08008594 <__mcmp>:
 8008594:	b530      	push	{r4, r5, lr}
 8008596:	6902      	ldr	r2, [r0, #16]
 8008598:	690c      	ldr	r4, [r1, #16]
 800859a:	1b12      	subs	r2, r2, r4
 800859c:	d10e      	bne.n	80085bc <__mcmp+0x28>
 800859e:	f100 0314 	add.w	r3, r0, #20
 80085a2:	3114      	adds	r1, #20
 80085a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80085a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80085ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80085b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80085b4:	42a5      	cmp	r5, r4
 80085b6:	d003      	beq.n	80085c0 <__mcmp+0x2c>
 80085b8:	d305      	bcc.n	80085c6 <__mcmp+0x32>
 80085ba:	2201      	movs	r2, #1
 80085bc:	4610      	mov	r0, r2
 80085be:	bd30      	pop	{r4, r5, pc}
 80085c0:	4283      	cmp	r3, r0
 80085c2:	d3f3      	bcc.n	80085ac <__mcmp+0x18>
 80085c4:	e7fa      	b.n	80085bc <__mcmp+0x28>
 80085c6:	f04f 32ff 	mov.w	r2, #4294967295
 80085ca:	e7f7      	b.n	80085bc <__mcmp+0x28>

080085cc <__mdiff>:
 80085cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d0:	460c      	mov	r4, r1
 80085d2:	4606      	mov	r6, r0
 80085d4:	4611      	mov	r1, r2
 80085d6:	4620      	mov	r0, r4
 80085d8:	4690      	mov	r8, r2
 80085da:	f7ff ffdb 	bl	8008594 <__mcmp>
 80085de:	1e05      	subs	r5, r0, #0
 80085e0:	d110      	bne.n	8008604 <__mdiff+0x38>
 80085e2:	4629      	mov	r1, r5
 80085e4:	4630      	mov	r0, r6
 80085e6:	f7ff fd53 	bl	8008090 <_Balloc>
 80085ea:	b930      	cbnz	r0, 80085fa <__mdiff+0x2e>
 80085ec:	4b3a      	ldr	r3, [pc, #232]	; (80086d8 <__mdiff+0x10c>)
 80085ee:	4602      	mov	r2, r0
 80085f0:	f240 2132 	movw	r1, #562	; 0x232
 80085f4:	4839      	ldr	r0, [pc, #228]	; (80086dc <__mdiff+0x110>)
 80085f6:	f000 fb85 	bl	8008d04 <__assert_func>
 80085fa:	2301      	movs	r3, #1
 80085fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008600:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008604:	bfa4      	itt	ge
 8008606:	4643      	movge	r3, r8
 8008608:	46a0      	movge	r8, r4
 800860a:	4630      	mov	r0, r6
 800860c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008610:	bfa6      	itte	ge
 8008612:	461c      	movge	r4, r3
 8008614:	2500      	movge	r5, #0
 8008616:	2501      	movlt	r5, #1
 8008618:	f7ff fd3a 	bl	8008090 <_Balloc>
 800861c:	b920      	cbnz	r0, 8008628 <__mdiff+0x5c>
 800861e:	4b2e      	ldr	r3, [pc, #184]	; (80086d8 <__mdiff+0x10c>)
 8008620:	4602      	mov	r2, r0
 8008622:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008626:	e7e5      	b.n	80085f4 <__mdiff+0x28>
 8008628:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800862c:	6926      	ldr	r6, [r4, #16]
 800862e:	60c5      	str	r5, [r0, #12]
 8008630:	f104 0914 	add.w	r9, r4, #20
 8008634:	f108 0514 	add.w	r5, r8, #20
 8008638:	f100 0e14 	add.w	lr, r0, #20
 800863c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008640:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008644:	f108 0210 	add.w	r2, r8, #16
 8008648:	46f2      	mov	sl, lr
 800864a:	2100      	movs	r1, #0
 800864c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008650:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008654:	fa1f f883 	uxth.w	r8, r3
 8008658:	fa11 f18b 	uxtah	r1, r1, fp
 800865c:	0c1b      	lsrs	r3, r3, #16
 800865e:	eba1 0808 	sub.w	r8, r1, r8
 8008662:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008666:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800866a:	fa1f f888 	uxth.w	r8, r8
 800866e:	1419      	asrs	r1, r3, #16
 8008670:	454e      	cmp	r6, r9
 8008672:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008676:	f84a 3b04 	str.w	r3, [sl], #4
 800867a:	d8e7      	bhi.n	800864c <__mdiff+0x80>
 800867c:	1b33      	subs	r3, r6, r4
 800867e:	3b15      	subs	r3, #21
 8008680:	f023 0303 	bic.w	r3, r3, #3
 8008684:	3304      	adds	r3, #4
 8008686:	3415      	adds	r4, #21
 8008688:	42a6      	cmp	r6, r4
 800868a:	bf38      	it	cc
 800868c:	2304      	movcc	r3, #4
 800868e:	441d      	add	r5, r3
 8008690:	4473      	add	r3, lr
 8008692:	469e      	mov	lr, r3
 8008694:	462e      	mov	r6, r5
 8008696:	4566      	cmp	r6, ip
 8008698:	d30e      	bcc.n	80086b8 <__mdiff+0xec>
 800869a:	f10c 0203 	add.w	r2, ip, #3
 800869e:	1b52      	subs	r2, r2, r5
 80086a0:	f022 0203 	bic.w	r2, r2, #3
 80086a4:	3d03      	subs	r5, #3
 80086a6:	45ac      	cmp	ip, r5
 80086a8:	bf38      	it	cc
 80086aa:	2200      	movcc	r2, #0
 80086ac:	441a      	add	r2, r3
 80086ae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80086b2:	b17b      	cbz	r3, 80086d4 <__mdiff+0x108>
 80086b4:	6107      	str	r7, [r0, #16]
 80086b6:	e7a3      	b.n	8008600 <__mdiff+0x34>
 80086b8:	f856 8b04 	ldr.w	r8, [r6], #4
 80086bc:	fa11 f288 	uxtah	r2, r1, r8
 80086c0:	1414      	asrs	r4, r2, #16
 80086c2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80086c6:	b292      	uxth	r2, r2
 80086c8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80086cc:	f84e 2b04 	str.w	r2, [lr], #4
 80086d0:	1421      	asrs	r1, r4, #16
 80086d2:	e7e0      	b.n	8008696 <__mdiff+0xca>
 80086d4:	3f01      	subs	r7, #1
 80086d6:	e7ea      	b.n	80086ae <__mdiff+0xe2>
 80086d8:	0800a29f 	.word	0x0800a29f
 80086dc:	0800a310 	.word	0x0800a310

080086e0 <__d2b>:
 80086e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086e4:	4689      	mov	r9, r1
 80086e6:	2101      	movs	r1, #1
 80086e8:	ec57 6b10 	vmov	r6, r7, d0
 80086ec:	4690      	mov	r8, r2
 80086ee:	f7ff fccf 	bl	8008090 <_Balloc>
 80086f2:	4604      	mov	r4, r0
 80086f4:	b930      	cbnz	r0, 8008704 <__d2b+0x24>
 80086f6:	4602      	mov	r2, r0
 80086f8:	4b25      	ldr	r3, [pc, #148]	; (8008790 <__d2b+0xb0>)
 80086fa:	4826      	ldr	r0, [pc, #152]	; (8008794 <__d2b+0xb4>)
 80086fc:	f240 310a 	movw	r1, #778	; 0x30a
 8008700:	f000 fb00 	bl	8008d04 <__assert_func>
 8008704:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008708:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800870c:	bb35      	cbnz	r5, 800875c <__d2b+0x7c>
 800870e:	2e00      	cmp	r6, #0
 8008710:	9301      	str	r3, [sp, #4]
 8008712:	d028      	beq.n	8008766 <__d2b+0x86>
 8008714:	4668      	mov	r0, sp
 8008716:	9600      	str	r6, [sp, #0]
 8008718:	f7ff fd82 	bl	8008220 <__lo0bits>
 800871c:	9900      	ldr	r1, [sp, #0]
 800871e:	b300      	cbz	r0, 8008762 <__d2b+0x82>
 8008720:	9a01      	ldr	r2, [sp, #4]
 8008722:	f1c0 0320 	rsb	r3, r0, #32
 8008726:	fa02 f303 	lsl.w	r3, r2, r3
 800872a:	430b      	orrs	r3, r1
 800872c:	40c2      	lsrs	r2, r0
 800872e:	6163      	str	r3, [r4, #20]
 8008730:	9201      	str	r2, [sp, #4]
 8008732:	9b01      	ldr	r3, [sp, #4]
 8008734:	61a3      	str	r3, [r4, #24]
 8008736:	2b00      	cmp	r3, #0
 8008738:	bf14      	ite	ne
 800873a:	2202      	movne	r2, #2
 800873c:	2201      	moveq	r2, #1
 800873e:	6122      	str	r2, [r4, #16]
 8008740:	b1d5      	cbz	r5, 8008778 <__d2b+0x98>
 8008742:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008746:	4405      	add	r5, r0
 8008748:	f8c9 5000 	str.w	r5, [r9]
 800874c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008750:	f8c8 0000 	str.w	r0, [r8]
 8008754:	4620      	mov	r0, r4
 8008756:	b003      	add	sp, #12
 8008758:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800875c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008760:	e7d5      	b.n	800870e <__d2b+0x2e>
 8008762:	6161      	str	r1, [r4, #20]
 8008764:	e7e5      	b.n	8008732 <__d2b+0x52>
 8008766:	a801      	add	r0, sp, #4
 8008768:	f7ff fd5a 	bl	8008220 <__lo0bits>
 800876c:	9b01      	ldr	r3, [sp, #4]
 800876e:	6163      	str	r3, [r4, #20]
 8008770:	2201      	movs	r2, #1
 8008772:	6122      	str	r2, [r4, #16]
 8008774:	3020      	adds	r0, #32
 8008776:	e7e3      	b.n	8008740 <__d2b+0x60>
 8008778:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800877c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008780:	f8c9 0000 	str.w	r0, [r9]
 8008784:	6918      	ldr	r0, [r3, #16]
 8008786:	f7ff fd2b 	bl	80081e0 <__hi0bits>
 800878a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800878e:	e7df      	b.n	8008750 <__d2b+0x70>
 8008790:	0800a29f 	.word	0x0800a29f
 8008794:	0800a310 	.word	0x0800a310

08008798 <_calloc_r>:
 8008798:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800879a:	fba1 2402 	umull	r2, r4, r1, r2
 800879e:	b94c      	cbnz	r4, 80087b4 <_calloc_r+0x1c>
 80087a0:	4611      	mov	r1, r2
 80087a2:	9201      	str	r2, [sp, #4]
 80087a4:	f000 f87a 	bl	800889c <_malloc_r>
 80087a8:	9a01      	ldr	r2, [sp, #4]
 80087aa:	4605      	mov	r5, r0
 80087ac:	b930      	cbnz	r0, 80087bc <_calloc_r+0x24>
 80087ae:	4628      	mov	r0, r5
 80087b0:	b003      	add	sp, #12
 80087b2:	bd30      	pop	{r4, r5, pc}
 80087b4:	220c      	movs	r2, #12
 80087b6:	6002      	str	r2, [r0, #0]
 80087b8:	2500      	movs	r5, #0
 80087ba:	e7f8      	b.n	80087ae <_calloc_r+0x16>
 80087bc:	4621      	mov	r1, r4
 80087be:	f7fd fdf1 	bl	80063a4 <memset>
 80087c2:	e7f4      	b.n	80087ae <_calloc_r+0x16>

080087c4 <_free_r>:
 80087c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087c6:	2900      	cmp	r1, #0
 80087c8:	d044      	beq.n	8008854 <_free_r+0x90>
 80087ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087ce:	9001      	str	r0, [sp, #4]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f1a1 0404 	sub.w	r4, r1, #4
 80087d6:	bfb8      	it	lt
 80087d8:	18e4      	addlt	r4, r4, r3
 80087da:	f000 fb19 	bl	8008e10 <__malloc_lock>
 80087de:	4a1e      	ldr	r2, [pc, #120]	; (8008858 <_free_r+0x94>)
 80087e0:	9801      	ldr	r0, [sp, #4]
 80087e2:	6813      	ldr	r3, [r2, #0]
 80087e4:	b933      	cbnz	r3, 80087f4 <_free_r+0x30>
 80087e6:	6063      	str	r3, [r4, #4]
 80087e8:	6014      	str	r4, [r2, #0]
 80087ea:	b003      	add	sp, #12
 80087ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80087f0:	f000 bb14 	b.w	8008e1c <__malloc_unlock>
 80087f4:	42a3      	cmp	r3, r4
 80087f6:	d908      	bls.n	800880a <_free_r+0x46>
 80087f8:	6825      	ldr	r5, [r4, #0]
 80087fa:	1961      	adds	r1, r4, r5
 80087fc:	428b      	cmp	r3, r1
 80087fe:	bf01      	itttt	eq
 8008800:	6819      	ldreq	r1, [r3, #0]
 8008802:	685b      	ldreq	r3, [r3, #4]
 8008804:	1949      	addeq	r1, r1, r5
 8008806:	6021      	streq	r1, [r4, #0]
 8008808:	e7ed      	b.n	80087e6 <_free_r+0x22>
 800880a:	461a      	mov	r2, r3
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	b10b      	cbz	r3, 8008814 <_free_r+0x50>
 8008810:	42a3      	cmp	r3, r4
 8008812:	d9fa      	bls.n	800880a <_free_r+0x46>
 8008814:	6811      	ldr	r1, [r2, #0]
 8008816:	1855      	adds	r5, r2, r1
 8008818:	42a5      	cmp	r5, r4
 800881a:	d10b      	bne.n	8008834 <_free_r+0x70>
 800881c:	6824      	ldr	r4, [r4, #0]
 800881e:	4421      	add	r1, r4
 8008820:	1854      	adds	r4, r2, r1
 8008822:	42a3      	cmp	r3, r4
 8008824:	6011      	str	r1, [r2, #0]
 8008826:	d1e0      	bne.n	80087ea <_free_r+0x26>
 8008828:	681c      	ldr	r4, [r3, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	6053      	str	r3, [r2, #4]
 800882e:	4421      	add	r1, r4
 8008830:	6011      	str	r1, [r2, #0]
 8008832:	e7da      	b.n	80087ea <_free_r+0x26>
 8008834:	d902      	bls.n	800883c <_free_r+0x78>
 8008836:	230c      	movs	r3, #12
 8008838:	6003      	str	r3, [r0, #0]
 800883a:	e7d6      	b.n	80087ea <_free_r+0x26>
 800883c:	6825      	ldr	r5, [r4, #0]
 800883e:	1961      	adds	r1, r4, r5
 8008840:	428b      	cmp	r3, r1
 8008842:	bf04      	itt	eq
 8008844:	6819      	ldreq	r1, [r3, #0]
 8008846:	685b      	ldreq	r3, [r3, #4]
 8008848:	6063      	str	r3, [r4, #4]
 800884a:	bf04      	itt	eq
 800884c:	1949      	addeq	r1, r1, r5
 800884e:	6021      	streq	r1, [r4, #0]
 8008850:	6054      	str	r4, [r2, #4]
 8008852:	e7ca      	b.n	80087ea <_free_r+0x26>
 8008854:	b003      	add	sp, #12
 8008856:	bd30      	pop	{r4, r5, pc}
 8008858:	2000032c 	.word	0x2000032c

0800885c <sbrk_aligned>:
 800885c:	b570      	push	{r4, r5, r6, lr}
 800885e:	4e0e      	ldr	r6, [pc, #56]	; (8008898 <sbrk_aligned+0x3c>)
 8008860:	460c      	mov	r4, r1
 8008862:	6831      	ldr	r1, [r6, #0]
 8008864:	4605      	mov	r5, r0
 8008866:	b911      	cbnz	r1, 800886e <sbrk_aligned+0x12>
 8008868:	f000 f9e6 	bl	8008c38 <_sbrk_r>
 800886c:	6030      	str	r0, [r6, #0]
 800886e:	4621      	mov	r1, r4
 8008870:	4628      	mov	r0, r5
 8008872:	f000 f9e1 	bl	8008c38 <_sbrk_r>
 8008876:	1c43      	adds	r3, r0, #1
 8008878:	d00a      	beq.n	8008890 <sbrk_aligned+0x34>
 800887a:	1cc4      	adds	r4, r0, #3
 800887c:	f024 0403 	bic.w	r4, r4, #3
 8008880:	42a0      	cmp	r0, r4
 8008882:	d007      	beq.n	8008894 <sbrk_aligned+0x38>
 8008884:	1a21      	subs	r1, r4, r0
 8008886:	4628      	mov	r0, r5
 8008888:	f000 f9d6 	bl	8008c38 <_sbrk_r>
 800888c:	3001      	adds	r0, #1
 800888e:	d101      	bne.n	8008894 <sbrk_aligned+0x38>
 8008890:	f04f 34ff 	mov.w	r4, #4294967295
 8008894:	4620      	mov	r0, r4
 8008896:	bd70      	pop	{r4, r5, r6, pc}
 8008898:	20000330 	.word	0x20000330

0800889c <_malloc_r>:
 800889c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a0:	1ccd      	adds	r5, r1, #3
 80088a2:	f025 0503 	bic.w	r5, r5, #3
 80088a6:	3508      	adds	r5, #8
 80088a8:	2d0c      	cmp	r5, #12
 80088aa:	bf38      	it	cc
 80088ac:	250c      	movcc	r5, #12
 80088ae:	2d00      	cmp	r5, #0
 80088b0:	4607      	mov	r7, r0
 80088b2:	db01      	blt.n	80088b8 <_malloc_r+0x1c>
 80088b4:	42a9      	cmp	r1, r5
 80088b6:	d905      	bls.n	80088c4 <_malloc_r+0x28>
 80088b8:	230c      	movs	r3, #12
 80088ba:	603b      	str	r3, [r7, #0]
 80088bc:	2600      	movs	r6, #0
 80088be:	4630      	mov	r0, r6
 80088c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088c4:	4e2e      	ldr	r6, [pc, #184]	; (8008980 <_malloc_r+0xe4>)
 80088c6:	f000 faa3 	bl	8008e10 <__malloc_lock>
 80088ca:	6833      	ldr	r3, [r6, #0]
 80088cc:	461c      	mov	r4, r3
 80088ce:	bb34      	cbnz	r4, 800891e <_malloc_r+0x82>
 80088d0:	4629      	mov	r1, r5
 80088d2:	4638      	mov	r0, r7
 80088d4:	f7ff ffc2 	bl	800885c <sbrk_aligned>
 80088d8:	1c43      	adds	r3, r0, #1
 80088da:	4604      	mov	r4, r0
 80088dc:	d14d      	bne.n	800897a <_malloc_r+0xde>
 80088de:	6834      	ldr	r4, [r6, #0]
 80088e0:	4626      	mov	r6, r4
 80088e2:	2e00      	cmp	r6, #0
 80088e4:	d140      	bne.n	8008968 <_malloc_r+0xcc>
 80088e6:	6823      	ldr	r3, [r4, #0]
 80088e8:	4631      	mov	r1, r6
 80088ea:	4638      	mov	r0, r7
 80088ec:	eb04 0803 	add.w	r8, r4, r3
 80088f0:	f000 f9a2 	bl	8008c38 <_sbrk_r>
 80088f4:	4580      	cmp	r8, r0
 80088f6:	d13a      	bne.n	800896e <_malloc_r+0xd2>
 80088f8:	6821      	ldr	r1, [r4, #0]
 80088fa:	3503      	adds	r5, #3
 80088fc:	1a6d      	subs	r5, r5, r1
 80088fe:	f025 0503 	bic.w	r5, r5, #3
 8008902:	3508      	adds	r5, #8
 8008904:	2d0c      	cmp	r5, #12
 8008906:	bf38      	it	cc
 8008908:	250c      	movcc	r5, #12
 800890a:	4629      	mov	r1, r5
 800890c:	4638      	mov	r0, r7
 800890e:	f7ff ffa5 	bl	800885c <sbrk_aligned>
 8008912:	3001      	adds	r0, #1
 8008914:	d02b      	beq.n	800896e <_malloc_r+0xd2>
 8008916:	6823      	ldr	r3, [r4, #0]
 8008918:	442b      	add	r3, r5
 800891a:	6023      	str	r3, [r4, #0]
 800891c:	e00e      	b.n	800893c <_malloc_r+0xa0>
 800891e:	6822      	ldr	r2, [r4, #0]
 8008920:	1b52      	subs	r2, r2, r5
 8008922:	d41e      	bmi.n	8008962 <_malloc_r+0xc6>
 8008924:	2a0b      	cmp	r2, #11
 8008926:	d916      	bls.n	8008956 <_malloc_r+0xba>
 8008928:	1961      	adds	r1, r4, r5
 800892a:	42a3      	cmp	r3, r4
 800892c:	6025      	str	r5, [r4, #0]
 800892e:	bf18      	it	ne
 8008930:	6059      	strne	r1, [r3, #4]
 8008932:	6863      	ldr	r3, [r4, #4]
 8008934:	bf08      	it	eq
 8008936:	6031      	streq	r1, [r6, #0]
 8008938:	5162      	str	r2, [r4, r5]
 800893a:	604b      	str	r3, [r1, #4]
 800893c:	4638      	mov	r0, r7
 800893e:	f104 060b 	add.w	r6, r4, #11
 8008942:	f000 fa6b 	bl	8008e1c <__malloc_unlock>
 8008946:	f026 0607 	bic.w	r6, r6, #7
 800894a:	1d23      	adds	r3, r4, #4
 800894c:	1af2      	subs	r2, r6, r3
 800894e:	d0b6      	beq.n	80088be <_malloc_r+0x22>
 8008950:	1b9b      	subs	r3, r3, r6
 8008952:	50a3      	str	r3, [r4, r2]
 8008954:	e7b3      	b.n	80088be <_malloc_r+0x22>
 8008956:	6862      	ldr	r2, [r4, #4]
 8008958:	42a3      	cmp	r3, r4
 800895a:	bf0c      	ite	eq
 800895c:	6032      	streq	r2, [r6, #0]
 800895e:	605a      	strne	r2, [r3, #4]
 8008960:	e7ec      	b.n	800893c <_malloc_r+0xa0>
 8008962:	4623      	mov	r3, r4
 8008964:	6864      	ldr	r4, [r4, #4]
 8008966:	e7b2      	b.n	80088ce <_malloc_r+0x32>
 8008968:	4634      	mov	r4, r6
 800896a:	6876      	ldr	r6, [r6, #4]
 800896c:	e7b9      	b.n	80088e2 <_malloc_r+0x46>
 800896e:	230c      	movs	r3, #12
 8008970:	603b      	str	r3, [r7, #0]
 8008972:	4638      	mov	r0, r7
 8008974:	f000 fa52 	bl	8008e1c <__malloc_unlock>
 8008978:	e7a1      	b.n	80088be <_malloc_r+0x22>
 800897a:	6025      	str	r5, [r4, #0]
 800897c:	e7de      	b.n	800893c <_malloc_r+0xa0>
 800897e:	bf00      	nop
 8008980:	2000032c 	.word	0x2000032c

08008984 <__sfputc_r>:
 8008984:	6893      	ldr	r3, [r2, #8]
 8008986:	3b01      	subs	r3, #1
 8008988:	2b00      	cmp	r3, #0
 800898a:	b410      	push	{r4}
 800898c:	6093      	str	r3, [r2, #8]
 800898e:	da08      	bge.n	80089a2 <__sfputc_r+0x1e>
 8008990:	6994      	ldr	r4, [r2, #24]
 8008992:	42a3      	cmp	r3, r4
 8008994:	db01      	blt.n	800899a <__sfputc_r+0x16>
 8008996:	290a      	cmp	r1, #10
 8008998:	d103      	bne.n	80089a2 <__sfputc_r+0x1e>
 800899a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800899e:	f7fe ba01 	b.w	8006da4 <__swbuf_r>
 80089a2:	6813      	ldr	r3, [r2, #0]
 80089a4:	1c58      	adds	r0, r3, #1
 80089a6:	6010      	str	r0, [r2, #0]
 80089a8:	7019      	strb	r1, [r3, #0]
 80089aa:	4608      	mov	r0, r1
 80089ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089b0:	4770      	bx	lr

080089b2 <__sfputs_r>:
 80089b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b4:	4606      	mov	r6, r0
 80089b6:	460f      	mov	r7, r1
 80089b8:	4614      	mov	r4, r2
 80089ba:	18d5      	adds	r5, r2, r3
 80089bc:	42ac      	cmp	r4, r5
 80089be:	d101      	bne.n	80089c4 <__sfputs_r+0x12>
 80089c0:	2000      	movs	r0, #0
 80089c2:	e007      	b.n	80089d4 <__sfputs_r+0x22>
 80089c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089c8:	463a      	mov	r2, r7
 80089ca:	4630      	mov	r0, r6
 80089cc:	f7ff ffda 	bl	8008984 <__sfputc_r>
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	d1f3      	bne.n	80089bc <__sfputs_r+0xa>
 80089d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080089d8 <_vfiprintf_r>:
 80089d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089dc:	460d      	mov	r5, r1
 80089de:	b09d      	sub	sp, #116	; 0x74
 80089e0:	4614      	mov	r4, r2
 80089e2:	4698      	mov	r8, r3
 80089e4:	4606      	mov	r6, r0
 80089e6:	b118      	cbz	r0, 80089f0 <_vfiprintf_r+0x18>
 80089e8:	6983      	ldr	r3, [r0, #24]
 80089ea:	b90b      	cbnz	r3, 80089f0 <_vfiprintf_r+0x18>
 80089ec:	f7ff fa30 	bl	8007e50 <__sinit>
 80089f0:	4b89      	ldr	r3, [pc, #548]	; (8008c18 <_vfiprintf_r+0x240>)
 80089f2:	429d      	cmp	r5, r3
 80089f4:	d11b      	bne.n	8008a2e <_vfiprintf_r+0x56>
 80089f6:	6875      	ldr	r5, [r6, #4]
 80089f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089fa:	07d9      	lsls	r1, r3, #31
 80089fc:	d405      	bmi.n	8008a0a <_vfiprintf_r+0x32>
 80089fe:	89ab      	ldrh	r3, [r5, #12]
 8008a00:	059a      	lsls	r2, r3, #22
 8008a02:	d402      	bmi.n	8008a0a <_vfiprintf_r+0x32>
 8008a04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a06:	f7ff fac6 	bl	8007f96 <__retarget_lock_acquire_recursive>
 8008a0a:	89ab      	ldrh	r3, [r5, #12]
 8008a0c:	071b      	lsls	r3, r3, #28
 8008a0e:	d501      	bpl.n	8008a14 <_vfiprintf_r+0x3c>
 8008a10:	692b      	ldr	r3, [r5, #16]
 8008a12:	b9eb      	cbnz	r3, 8008a50 <_vfiprintf_r+0x78>
 8008a14:	4629      	mov	r1, r5
 8008a16:	4630      	mov	r0, r6
 8008a18:	f7fe fa16 	bl	8006e48 <__swsetup_r>
 8008a1c:	b1c0      	cbz	r0, 8008a50 <_vfiprintf_r+0x78>
 8008a1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a20:	07dc      	lsls	r4, r3, #31
 8008a22:	d50e      	bpl.n	8008a42 <_vfiprintf_r+0x6a>
 8008a24:	f04f 30ff 	mov.w	r0, #4294967295
 8008a28:	b01d      	add	sp, #116	; 0x74
 8008a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a2e:	4b7b      	ldr	r3, [pc, #492]	; (8008c1c <_vfiprintf_r+0x244>)
 8008a30:	429d      	cmp	r5, r3
 8008a32:	d101      	bne.n	8008a38 <_vfiprintf_r+0x60>
 8008a34:	68b5      	ldr	r5, [r6, #8]
 8008a36:	e7df      	b.n	80089f8 <_vfiprintf_r+0x20>
 8008a38:	4b79      	ldr	r3, [pc, #484]	; (8008c20 <_vfiprintf_r+0x248>)
 8008a3a:	429d      	cmp	r5, r3
 8008a3c:	bf08      	it	eq
 8008a3e:	68f5      	ldreq	r5, [r6, #12]
 8008a40:	e7da      	b.n	80089f8 <_vfiprintf_r+0x20>
 8008a42:	89ab      	ldrh	r3, [r5, #12]
 8008a44:	0598      	lsls	r0, r3, #22
 8008a46:	d4ed      	bmi.n	8008a24 <_vfiprintf_r+0x4c>
 8008a48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a4a:	f7ff faa5 	bl	8007f98 <__retarget_lock_release_recursive>
 8008a4e:	e7e9      	b.n	8008a24 <_vfiprintf_r+0x4c>
 8008a50:	2300      	movs	r3, #0
 8008a52:	9309      	str	r3, [sp, #36]	; 0x24
 8008a54:	2320      	movs	r3, #32
 8008a56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a5e:	2330      	movs	r3, #48	; 0x30
 8008a60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008c24 <_vfiprintf_r+0x24c>
 8008a64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a68:	f04f 0901 	mov.w	r9, #1
 8008a6c:	4623      	mov	r3, r4
 8008a6e:	469a      	mov	sl, r3
 8008a70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a74:	b10a      	cbz	r2, 8008a7a <_vfiprintf_r+0xa2>
 8008a76:	2a25      	cmp	r2, #37	; 0x25
 8008a78:	d1f9      	bne.n	8008a6e <_vfiprintf_r+0x96>
 8008a7a:	ebba 0b04 	subs.w	fp, sl, r4
 8008a7e:	d00b      	beq.n	8008a98 <_vfiprintf_r+0xc0>
 8008a80:	465b      	mov	r3, fp
 8008a82:	4622      	mov	r2, r4
 8008a84:	4629      	mov	r1, r5
 8008a86:	4630      	mov	r0, r6
 8008a88:	f7ff ff93 	bl	80089b2 <__sfputs_r>
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	f000 80aa 	beq.w	8008be6 <_vfiprintf_r+0x20e>
 8008a92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a94:	445a      	add	r2, fp
 8008a96:	9209      	str	r2, [sp, #36]	; 0x24
 8008a98:	f89a 3000 	ldrb.w	r3, [sl]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f000 80a2 	beq.w	8008be6 <_vfiprintf_r+0x20e>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008aac:	f10a 0a01 	add.w	sl, sl, #1
 8008ab0:	9304      	str	r3, [sp, #16]
 8008ab2:	9307      	str	r3, [sp, #28]
 8008ab4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ab8:	931a      	str	r3, [sp, #104]	; 0x68
 8008aba:	4654      	mov	r4, sl
 8008abc:	2205      	movs	r2, #5
 8008abe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ac2:	4858      	ldr	r0, [pc, #352]	; (8008c24 <_vfiprintf_r+0x24c>)
 8008ac4:	f7f7 fb8c 	bl	80001e0 <memchr>
 8008ac8:	9a04      	ldr	r2, [sp, #16]
 8008aca:	b9d8      	cbnz	r0, 8008b04 <_vfiprintf_r+0x12c>
 8008acc:	06d1      	lsls	r1, r2, #27
 8008ace:	bf44      	itt	mi
 8008ad0:	2320      	movmi	r3, #32
 8008ad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ad6:	0713      	lsls	r3, r2, #28
 8008ad8:	bf44      	itt	mi
 8008ada:	232b      	movmi	r3, #43	; 0x2b
 8008adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ae0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ae4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ae6:	d015      	beq.n	8008b14 <_vfiprintf_r+0x13c>
 8008ae8:	9a07      	ldr	r2, [sp, #28]
 8008aea:	4654      	mov	r4, sl
 8008aec:	2000      	movs	r0, #0
 8008aee:	f04f 0c0a 	mov.w	ip, #10
 8008af2:	4621      	mov	r1, r4
 8008af4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008af8:	3b30      	subs	r3, #48	; 0x30
 8008afa:	2b09      	cmp	r3, #9
 8008afc:	d94e      	bls.n	8008b9c <_vfiprintf_r+0x1c4>
 8008afe:	b1b0      	cbz	r0, 8008b2e <_vfiprintf_r+0x156>
 8008b00:	9207      	str	r2, [sp, #28]
 8008b02:	e014      	b.n	8008b2e <_vfiprintf_r+0x156>
 8008b04:	eba0 0308 	sub.w	r3, r0, r8
 8008b08:	fa09 f303 	lsl.w	r3, r9, r3
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	9304      	str	r3, [sp, #16]
 8008b10:	46a2      	mov	sl, r4
 8008b12:	e7d2      	b.n	8008aba <_vfiprintf_r+0xe2>
 8008b14:	9b03      	ldr	r3, [sp, #12]
 8008b16:	1d19      	adds	r1, r3, #4
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	9103      	str	r1, [sp, #12]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	bfbb      	ittet	lt
 8008b20:	425b      	neglt	r3, r3
 8008b22:	f042 0202 	orrlt.w	r2, r2, #2
 8008b26:	9307      	strge	r3, [sp, #28]
 8008b28:	9307      	strlt	r3, [sp, #28]
 8008b2a:	bfb8      	it	lt
 8008b2c:	9204      	strlt	r2, [sp, #16]
 8008b2e:	7823      	ldrb	r3, [r4, #0]
 8008b30:	2b2e      	cmp	r3, #46	; 0x2e
 8008b32:	d10c      	bne.n	8008b4e <_vfiprintf_r+0x176>
 8008b34:	7863      	ldrb	r3, [r4, #1]
 8008b36:	2b2a      	cmp	r3, #42	; 0x2a
 8008b38:	d135      	bne.n	8008ba6 <_vfiprintf_r+0x1ce>
 8008b3a:	9b03      	ldr	r3, [sp, #12]
 8008b3c:	1d1a      	adds	r2, r3, #4
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	9203      	str	r2, [sp, #12]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	bfb8      	it	lt
 8008b46:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b4a:	3402      	adds	r4, #2
 8008b4c:	9305      	str	r3, [sp, #20]
 8008b4e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008c34 <_vfiprintf_r+0x25c>
 8008b52:	7821      	ldrb	r1, [r4, #0]
 8008b54:	2203      	movs	r2, #3
 8008b56:	4650      	mov	r0, sl
 8008b58:	f7f7 fb42 	bl	80001e0 <memchr>
 8008b5c:	b140      	cbz	r0, 8008b70 <_vfiprintf_r+0x198>
 8008b5e:	2340      	movs	r3, #64	; 0x40
 8008b60:	eba0 000a 	sub.w	r0, r0, sl
 8008b64:	fa03 f000 	lsl.w	r0, r3, r0
 8008b68:	9b04      	ldr	r3, [sp, #16]
 8008b6a:	4303      	orrs	r3, r0
 8008b6c:	3401      	adds	r4, #1
 8008b6e:	9304      	str	r3, [sp, #16]
 8008b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b74:	482c      	ldr	r0, [pc, #176]	; (8008c28 <_vfiprintf_r+0x250>)
 8008b76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b7a:	2206      	movs	r2, #6
 8008b7c:	f7f7 fb30 	bl	80001e0 <memchr>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d03f      	beq.n	8008c04 <_vfiprintf_r+0x22c>
 8008b84:	4b29      	ldr	r3, [pc, #164]	; (8008c2c <_vfiprintf_r+0x254>)
 8008b86:	bb1b      	cbnz	r3, 8008bd0 <_vfiprintf_r+0x1f8>
 8008b88:	9b03      	ldr	r3, [sp, #12]
 8008b8a:	3307      	adds	r3, #7
 8008b8c:	f023 0307 	bic.w	r3, r3, #7
 8008b90:	3308      	adds	r3, #8
 8008b92:	9303      	str	r3, [sp, #12]
 8008b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b96:	443b      	add	r3, r7
 8008b98:	9309      	str	r3, [sp, #36]	; 0x24
 8008b9a:	e767      	b.n	8008a6c <_vfiprintf_r+0x94>
 8008b9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ba0:	460c      	mov	r4, r1
 8008ba2:	2001      	movs	r0, #1
 8008ba4:	e7a5      	b.n	8008af2 <_vfiprintf_r+0x11a>
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	3401      	adds	r4, #1
 8008baa:	9305      	str	r3, [sp, #20]
 8008bac:	4619      	mov	r1, r3
 8008bae:	f04f 0c0a 	mov.w	ip, #10
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bb8:	3a30      	subs	r2, #48	; 0x30
 8008bba:	2a09      	cmp	r2, #9
 8008bbc:	d903      	bls.n	8008bc6 <_vfiprintf_r+0x1ee>
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d0c5      	beq.n	8008b4e <_vfiprintf_r+0x176>
 8008bc2:	9105      	str	r1, [sp, #20]
 8008bc4:	e7c3      	b.n	8008b4e <_vfiprintf_r+0x176>
 8008bc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bca:	4604      	mov	r4, r0
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e7f0      	b.n	8008bb2 <_vfiprintf_r+0x1da>
 8008bd0:	ab03      	add	r3, sp, #12
 8008bd2:	9300      	str	r3, [sp, #0]
 8008bd4:	462a      	mov	r2, r5
 8008bd6:	4b16      	ldr	r3, [pc, #88]	; (8008c30 <_vfiprintf_r+0x258>)
 8008bd8:	a904      	add	r1, sp, #16
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f7fd fc8a 	bl	80064f4 <_printf_float>
 8008be0:	4607      	mov	r7, r0
 8008be2:	1c78      	adds	r0, r7, #1
 8008be4:	d1d6      	bne.n	8008b94 <_vfiprintf_r+0x1bc>
 8008be6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008be8:	07d9      	lsls	r1, r3, #31
 8008bea:	d405      	bmi.n	8008bf8 <_vfiprintf_r+0x220>
 8008bec:	89ab      	ldrh	r3, [r5, #12]
 8008bee:	059a      	lsls	r2, r3, #22
 8008bf0:	d402      	bmi.n	8008bf8 <_vfiprintf_r+0x220>
 8008bf2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008bf4:	f7ff f9d0 	bl	8007f98 <__retarget_lock_release_recursive>
 8008bf8:	89ab      	ldrh	r3, [r5, #12]
 8008bfa:	065b      	lsls	r3, r3, #25
 8008bfc:	f53f af12 	bmi.w	8008a24 <_vfiprintf_r+0x4c>
 8008c00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c02:	e711      	b.n	8008a28 <_vfiprintf_r+0x50>
 8008c04:	ab03      	add	r3, sp, #12
 8008c06:	9300      	str	r3, [sp, #0]
 8008c08:	462a      	mov	r2, r5
 8008c0a:	4b09      	ldr	r3, [pc, #36]	; (8008c30 <_vfiprintf_r+0x258>)
 8008c0c:	a904      	add	r1, sp, #16
 8008c0e:	4630      	mov	r0, r6
 8008c10:	f7fd ff14 	bl	8006a3c <_printf_i>
 8008c14:	e7e4      	b.n	8008be0 <_vfiprintf_r+0x208>
 8008c16:	bf00      	nop
 8008c18:	0800a2d0 	.word	0x0800a2d0
 8008c1c:	0800a2f0 	.word	0x0800a2f0
 8008c20:	0800a2b0 	.word	0x0800a2b0
 8008c24:	0800a46c 	.word	0x0800a46c
 8008c28:	0800a476 	.word	0x0800a476
 8008c2c:	080064f5 	.word	0x080064f5
 8008c30:	080089b3 	.word	0x080089b3
 8008c34:	0800a472 	.word	0x0800a472

08008c38 <_sbrk_r>:
 8008c38:	b538      	push	{r3, r4, r5, lr}
 8008c3a:	4d06      	ldr	r5, [pc, #24]	; (8008c54 <_sbrk_r+0x1c>)
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	4604      	mov	r4, r0
 8008c40:	4608      	mov	r0, r1
 8008c42:	602b      	str	r3, [r5, #0]
 8008c44:	f7f9 f8f2 	bl	8001e2c <_sbrk>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d102      	bne.n	8008c52 <_sbrk_r+0x1a>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	b103      	cbz	r3, 8008c52 <_sbrk_r+0x1a>
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	20000334 	.word	0x20000334

08008c58 <__sread>:
 8008c58:	b510      	push	{r4, lr}
 8008c5a:	460c      	mov	r4, r1
 8008c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c60:	f000 f8e2 	bl	8008e28 <_read_r>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	bfab      	itete	ge
 8008c68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c6a:	89a3      	ldrhlt	r3, [r4, #12]
 8008c6c:	181b      	addge	r3, r3, r0
 8008c6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c72:	bfac      	ite	ge
 8008c74:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c76:	81a3      	strhlt	r3, [r4, #12]
 8008c78:	bd10      	pop	{r4, pc}

08008c7a <__swrite>:
 8008c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c7e:	461f      	mov	r7, r3
 8008c80:	898b      	ldrh	r3, [r1, #12]
 8008c82:	05db      	lsls	r3, r3, #23
 8008c84:	4605      	mov	r5, r0
 8008c86:	460c      	mov	r4, r1
 8008c88:	4616      	mov	r6, r2
 8008c8a:	d505      	bpl.n	8008c98 <__swrite+0x1e>
 8008c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c90:	2302      	movs	r3, #2
 8008c92:	2200      	movs	r2, #0
 8008c94:	f000 f898 	bl	8008dc8 <_lseek_r>
 8008c98:	89a3      	ldrh	r3, [r4, #12]
 8008c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ca2:	81a3      	strh	r3, [r4, #12]
 8008ca4:	4632      	mov	r2, r6
 8008ca6:	463b      	mov	r3, r7
 8008ca8:	4628      	mov	r0, r5
 8008caa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cae:	f000 b817 	b.w	8008ce0 <_write_r>

08008cb2 <__sseek>:
 8008cb2:	b510      	push	{r4, lr}
 8008cb4:	460c      	mov	r4, r1
 8008cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cba:	f000 f885 	bl	8008dc8 <_lseek_r>
 8008cbe:	1c43      	adds	r3, r0, #1
 8008cc0:	89a3      	ldrh	r3, [r4, #12]
 8008cc2:	bf15      	itete	ne
 8008cc4:	6560      	strne	r0, [r4, #84]	; 0x54
 8008cc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008cca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008cce:	81a3      	strheq	r3, [r4, #12]
 8008cd0:	bf18      	it	ne
 8008cd2:	81a3      	strhne	r3, [r4, #12]
 8008cd4:	bd10      	pop	{r4, pc}

08008cd6 <__sclose>:
 8008cd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cda:	f000 b831 	b.w	8008d40 <_close_r>
	...

08008ce0 <_write_r>:
 8008ce0:	b538      	push	{r3, r4, r5, lr}
 8008ce2:	4d07      	ldr	r5, [pc, #28]	; (8008d00 <_write_r+0x20>)
 8008ce4:	4604      	mov	r4, r0
 8008ce6:	4608      	mov	r0, r1
 8008ce8:	4611      	mov	r1, r2
 8008cea:	2200      	movs	r2, #0
 8008cec:	602a      	str	r2, [r5, #0]
 8008cee:	461a      	mov	r2, r3
 8008cf0:	f7f8 fa92 	bl	8001218 <_write>
 8008cf4:	1c43      	adds	r3, r0, #1
 8008cf6:	d102      	bne.n	8008cfe <_write_r+0x1e>
 8008cf8:	682b      	ldr	r3, [r5, #0]
 8008cfa:	b103      	cbz	r3, 8008cfe <_write_r+0x1e>
 8008cfc:	6023      	str	r3, [r4, #0]
 8008cfe:	bd38      	pop	{r3, r4, r5, pc}
 8008d00:	20000334 	.word	0x20000334

08008d04 <__assert_func>:
 8008d04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d06:	4614      	mov	r4, r2
 8008d08:	461a      	mov	r2, r3
 8008d0a:	4b09      	ldr	r3, [pc, #36]	; (8008d30 <__assert_func+0x2c>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4605      	mov	r5, r0
 8008d10:	68d8      	ldr	r0, [r3, #12]
 8008d12:	b14c      	cbz	r4, 8008d28 <__assert_func+0x24>
 8008d14:	4b07      	ldr	r3, [pc, #28]	; (8008d34 <__assert_func+0x30>)
 8008d16:	9100      	str	r1, [sp, #0]
 8008d18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d1c:	4906      	ldr	r1, [pc, #24]	; (8008d38 <__assert_func+0x34>)
 8008d1e:	462b      	mov	r3, r5
 8008d20:	f000 f81e 	bl	8008d60 <fiprintf>
 8008d24:	f000 f89f 	bl	8008e66 <abort>
 8008d28:	4b04      	ldr	r3, [pc, #16]	; (8008d3c <__assert_func+0x38>)
 8008d2a:	461c      	mov	r4, r3
 8008d2c:	e7f3      	b.n	8008d16 <__assert_func+0x12>
 8008d2e:	bf00      	nop
 8008d30:	20000010 	.word	0x20000010
 8008d34:	0800a47d 	.word	0x0800a47d
 8008d38:	0800a48a 	.word	0x0800a48a
 8008d3c:	0800a4b8 	.word	0x0800a4b8

08008d40 <_close_r>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	4d06      	ldr	r5, [pc, #24]	; (8008d5c <_close_r+0x1c>)
 8008d44:	2300      	movs	r3, #0
 8008d46:	4604      	mov	r4, r0
 8008d48:	4608      	mov	r0, r1
 8008d4a:	602b      	str	r3, [r5, #0]
 8008d4c:	f7f9 f839 	bl	8001dc2 <_close>
 8008d50:	1c43      	adds	r3, r0, #1
 8008d52:	d102      	bne.n	8008d5a <_close_r+0x1a>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	b103      	cbz	r3, 8008d5a <_close_r+0x1a>
 8008d58:	6023      	str	r3, [r4, #0]
 8008d5a:	bd38      	pop	{r3, r4, r5, pc}
 8008d5c:	20000334 	.word	0x20000334

08008d60 <fiprintf>:
 8008d60:	b40e      	push	{r1, r2, r3}
 8008d62:	b503      	push	{r0, r1, lr}
 8008d64:	4601      	mov	r1, r0
 8008d66:	ab03      	add	r3, sp, #12
 8008d68:	4805      	ldr	r0, [pc, #20]	; (8008d80 <fiprintf+0x20>)
 8008d6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d6e:	6800      	ldr	r0, [r0, #0]
 8008d70:	9301      	str	r3, [sp, #4]
 8008d72:	f7ff fe31 	bl	80089d8 <_vfiprintf_r>
 8008d76:	b002      	add	sp, #8
 8008d78:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d7c:	b003      	add	sp, #12
 8008d7e:	4770      	bx	lr
 8008d80:	20000010 	.word	0x20000010

08008d84 <_fstat_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4d07      	ldr	r5, [pc, #28]	; (8008da4 <_fstat_r+0x20>)
 8008d88:	2300      	movs	r3, #0
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	4608      	mov	r0, r1
 8008d8e:	4611      	mov	r1, r2
 8008d90:	602b      	str	r3, [r5, #0]
 8008d92:	f7f9 f822 	bl	8001dda <_fstat>
 8008d96:	1c43      	adds	r3, r0, #1
 8008d98:	d102      	bne.n	8008da0 <_fstat_r+0x1c>
 8008d9a:	682b      	ldr	r3, [r5, #0]
 8008d9c:	b103      	cbz	r3, 8008da0 <_fstat_r+0x1c>
 8008d9e:	6023      	str	r3, [r4, #0]
 8008da0:	bd38      	pop	{r3, r4, r5, pc}
 8008da2:	bf00      	nop
 8008da4:	20000334 	.word	0x20000334

08008da8 <_isatty_r>:
 8008da8:	b538      	push	{r3, r4, r5, lr}
 8008daa:	4d06      	ldr	r5, [pc, #24]	; (8008dc4 <_isatty_r+0x1c>)
 8008dac:	2300      	movs	r3, #0
 8008dae:	4604      	mov	r4, r0
 8008db0:	4608      	mov	r0, r1
 8008db2:	602b      	str	r3, [r5, #0]
 8008db4:	f7f9 f821 	bl	8001dfa <_isatty>
 8008db8:	1c43      	adds	r3, r0, #1
 8008dba:	d102      	bne.n	8008dc2 <_isatty_r+0x1a>
 8008dbc:	682b      	ldr	r3, [r5, #0]
 8008dbe:	b103      	cbz	r3, 8008dc2 <_isatty_r+0x1a>
 8008dc0:	6023      	str	r3, [r4, #0]
 8008dc2:	bd38      	pop	{r3, r4, r5, pc}
 8008dc4:	20000334 	.word	0x20000334

08008dc8 <_lseek_r>:
 8008dc8:	b538      	push	{r3, r4, r5, lr}
 8008dca:	4d07      	ldr	r5, [pc, #28]	; (8008de8 <_lseek_r+0x20>)
 8008dcc:	4604      	mov	r4, r0
 8008dce:	4608      	mov	r0, r1
 8008dd0:	4611      	mov	r1, r2
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	602a      	str	r2, [r5, #0]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	f7f9 f81a 	bl	8001e10 <_lseek>
 8008ddc:	1c43      	adds	r3, r0, #1
 8008dde:	d102      	bne.n	8008de6 <_lseek_r+0x1e>
 8008de0:	682b      	ldr	r3, [r5, #0]
 8008de2:	b103      	cbz	r3, 8008de6 <_lseek_r+0x1e>
 8008de4:	6023      	str	r3, [r4, #0]
 8008de6:	bd38      	pop	{r3, r4, r5, pc}
 8008de8:	20000334 	.word	0x20000334

08008dec <__ascii_mbtowc>:
 8008dec:	b082      	sub	sp, #8
 8008dee:	b901      	cbnz	r1, 8008df2 <__ascii_mbtowc+0x6>
 8008df0:	a901      	add	r1, sp, #4
 8008df2:	b142      	cbz	r2, 8008e06 <__ascii_mbtowc+0x1a>
 8008df4:	b14b      	cbz	r3, 8008e0a <__ascii_mbtowc+0x1e>
 8008df6:	7813      	ldrb	r3, [r2, #0]
 8008df8:	600b      	str	r3, [r1, #0]
 8008dfa:	7812      	ldrb	r2, [r2, #0]
 8008dfc:	1e10      	subs	r0, r2, #0
 8008dfe:	bf18      	it	ne
 8008e00:	2001      	movne	r0, #1
 8008e02:	b002      	add	sp, #8
 8008e04:	4770      	bx	lr
 8008e06:	4610      	mov	r0, r2
 8008e08:	e7fb      	b.n	8008e02 <__ascii_mbtowc+0x16>
 8008e0a:	f06f 0001 	mvn.w	r0, #1
 8008e0e:	e7f8      	b.n	8008e02 <__ascii_mbtowc+0x16>

08008e10 <__malloc_lock>:
 8008e10:	4801      	ldr	r0, [pc, #4]	; (8008e18 <__malloc_lock+0x8>)
 8008e12:	f7ff b8c0 	b.w	8007f96 <__retarget_lock_acquire_recursive>
 8008e16:	bf00      	nop
 8008e18:	20000328 	.word	0x20000328

08008e1c <__malloc_unlock>:
 8008e1c:	4801      	ldr	r0, [pc, #4]	; (8008e24 <__malloc_unlock+0x8>)
 8008e1e:	f7ff b8bb 	b.w	8007f98 <__retarget_lock_release_recursive>
 8008e22:	bf00      	nop
 8008e24:	20000328 	.word	0x20000328

08008e28 <_read_r>:
 8008e28:	b538      	push	{r3, r4, r5, lr}
 8008e2a:	4d07      	ldr	r5, [pc, #28]	; (8008e48 <_read_r+0x20>)
 8008e2c:	4604      	mov	r4, r0
 8008e2e:	4608      	mov	r0, r1
 8008e30:	4611      	mov	r1, r2
 8008e32:	2200      	movs	r2, #0
 8008e34:	602a      	str	r2, [r5, #0]
 8008e36:	461a      	mov	r2, r3
 8008e38:	f7f8 ffa6 	bl	8001d88 <_read>
 8008e3c:	1c43      	adds	r3, r0, #1
 8008e3e:	d102      	bne.n	8008e46 <_read_r+0x1e>
 8008e40:	682b      	ldr	r3, [r5, #0]
 8008e42:	b103      	cbz	r3, 8008e46 <_read_r+0x1e>
 8008e44:	6023      	str	r3, [r4, #0]
 8008e46:	bd38      	pop	{r3, r4, r5, pc}
 8008e48:	20000334 	.word	0x20000334

08008e4c <__ascii_wctomb>:
 8008e4c:	b149      	cbz	r1, 8008e62 <__ascii_wctomb+0x16>
 8008e4e:	2aff      	cmp	r2, #255	; 0xff
 8008e50:	bf85      	ittet	hi
 8008e52:	238a      	movhi	r3, #138	; 0x8a
 8008e54:	6003      	strhi	r3, [r0, #0]
 8008e56:	700a      	strbls	r2, [r1, #0]
 8008e58:	f04f 30ff 	movhi.w	r0, #4294967295
 8008e5c:	bf98      	it	ls
 8008e5e:	2001      	movls	r0, #1
 8008e60:	4770      	bx	lr
 8008e62:	4608      	mov	r0, r1
 8008e64:	4770      	bx	lr

08008e66 <abort>:
 8008e66:	b508      	push	{r3, lr}
 8008e68:	2006      	movs	r0, #6
 8008e6a:	f000 f82b 	bl	8008ec4 <raise>
 8008e6e:	2001      	movs	r0, #1
 8008e70:	f7f8 ff80 	bl	8001d74 <_exit>

08008e74 <_raise_r>:
 8008e74:	291f      	cmp	r1, #31
 8008e76:	b538      	push	{r3, r4, r5, lr}
 8008e78:	4604      	mov	r4, r0
 8008e7a:	460d      	mov	r5, r1
 8008e7c:	d904      	bls.n	8008e88 <_raise_r+0x14>
 8008e7e:	2316      	movs	r3, #22
 8008e80:	6003      	str	r3, [r0, #0]
 8008e82:	f04f 30ff 	mov.w	r0, #4294967295
 8008e86:	bd38      	pop	{r3, r4, r5, pc}
 8008e88:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008e8a:	b112      	cbz	r2, 8008e92 <_raise_r+0x1e>
 8008e8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e90:	b94b      	cbnz	r3, 8008ea6 <_raise_r+0x32>
 8008e92:	4620      	mov	r0, r4
 8008e94:	f000 f830 	bl	8008ef8 <_getpid_r>
 8008e98:	462a      	mov	r2, r5
 8008e9a:	4601      	mov	r1, r0
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ea2:	f000 b817 	b.w	8008ed4 <_kill_r>
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d00a      	beq.n	8008ec0 <_raise_r+0x4c>
 8008eaa:	1c59      	adds	r1, r3, #1
 8008eac:	d103      	bne.n	8008eb6 <_raise_r+0x42>
 8008eae:	2316      	movs	r3, #22
 8008eb0:	6003      	str	r3, [r0, #0]
 8008eb2:	2001      	movs	r0, #1
 8008eb4:	e7e7      	b.n	8008e86 <_raise_r+0x12>
 8008eb6:	2400      	movs	r4, #0
 8008eb8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ebc:	4628      	mov	r0, r5
 8008ebe:	4798      	blx	r3
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	e7e0      	b.n	8008e86 <_raise_r+0x12>

08008ec4 <raise>:
 8008ec4:	4b02      	ldr	r3, [pc, #8]	; (8008ed0 <raise+0xc>)
 8008ec6:	4601      	mov	r1, r0
 8008ec8:	6818      	ldr	r0, [r3, #0]
 8008eca:	f7ff bfd3 	b.w	8008e74 <_raise_r>
 8008ece:	bf00      	nop
 8008ed0:	20000010 	.word	0x20000010

08008ed4 <_kill_r>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4d07      	ldr	r5, [pc, #28]	; (8008ef4 <_kill_r+0x20>)
 8008ed8:	2300      	movs	r3, #0
 8008eda:	4604      	mov	r4, r0
 8008edc:	4608      	mov	r0, r1
 8008ede:	4611      	mov	r1, r2
 8008ee0:	602b      	str	r3, [r5, #0]
 8008ee2:	f7f8 ff37 	bl	8001d54 <_kill>
 8008ee6:	1c43      	adds	r3, r0, #1
 8008ee8:	d102      	bne.n	8008ef0 <_kill_r+0x1c>
 8008eea:	682b      	ldr	r3, [r5, #0]
 8008eec:	b103      	cbz	r3, 8008ef0 <_kill_r+0x1c>
 8008eee:	6023      	str	r3, [r4, #0]
 8008ef0:	bd38      	pop	{r3, r4, r5, pc}
 8008ef2:	bf00      	nop
 8008ef4:	20000334 	.word	0x20000334

08008ef8 <_getpid_r>:
 8008ef8:	f7f8 bf24 	b.w	8001d44 <_getpid>
 8008efc:	0000      	movs	r0, r0
	...

08008f00 <atan>:
 8008f00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f04:	ec55 4b10 	vmov	r4, r5, d0
 8008f08:	4bc3      	ldr	r3, [pc, #780]	; (8009218 <atan+0x318>)
 8008f0a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008f0e:	429e      	cmp	r6, r3
 8008f10:	46ab      	mov	fp, r5
 8008f12:	dd18      	ble.n	8008f46 <atan+0x46>
 8008f14:	4bc1      	ldr	r3, [pc, #772]	; (800921c <atan+0x31c>)
 8008f16:	429e      	cmp	r6, r3
 8008f18:	dc01      	bgt.n	8008f1e <atan+0x1e>
 8008f1a:	d109      	bne.n	8008f30 <atan+0x30>
 8008f1c:	b144      	cbz	r4, 8008f30 <atan+0x30>
 8008f1e:	4622      	mov	r2, r4
 8008f20:	462b      	mov	r3, r5
 8008f22:	4620      	mov	r0, r4
 8008f24:	4629      	mov	r1, r5
 8008f26:	f7f7 f9b1 	bl	800028c <__adddf3>
 8008f2a:	4604      	mov	r4, r0
 8008f2c:	460d      	mov	r5, r1
 8008f2e:	e006      	b.n	8008f3e <atan+0x3e>
 8008f30:	f1bb 0f00 	cmp.w	fp, #0
 8008f34:	f300 8131 	bgt.w	800919a <atan+0x29a>
 8008f38:	a59b      	add	r5, pc, #620	; (adr r5, 80091a8 <atan+0x2a8>)
 8008f3a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008f3e:	ec45 4b10 	vmov	d0, r4, r5
 8008f42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f46:	4bb6      	ldr	r3, [pc, #728]	; (8009220 <atan+0x320>)
 8008f48:	429e      	cmp	r6, r3
 8008f4a:	dc14      	bgt.n	8008f76 <atan+0x76>
 8008f4c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008f50:	429e      	cmp	r6, r3
 8008f52:	dc0d      	bgt.n	8008f70 <atan+0x70>
 8008f54:	a396      	add	r3, pc, #600	; (adr r3, 80091b0 <atan+0x2b0>)
 8008f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f5a:	ee10 0a10 	vmov	r0, s0
 8008f5e:	4629      	mov	r1, r5
 8008f60:	f7f7 f994 	bl	800028c <__adddf3>
 8008f64:	4baf      	ldr	r3, [pc, #700]	; (8009224 <atan+0x324>)
 8008f66:	2200      	movs	r2, #0
 8008f68:	f7f7 fdd6 	bl	8000b18 <__aeabi_dcmpgt>
 8008f6c:	2800      	cmp	r0, #0
 8008f6e:	d1e6      	bne.n	8008f3e <atan+0x3e>
 8008f70:	f04f 3aff 	mov.w	sl, #4294967295
 8008f74:	e02b      	b.n	8008fce <atan+0xce>
 8008f76:	f000 f963 	bl	8009240 <fabs>
 8008f7a:	4bab      	ldr	r3, [pc, #684]	; (8009228 <atan+0x328>)
 8008f7c:	429e      	cmp	r6, r3
 8008f7e:	ec55 4b10 	vmov	r4, r5, d0
 8008f82:	f300 80bf 	bgt.w	8009104 <atan+0x204>
 8008f86:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008f8a:	429e      	cmp	r6, r3
 8008f8c:	f300 80a0 	bgt.w	80090d0 <atan+0x1d0>
 8008f90:	ee10 2a10 	vmov	r2, s0
 8008f94:	ee10 0a10 	vmov	r0, s0
 8008f98:	462b      	mov	r3, r5
 8008f9a:	4629      	mov	r1, r5
 8008f9c:	f7f7 f976 	bl	800028c <__adddf3>
 8008fa0:	4ba0      	ldr	r3, [pc, #640]	; (8009224 <atan+0x324>)
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f7f7 f970 	bl	8000288 <__aeabi_dsub>
 8008fa8:	2200      	movs	r2, #0
 8008faa:	4606      	mov	r6, r0
 8008fac:	460f      	mov	r7, r1
 8008fae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	4629      	mov	r1, r5
 8008fb6:	f7f7 f969 	bl	800028c <__adddf3>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	460b      	mov	r3, r1
 8008fbe:	4630      	mov	r0, r6
 8008fc0:	4639      	mov	r1, r7
 8008fc2:	f7f7 fc43 	bl	800084c <__aeabi_ddiv>
 8008fc6:	f04f 0a00 	mov.w	sl, #0
 8008fca:	4604      	mov	r4, r0
 8008fcc:	460d      	mov	r5, r1
 8008fce:	4622      	mov	r2, r4
 8008fd0:	462b      	mov	r3, r5
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	4629      	mov	r1, r5
 8008fd6:	f7f7 fb0f 	bl	80005f8 <__aeabi_dmul>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	460b      	mov	r3, r1
 8008fde:	4680      	mov	r8, r0
 8008fe0:	4689      	mov	r9, r1
 8008fe2:	f7f7 fb09 	bl	80005f8 <__aeabi_dmul>
 8008fe6:	a374      	add	r3, pc, #464	; (adr r3, 80091b8 <atan+0x2b8>)
 8008fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fec:	4606      	mov	r6, r0
 8008fee:	460f      	mov	r7, r1
 8008ff0:	f7f7 fb02 	bl	80005f8 <__aeabi_dmul>
 8008ff4:	a372      	add	r3, pc, #456	; (adr r3, 80091c0 <atan+0x2c0>)
 8008ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffa:	f7f7 f947 	bl	800028c <__adddf3>
 8008ffe:	4632      	mov	r2, r6
 8009000:	463b      	mov	r3, r7
 8009002:	f7f7 faf9 	bl	80005f8 <__aeabi_dmul>
 8009006:	a370      	add	r3, pc, #448	; (adr r3, 80091c8 <atan+0x2c8>)
 8009008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800900c:	f7f7 f93e 	bl	800028c <__adddf3>
 8009010:	4632      	mov	r2, r6
 8009012:	463b      	mov	r3, r7
 8009014:	f7f7 faf0 	bl	80005f8 <__aeabi_dmul>
 8009018:	a36d      	add	r3, pc, #436	; (adr r3, 80091d0 <atan+0x2d0>)
 800901a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901e:	f7f7 f935 	bl	800028c <__adddf3>
 8009022:	4632      	mov	r2, r6
 8009024:	463b      	mov	r3, r7
 8009026:	f7f7 fae7 	bl	80005f8 <__aeabi_dmul>
 800902a:	a36b      	add	r3, pc, #428	; (adr r3, 80091d8 <atan+0x2d8>)
 800902c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009030:	f7f7 f92c 	bl	800028c <__adddf3>
 8009034:	4632      	mov	r2, r6
 8009036:	463b      	mov	r3, r7
 8009038:	f7f7 fade 	bl	80005f8 <__aeabi_dmul>
 800903c:	a368      	add	r3, pc, #416	; (adr r3, 80091e0 <atan+0x2e0>)
 800903e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009042:	f7f7 f923 	bl	800028c <__adddf3>
 8009046:	4642      	mov	r2, r8
 8009048:	464b      	mov	r3, r9
 800904a:	f7f7 fad5 	bl	80005f8 <__aeabi_dmul>
 800904e:	a366      	add	r3, pc, #408	; (adr r3, 80091e8 <atan+0x2e8>)
 8009050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009054:	4680      	mov	r8, r0
 8009056:	4689      	mov	r9, r1
 8009058:	4630      	mov	r0, r6
 800905a:	4639      	mov	r1, r7
 800905c:	f7f7 facc 	bl	80005f8 <__aeabi_dmul>
 8009060:	a363      	add	r3, pc, #396	; (adr r3, 80091f0 <atan+0x2f0>)
 8009062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009066:	f7f7 f90f 	bl	8000288 <__aeabi_dsub>
 800906a:	4632      	mov	r2, r6
 800906c:	463b      	mov	r3, r7
 800906e:	f7f7 fac3 	bl	80005f8 <__aeabi_dmul>
 8009072:	a361      	add	r3, pc, #388	; (adr r3, 80091f8 <atan+0x2f8>)
 8009074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009078:	f7f7 f906 	bl	8000288 <__aeabi_dsub>
 800907c:	4632      	mov	r2, r6
 800907e:	463b      	mov	r3, r7
 8009080:	f7f7 faba 	bl	80005f8 <__aeabi_dmul>
 8009084:	a35e      	add	r3, pc, #376	; (adr r3, 8009200 <atan+0x300>)
 8009086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908a:	f7f7 f8fd 	bl	8000288 <__aeabi_dsub>
 800908e:	4632      	mov	r2, r6
 8009090:	463b      	mov	r3, r7
 8009092:	f7f7 fab1 	bl	80005f8 <__aeabi_dmul>
 8009096:	a35c      	add	r3, pc, #368	; (adr r3, 8009208 <atan+0x308>)
 8009098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909c:	f7f7 f8f4 	bl	8000288 <__aeabi_dsub>
 80090a0:	4632      	mov	r2, r6
 80090a2:	463b      	mov	r3, r7
 80090a4:	f7f7 faa8 	bl	80005f8 <__aeabi_dmul>
 80090a8:	4602      	mov	r2, r0
 80090aa:	460b      	mov	r3, r1
 80090ac:	4640      	mov	r0, r8
 80090ae:	4649      	mov	r1, r9
 80090b0:	f7f7 f8ec 	bl	800028c <__adddf3>
 80090b4:	4622      	mov	r2, r4
 80090b6:	462b      	mov	r3, r5
 80090b8:	f7f7 fa9e 	bl	80005f8 <__aeabi_dmul>
 80090bc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80090c0:	4602      	mov	r2, r0
 80090c2:	460b      	mov	r3, r1
 80090c4:	d14b      	bne.n	800915e <atan+0x25e>
 80090c6:	4620      	mov	r0, r4
 80090c8:	4629      	mov	r1, r5
 80090ca:	f7f7 f8dd 	bl	8000288 <__aeabi_dsub>
 80090ce:	e72c      	b.n	8008f2a <atan+0x2a>
 80090d0:	ee10 0a10 	vmov	r0, s0
 80090d4:	4b53      	ldr	r3, [pc, #332]	; (8009224 <atan+0x324>)
 80090d6:	2200      	movs	r2, #0
 80090d8:	4629      	mov	r1, r5
 80090da:	f7f7 f8d5 	bl	8000288 <__aeabi_dsub>
 80090de:	4b51      	ldr	r3, [pc, #324]	; (8009224 <atan+0x324>)
 80090e0:	4606      	mov	r6, r0
 80090e2:	460f      	mov	r7, r1
 80090e4:	2200      	movs	r2, #0
 80090e6:	4620      	mov	r0, r4
 80090e8:	4629      	mov	r1, r5
 80090ea:	f7f7 f8cf 	bl	800028c <__adddf3>
 80090ee:	4602      	mov	r2, r0
 80090f0:	460b      	mov	r3, r1
 80090f2:	4630      	mov	r0, r6
 80090f4:	4639      	mov	r1, r7
 80090f6:	f7f7 fba9 	bl	800084c <__aeabi_ddiv>
 80090fa:	f04f 0a01 	mov.w	sl, #1
 80090fe:	4604      	mov	r4, r0
 8009100:	460d      	mov	r5, r1
 8009102:	e764      	b.n	8008fce <atan+0xce>
 8009104:	4b49      	ldr	r3, [pc, #292]	; (800922c <atan+0x32c>)
 8009106:	429e      	cmp	r6, r3
 8009108:	da1d      	bge.n	8009146 <atan+0x246>
 800910a:	ee10 0a10 	vmov	r0, s0
 800910e:	4b48      	ldr	r3, [pc, #288]	; (8009230 <atan+0x330>)
 8009110:	2200      	movs	r2, #0
 8009112:	4629      	mov	r1, r5
 8009114:	f7f7 f8b8 	bl	8000288 <__aeabi_dsub>
 8009118:	4b45      	ldr	r3, [pc, #276]	; (8009230 <atan+0x330>)
 800911a:	4606      	mov	r6, r0
 800911c:	460f      	mov	r7, r1
 800911e:	2200      	movs	r2, #0
 8009120:	4620      	mov	r0, r4
 8009122:	4629      	mov	r1, r5
 8009124:	f7f7 fa68 	bl	80005f8 <__aeabi_dmul>
 8009128:	4b3e      	ldr	r3, [pc, #248]	; (8009224 <atan+0x324>)
 800912a:	2200      	movs	r2, #0
 800912c:	f7f7 f8ae 	bl	800028c <__adddf3>
 8009130:	4602      	mov	r2, r0
 8009132:	460b      	mov	r3, r1
 8009134:	4630      	mov	r0, r6
 8009136:	4639      	mov	r1, r7
 8009138:	f7f7 fb88 	bl	800084c <__aeabi_ddiv>
 800913c:	f04f 0a02 	mov.w	sl, #2
 8009140:	4604      	mov	r4, r0
 8009142:	460d      	mov	r5, r1
 8009144:	e743      	b.n	8008fce <atan+0xce>
 8009146:	462b      	mov	r3, r5
 8009148:	ee10 2a10 	vmov	r2, s0
 800914c:	4939      	ldr	r1, [pc, #228]	; (8009234 <atan+0x334>)
 800914e:	2000      	movs	r0, #0
 8009150:	f7f7 fb7c 	bl	800084c <__aeabi_ddiv>
 8009154:	f04f 0a03 	mov.w	sl, #3
 8009158:	4604      	mov	r4, r0
 800915a:	460d      	mov	r5, r1
 800915c:	e737      	b.n	8008fce <atan+0xce>
 800915e:	4b36      	ldr	r3, [pc, #216]	; (8009238 <atan+0x338>)
 8009160:	4e36      	ldr	r6, [pc, #216]	; (800923c <atan+0x33c>)
 8009162:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009166:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800916a:	e9da 2300 	ldrd	r2, r3, [sl]
 800916e:	f7f7 f88b 	bl	8000288 <__aeabi_dsub>
 8009172:	4622      	mov	r2, r4
 8009174:	462b      	mov	r3, r5
 8009176:	f7f7 f887 	bl	8000288 <__aeabi_dsub>
 800917a:	4602      	mov	r2, r0
 800917c:	460b      	mov	r3, r1
 800917e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009182:	f7f7 f881 	bl	8000288 <__aeabi_dsub>
 8009186:	f1bb 0f00 	cmp.w	fp, #0
 800918a:	4604      	mov	r4, r0
 800918c:	460d      	mov	r5, r1
 800918e:	f6bf aed6 	bge.w	8008f3e <atan+0x3e>
 8009192:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009196:	461d      	mov	r5, r3
 8009198:	e6d1      	b.n	8008f3e <atan+0x3e>
 800919a:	a51d      	add	r5, pc, #116	; (adr r5, 8009210 <atan+0x310>)
 800919c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80091a0:	e6cd      	b.n	8008f3e <atan+0x3e>
 80091a2:	bf00      	nop
 80091a4:	f3af 8000 	nop.w
 80091a8:	54442d18 	.word	0x54442d18
 80091ac:	bff921fb 	.word	0xbff921fb
 80091b0:	8800759c 	.word	0x8800759c
 80091b4:	7e37e43c 	.word	0x7e37e43c
 80091b8:	e322da11 	.word	0xe322da11
 80091bc:	3f90ad3a 	.word	0x3f90ad3a
 80091c0:	24760deb 	.word	0x24760deb
 80091c4:	3fa97b4b 	.word	0x3fa97b4b
 80091c8:	a0d03d51 	.word	0xa0d03d51
 80091cc:	3fb10d66 	.word	0x3fb10d66
 80091d0:	c54c206e 	.word	0xc54c206e
 80091d4:	3fb745cd 	.word	0x3fb745cd
 80091d8:	920083ff 	.word	0x920083ff
 80091dc:	3fc24924 	.word	0x3fc24924
 80091e0:	5555550d 	.word	0x5555550d
 80091e4:	3fd55555 	.word	0x3fd55555
 80091e8:	2c6a6c2f 	.word	0x2c6a6c2f
 80091ec:	bfa2b444 	.word	0xbfa2b444
 80091f0:	52defd9a 	.word	0x52defd9a
 80091f4:	3fadde2d 	.word	0x3fadde2d
 80091f8:	af749a6d 	.word	0xaf749a6d
 80091fc:	3fb3b0f2 	.word	0x3fb3b0f2
 8009200:	fe231671 	.word	0xfe231671
 8009204:	3fbc71c6 	.word	0x3fbc71c6
 8009208:	9998ebc4 	.word	0x9998ebc4
 800920c:	3fc99999 	.word	0x3fc99999
 8009210:	54442d18 	.word	0x54442d18
 8009214:	3ff921fb 	.word	0x3ff921fb
 8009218:	440fffff 	.word	0x440fffff
 800921c:	7ff00000 	.word	0x7ff00000
 8009220:	3fdbffff 	.word	0x3fdbffff
 8009224:	3ff00000 	.word	0x3ff00000
 8009228:	3ff2ffff 	.word	0x3ff2ffff
 800922c:	40038000 	.word	0x40038000
 8009230:	3ff80000 	.word	0x3ff80000
 8009234:	bff00000 	.word	0xbff00000
 8009238:	0800a5e8 	.word	0x0800a5e8
 800923c:	0800a5c8 	.word	0x0800a5c8

08009240 <fabs>:
 8009240:	ec51 0b10 	vmov	r0, r1, d0
 8009244:	ee10 2a10 	vmov	r2, s0
 8009248:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800924c:	ec43 2b10 	vmov	d0, r2, r3
 8009250:	4770      	bx	lr
	...

08009254 <pow>:
 8009254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009256:	ed2d 8b02 	vpush	{d8}
 800925a:	eeb0 8a40 	vmov.f32	s16, s0
 800925e:	eef0 8a60 	vmov.f32	s17, s1
 8009262:	ec55 4b11 	vmov	r4, r5, d1
 8009266:	f000 f893 	bl	8009390 <__ieee754_pow>
 800926a:	4622      	mov	r2, r4
 800926c:	462b      	mov	r3, r5
 800926e:	4620      	mov	r0, r4
 8009270:	4629      	mov	r1, r5
 8009272:	ec57 6b10 	vmov	r6, r7, d0
 8009276:	f7f7 fc59 	bl	8000b2c <__aeabi_dcmpun>
 800927a:	2800      	cmp	r0, #0
 800927c:	d13b      	bne.n	80092f6 <pow+0xa2>
 800927e:	ec51 0b18 	vmov	r0, r1, d8
 8009282:	2200      	movs	r2, #0
 8009284:	2300      	movs	r3, #0
 8009286:	f7f7 fc1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800928a:	b1b8      	cbz	r0, 80092bc <pow+0x68>
 800928c:	2200      	movs	r2, #0
 800928e:	2300      	movs	r3, #0
 8009290:	4620      	mov	r0, r4
 8009292:	4629      	mov	r1, r5
 8009294:	f7f7 fc18 	bl	8000ac8 <__aeabi_dcmpeq>
 8009298:	2800      	cmp	r0, #0
 800929a:	d146      	bne.n	800932a <pow+0xd6>
 800929c:	ec45 4b10 	vmov	d0, r4, r5
 80092a0:	f000 fe86 	bl	8009fb0 <finite>
 80092a4:	b338      	cbz	r0, 80092f6 <pow+0xa2>
 80092a6:	2200      	movs	r2, #0
 80092a8:	2300      	movs	r3, #0
 80092aa:	4620      	mov	r0, r4
 80092ac:	4629      	mov	r1, r5
 80092ae:	f7f7 fc15 	bl	8000adc <__aeabi_dcmplt>
 80092b2:	b300      	cbz	r0, 80092f6 <pow+0xa2>
 80092b4:	f7fd f84c 	bl	8006350 <__errno>
 80092b8:	2322      	movs	r3, #34	; 0x22
 80092ba:	e01b      	b.n	80092f4 <pow+0xa0>
 80092bc:	ec47 6b10 	vmov	d0, r6, r7
 80092c0:	f000 fe76 	bl	8009fb0 <finite>
 80092c4:	b9e0      	cbnz	r0, 8009300 <pow+0xac>
 80092c6:	eeb0 0a48 	vmov.f32	s0, s16
 80092ca:	eef0 0a68 	vmov.f32	s1, s17
 80092ce:	f000 fe6f 	bl	8009fb0 <finite>
 80092d2:	b1a8      	cbz	r0, 8009300 <pow+0xac>
 80092d4:	ec45 4b10 	vmov	d0, r4, r5
 80092d8:	f000 fe6a 	bl	8009fb0 <finite>
 80092dc:	b180      	cbz	r0, 8009300 <pow+0xac>
 80092de:	4632      	mov	r2, r6
 80092e0:	463b      	mov	r3, r7
 80092e2:	4630      	mov	r0, r6
 80092e4:	4639      	mov	r1, r7
 80092e6:	f7f7 fc21 	bl	8000b2c <__aeabi_dcmpun>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	d0e2      	beq.n	80092b4 <pow+0x60>
 80092ee:	f7fd f82f 	bl	8006350 <__errno>
 80092f2:	2321      	movs	r3, #33	; 0x21
 80092f4:	6003      	str	r3, [r0, #0]
 80092f6:	ecbd 8b02 	vpop	{d8}
 80092fa:	ec47 6b10 	vmov	d0, r6, r7
 80092fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009300:	2200      	movs	r2, #0
 8009302:	2300      	movs	r3, #0
 8009304:	4630      	mov	r0, r6
 8009306:	4639      	mov	r1, r7
 8009308:	f7f7 fbde 	bl	8000ac8 <__aeabi_dcmpeq>
 800930c:	2800      	cmp	r0, #0
 800930e:	d0f2      	beq.n	80092f6 <pow+0xa2>
 8009310:	eeb0 0a48 	vmov.f32	s0, s16
 8009314:	eef0 0a68 	vmov.f32	s1, s17
 8009318:	f000 fe4a 	bl	8009fb0 <finite>
 800931c:	2800      	cmp	r0, #0
 800931e:	d0ea      	beq.n	80092f6 <pow+0xa2>
 8009320:	ec45 4b10 	vmov	d0, r4, r5
 8009324:	f000 fe44 	bl	8009fb0 <finite>
 8009328:	e7c3      	b.n	80092b2 <pow+0x5e>
 800932a:	4f01      	ldr	r7, [pc, #4]	; (8009330 <pow+0xdc>)
 800932c:	2600      	movs	r6, #0
 800932e:	e7e2      	b.n	80092f6 <pow+0xa2>
 8009330:	3ff00000 	.word	0x3ff00000

08009334 <sqrt>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	ed2d 8b02 	vpush	{d8}
 800933a:	ec55 4b10 	vmov	r4, r5, d0
 800933e:	f000 fd55 	bl	8009dec <__ieee754_sqrt>
 8009342:	4622      	mov	r2, r4
 8009344:	462b      	mov	r3, r5
 8009346:	4620      	mov	r0, r4
 8009348:	4629      	mov	r1, r5
 800934a:	eeb0 8a40 	vmov.f32	s16, s0
 800934e:	eef0 8a60 	vmov.f32	s17, s1
 8009352:	f7f7 fbeb 	bl	8000b2c <__aeabi_dcmpun>
 8009356:	b990      	cbnz	r0, 800937e <sqrt+0x4a>
 8009358:	2200      	movs	r2, #0
 800935a:	2300      	movs	r3, #0
 800935c:	4620      	mov	r0, r4
 800935e:	4629      	mov	r1, r5
 8009360:	f7f7 fbbc 	bl	8000adc <__aeabi_dcmplt>
 8009364:	b158      	cbz	r0, 800937e <sqrt+0x4a>
 8009366:	f7fc fff3 	bl	8006350 <__errno>
 800936a:	2321      	movs	r3, #33	; 0x21
 800936c:	6003      	str	r3, [r0, #0]
 800936e:	2200      	movs	r2, #0
 8009370:	2300      	movs	r3, #0
 8009372:	4610      	mov	r0, r2
 8009374:	4619      	mov	r1, r3
 8009376:	f7f7 fa69 	bl	800084c <__aeabi_ddiv>
 800937a:	ec41 0b18 	vmov	d8, r0, r1
 800937e:	eeb0 0a48 	vmov.f32	s0, s16
 8009382:	eef0 0a68 	vmov.f32	s1, s17
 8009386:	ecbd 8b02 	vpop	{d8}
 800938a:	bd38      	pop	{r3, r4, r5, pc}
 800938c:	0000      	movs	r0, r0
	...

08009390 <__ieee754_pow>:
 8009390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009394:	ed2d 8b06 	vpush	{d8-d10}
 8009398:	b089      	sub	sp, #36	; 0x24
 800939a:	ed8d 1b00 	vstr	d1, [sp]
 800939e:	e9dd 2900 	ldrd	r2, r9, [sp]
 80093a2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80093a6:	ea58 0102 	orrs.w	r1, r8, r2
 80093aa:	ec57 6b10 	vmov	r6, r7, d0
 80093ae:	d115      	bne.n	80093dc <__ieee754_pow+0x4c>
 80093b0:	19b3      	adds	r3, r6, r6
 80093b2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80093b6:	4152      	adcs	r2, r2
 80093b8:	4299      	cmp	r1, r3
 80093ba:	4b89      	ldr	r3, [pc, #548]	; (80095e0 <__ieee754_pow+0x250>)
 80093bc:	4193      	sbcs	r3, r2
 80093be:	f080 84d2 	bcs.w	8009d66 <__ieee754_pow+0x9d6>
 80093c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093c6:	4630      	mov	r0, r6
 80093c8:	4639      	mov	r1, r7
 80093ca:	f7f6 ff5f 	bl	800028c <__adddf3>
 80093ce:	ec41 0b10 	vmov	d0, r0, r1
 80093d2:	b009      	add	sp, #36	; 0x24
 80093d4:	ecbd 8b06 	vpop	{d8-d10}
 80093d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093dc:	4b81      	ldr	r3, [pc, #516]	; (80095e4 <__ieee754_pow+0x254>)
 80093de:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80093e2:	429c      	cmp	r4, r3
 80093e4:	ee10 aa10 	vmov	sl, s0
 80093e8:	463d      	mov	r5, r7
 80093ea:	dc06      	bgt.n	80093fa <__ieee754_pow+0x6a>
 80093ec:	d101      	bne.n	80093f2 <__ieee754_pow+0x62>
 80093ee:	2e00      	cmp	r6, #0
 80093f0:	d1e7      	bne.n	80093c2 <__ieee754_pow+0x32>
 80093f2:	4598      	cmp	r8, r3
 80093f4:	dc01      	bgt.n	80093fa <__ieee754_pow+0x6a>
 80093f6:	d10f      	bne.n	8009418 <__ieee754_pow+0x88>
 80093f8:	b172      	cbz	r2, 8009418 <__ieee754_pow+0x88>
 80093fa:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80093fe:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8009402:	ea55 050a 	orrs.w	r5, r5, sl
 8009406:	d1dc      	bne.n	80093c2 <__ieee754_pow+0x32>
 8009408:	e9dd 3200 	ldrd	r3, r2, [sp]
 800940c:	18db      	adds	r3, r3, r3
 800940e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8009412:	4152      	adcs	r2, r2
 8009414:	429d      	cmp	r5, r3
 8009416:	e7d0      	b.n	80093ba <__ieee754_pow+0x2a>
 8009418:	2d00      	cmp	r5, #0
 800941a:	da3b      	bge.n	8009494 <__ieee754_pow+0x104>
 800941c:	4b72      	ldr	r3, [pc, #456]	; (80095e8 <__ieee754_pow+0x258>)
 800941e:	4598      	cmp	r8, r3
 8009420:	dc51      	bgt.n	80094c6 <__ieee754_pow+0x136>
 8009422:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009426:	4598      	cmp	r8, r3
 8009428:	f340 84ac 	ble.w	8009d84 <__ieee754_pow+0x9f4>
 800942c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009430:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009434:	2b14      	cmp	r3, #20
 8009436:	dd0f      	ble.n	8009458 <__ieee754_pow+0xc8>
 8009438:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800943c:	fa22 f103 	lsr.w	r1, r2, r3
 8009440:	fa01 f303 	lsl.w	r3, r1, r3
 8009444:	4293      	cmp	r3, r2
 8009446:	f040 849d 	bne.w	8009d84 <__ieee754_pow+0x9f4>
 800944a:	f001 0101 	and.w	r1, r1, #1
 800944e:	f1c1 0302 	rsb	r3, r1, #2
 8009452:	9304      	str	r3, [sp, #16]
 8009454:	b182      	cbz	r2, 8009478 <__ieee754_pow+0xe8>
 8009456:	e05f      	b.n	8009518 <__ieee754_pow+0x188>
 8009458:	2a00      	cmp	r2, #0
 800945a:	d15b      	bne.n	8009514 <__ieee754_pow+0x184>
 800945c:	f1c3 0314 	rsb	r3, r3, #20
 8009460:	fa48 f103 	asr.w	r1, r8, r3
 8009464:	fa01 f303 	lsl.w	r3, r1, r3
 8009468:	4543      	cmp	r3, r8
 800946a:	f040 8488 	bne.w	8009d7e <__ieee754_pow+0x9ee>
 800946e:	f001 0101 	and.w	r1, r1, #1
 8009472:	f1c1 0302 	rsb	r3, r1, #2
 8009476:	9304      	str	r3, [sp, #16]
 8009478:	4b5c      	ldr	r3, [pc, #368]	; (80095ec <__ieee754_pow+0x25c>)
 800947a:	4598      	cmp	r8, r3
 800947c:	d132      	bne.n	80094e4 <__ieee754_pow+0x154>
 800947e:	f1b9 0f00 	cmp.w	r9, #0
 8009482:	f280 8478 	bge.w	8009d76 <__ieee754_pow+0x9e6>
 8009486:	4959      	ldr	r1, [pc, #356]	; (80095ec <__ieee754_pow+0x25c>)
 8009488:	4632      	mov	r2, r6
 800948a:	463b      	mov	r3, r7
 800948c:	2000      	movs	r0, #0
 800948e:	f7f7 f9dd 	bl	800084c <__aeabi_ddiv>
 8009492:	e79c      	b.n	80093ce <__ieee754_pow+0x3e>
 8009494:	2300      	movs	r3, #0
 8009496:	9304      	str	r3, [sp, #16]
 8009498:	2a00      	cmp	r2, #0
 800949a:	d13d      	bne.n	8009518 <__ieee754_pow+0x188>
 800949c:	4b51      	ldr	r3, [pc, #324]	; (80095e4 <__ieee754_pow+0x254>)
 800949e:	4598      	cmp	r8, r3
 80094a0:	d1ea      	bne.n	8009478 <__ieee754_pow+0xe8>
 80094a2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80094a6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80094aa:	ea53 030a 	orrs.w	r3, r3, sl
 80094ae:	f000 845a 	beq.w	8009d66 <__ieee754_pow+0x9d6>
 80094b2:	4b4f      	ldr	r3, [pc, #316]	; (80095f0 <__ieee754_pow+0x260>)
 80094b4:	429c      	cmp	r4, r3
 80094b6:	dd08      	ble.n	80094ca <__ieee754_pow+0x13a>
 80094b8:	f1b9 0f00 	cmp.w	r9, #0
 80094bc:	f2c0 8457 	blt.w	8009d6e <__ieee754_pow+0x9de>
 80094c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094c4:	e783      	b.n	80093ce <__ieee754_pow+0x3e>
 80094c6:	2302      	movs	r3, #2
 80094c8:	e7e5      	b.n	8009496 <__ieee754_pow+0x106>
 80094ca:	f1b9 0f00 	cmp.w	r9, #0
 80094ce:	f04f 0000 	mov.w	r0, #0
 80094d2:	f04f 0100 	mov.w	r1, #0
 80094d6:	f6bf af7a 	bge.w	80093ce <__ieee754_pow+0x3e>
 80094da:	e9dd 0300 	ldrd	r0, r3, [sp]
 80094de:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80094e2:	e774      	b.n	80093ce <__ieee754_pow+0x3e>
 80094e4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80094e8:	d106      	bne.n	80094f8 <__ieee754_pow+0x168>
 80094ea:	4632      	mov	r2, r6
 80094ec:	463b      	mov	r3, r7
 80094ee:	4630      	mov	r0, r6
 80094f0:	4639      	mov	r1, r7
 80094f2:	f7f7 f881 	bl	80005f8 <__aeabi_dmul>
 80094f6:	e76a      	b.n	80093ce <__ieee754_pow+0x3e>
 80094f8:	4b3e      	ldr	r3, [pc, #248]	; (80095f4 <__ieee754_pow+0x264>)
 80094fa:	4599      	cmp	r9, r3
 80094fc:	d10c      	bne.n	8009518 <__ieee754_pow+0x188>
 80094fe:	2d00      	cmp	r5, #0
 8009500:	db0a      	blt.n	8009518 <__ieee754_pow+0x188>
 8009502:	ec47 6b10 	vmov	d0, r6, r7
 8009506:	b009      	add	sp, #36	; 0x24
 8009508:	ecbd 8b06 	vpop	{d8-d10}
 800950c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009510:	f000 bc6c 	b.w	8009dec <__ieee754_sqrt>
 8009514:	2300      	movs	r3, #0
 8009516:	9304      	str	r3, [sp, #16]
 8009518:	ec47 6b10 	vmov	d0, r6, r7
 800951c:	f7ff fe90 	bl	8009240 <fabs>
 8009520:	ec51 0b10 	vmov	r0, r1, d0
 8009524:	f1ba 0f00 	cmp.w	sl, #0
 8009528:	d129      	bne.n	800957e <__ieee754_pow+0x1ee>
 800952a:	b124      	cbz	r4, 8009536 <__ieee754_pow+0x1a6>
 800952c:	4b2f      	ldr	r3, [pc, #188]	; (80095ec <__ieee754_pow+0x25c>)
 800952e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009532:	429a      	cmp	r2, r3
 8009534:	d123      	bne.n	800957e <__ieee754_pow+0x1ee>
 8009536:	f1b9 0f00 	cmp.w	r9, #0
 800953a:	da05      	bge.n	8009548 <__ieee754_pow+0x1b8>
 800953c:	4602      	mov	r2, r0
 800953e:	460b      	mov	r3, r1
 8009540:	2000      	movs	r0, #0
 8009542:	492a      	ldr	r1, [pc, #168]	; (80095ec <__ieee754_pow+0x25c>)
 8009544:	f7f7 f982 	bl	800084c <__aeabi_ddiv>
 8009548:	2d00      	cmp	r5, #0
 800954a:	f6bf af40 	bge.w	80093ce <__ieee754_pow+0x3e>
 800954e:	9b04      	ldr	r3, [sp, #16]
 8009550:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009554:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009558:	4323      	orrs	r3, r4
 800955a:	d108      	bne.n	800956e <__ieee754_pow+0x1de>
 800955c:	4602      	mov	r2, r0
 800955e:	460b      	mov	r3, r1
 8009560:	4610      	mov	r0, r2
 8009562:	4619      	mov	r1, r3
 8009564:	f7f6 fe90 	bl	8000288 <__aeabi_dsub>
 8009568:	4602      	mov	r2, r0
 800956a:	460b      	mov	r3, r1
 800956c:	e78f      	b.n	800948e <__ieee754_pow+0xfe>
 800956e:	9b04      	ldr	r3, [sp, #16]
 8009570:	2b01      	cmp	r3, #1
 8009572:	f47f af2c 	bne.w	80093ce <__ieee754_pow+0x3e>
 8009576:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800957a:	4619      	mov	r1, r3
 800957c:	e727      	b.n	80093ce <__ieee754_pow+0x3e>
 800957e:	0feb      	lsrs	r3, r5, #31
 8009580:	3b01      	subs	r3, #1
 8009582:	9306      	str	r3, [sp, #24]
 8009584:	9a06      	ldr	r2, [sp, #24]
 8009586:	9b04      	ldr	r3, [sp, #16]
 8009588:	4313      	orrs	r3, r2
 800958a:	d102      	bne.n	8009592 <__ieee754_pow+0x202>
 800958c:	4632      	mov	r2, r6
 800958e:	463b      	mov	r3, r7
 8009590:	e7e6      	b.n	8009560 <__ieee754_pow+0x1d0>
 8009592:	4b19      	ldr	r3, [pc, #100]	; (80095f8 <__ieee754_pow+0x268>)
 8009594:	4598      	cmp	r8, r3
 8009596:	f340 80fb 	ble.w	8009790 <__ieee754_pow+0x400>
 800959a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800959e:	4598      	cmp	r8, r3
 80095a0:	4b13      	ldr	r3, [pc, #76]	; (80095f0 <__ieee754_pow+0x260>)
 80095a2:	dd0c      	ble.n	80095be <__ieee754_pow+0x22e>
 80095a4:	429c      	cmp	r4, r3
 80095a6:	dc0f      	bgt.n	80095c8 <__ieee754_pow+0x238>
 80095a8:	f1b9 0f00 	cmp.w	r9, #0
 80095ac:	da0f      	bge.n	80095ce <__ieee754_pow+0x23e>
 80095ae:	2000      	movs	r0, #0
 80095b0:	b009      	add	sp, #36	; 0x24
 80095b2:	ecbd 8b06 	vpop	{d8-d10}
 80095b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ba:	f000 bcf0 	b.w	8009f9e <__math_oflow>
 80095be:	429c      	cmp	r4, r3
 80095c0:	dbf2      	blt.n	80095a8 <__ieee754_pow+0x218>
 80095c2:	4b0a      	ldr	r3, [pc, #40]	; (80095ec <__ieee754_pow+0x25c>)
 80095c4:	429c      	cmp	r4, r3
 80095c6:	dd19      	ble.n	80095fc <__ieee754_pow+0x26c>
 80095c8:	f1b9 0f00 	cmp.w	r9, #0
 80095cc:	dcef      	bgt.n	80095ae <__ieee754_pow+0x21e>
 80095ce:	2000      	movs	r0, #0
 80095d0:	b009      	add	sp, #36	; 0x24
 80095d2:	ecbd 8b06 	vpop	{d8-d10}
 80095d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095da:	f000 bcd7 	b.w	8009f8c <__math_uflow>
 80095de:	bf00      	nop
 80095e0:	fff00000 	.word	0xfff00000
 80095e4:	7ff00000 	.word	0x7ff00000
 80095e8:	433fffff 	.word	0x433fffff
 80095ec:	3ff00000 	.word	0x3ff00000
 80095f0:	3fefffff 	.word	0x3fefffff
 80095f4:	3fe00000 	.word	0x3fe00000
 80095f8:	41e00000 	.word	0x41e00000
 80095fc:	4b60      	ldr	r3, [pc, #384]	; (8009780 <__ieee754_pow+0x3f0>)
 80095fe:	2200      	movs	r2, #0
 8009600:	f7f6 fe42 	bl	8000288 <__aeabi_dsub>
 8009604:	a354      	add	r3, pc, #336	; (adr r3, 8009758 <__ieee754_pow+0x3c8>)
 8009606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800960a:	4604      	mov	r4, r0
 800960c:	460d      	mov	r5, r1
 800960e:	f7f6 fff3 	bl	80005f8 <__aeabi_dmul>
 8009612:	a353      	add	r3, pc, #332	; (adr r3, 8009760 <__ieee754_pow+0x3d0>)
 8009614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009618:	4606      	mov	r6, r0
 800961a:	460f      	mov	r7, r1
 800961c:	4620      	mov	r0, r4
 800961e:	4629      	mov	r1, r5
 8009620:	f7f6 ffea 	bl	80005f8 <__aeabi_dmul>
 8009624:	4b57      	ldr	r3, [pc, #348]	; (8009784 <__ieee754_pow+0x3f4>)
 8009626:	4682      	mov	sl, r0
 8009628:	468b      	mov	fp, r1
 800962a:	2200      	movs	r2, #0
 800962c:	4620      	mov	r0, r4
 800962e:	4629      	mov	r1, r5
 8009630:	f7f6 ffe2 	bl	80005f8 <__aeabi_dmul>
 8009634:	4602      	mov	r2, r0
 8009636:	460b      	mov	r3, r1
 8009638:	a14b      	add	r1, pc, #300	; (adr r1, 8009768 <__ieee754_pow+0x3d8>)
 800963a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800963e:	f7f6 fe23 	bl	8000288 <__aeabi_dsub>
 8009642:	4622      	mov	r2, r4
 8009644:	462b      	mov	r3, r5
 8009646:	f7f6 ffd7 	bl	80005f8 <__aeabi_dmul>
 800964a:	4602      	mov	r2, r0
 800964c:	460b      	mov	r3, r1
 800964e:	2000      	movs	r0, #0
 8009650:	494d      	ldr	r1, [pc, #308]	; (8009788 <__ieee754_pow+0x3f8>)
 8009652:	f7f6 fe19 	bl	8000288 <__aeabi_dsub>
 8009656:	4622      	mov	r2, r4
 8009658:	4680      	mov	r8, r0
 800965a:	4689      	mov	r9, r1
 800965c:	462b      	mov	r3, r5
 800965e:	4620      	mov	r0, r4
 8009660:	4629      	mov	r1, r5
 8009662:	f7f6 ffc9 	bl	80005f8 <__aeabi_dmul>
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	4640      	mov	r0, r8
 800966c:	4649      	mov	r1, r9
 800966e:	f7f6 ffc3 	bl	80005f8 <__aeabi_dmul>
 8009672:	a33f      	add	r3, pc, #252	; (adr r3, 8009770 <__ieee754_pow+0x3e0>)
 8009674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009678:	f7f6 ffbe 	bl	80005f8 <__aeabi_dmul>
 800967c:	4602      	mov	r2, r0
 800967e:	460b      	mov	r3, r1
 8009680:	4650      	mov	r0, sl
 8009682:	4659      	mov	r1, fp
 8009684:	f7f6 fe00 	bl	8000288 <__aeabi_dsub>
 8009688:	4602      	mov	r2, r0
 800968a:	460b      	mov	r3, r1
 800968c:	4680      	mov	r8, r0
 800968e:	4689      	mov	r9, r1
 8009690:	4630      	mov	r0, r6
 8009692:	4639      	mov	r1, r7
 8009694:	f7f6 fdfa 	bl	800028c <__adddf3>
 8009698:	2000      	movs	r0, #0
 800969a:	4632      	mov	r2, r6
 800969c:	463b      	mov	r3, r7
 800969e:	4604      	mov	r4, r0
 80096a0:	460d      	mov	r5, r1
 80096a2:	f7f6 fdf1 	bl	8000288 <__aeabi_dsub>
 80096a6:	4602      	mov	r2, r0
 80096a8:	460b      	mov	r3, r1
 80096aa:	4640      	mov	r0, r8
 80096ac:	4649      	mov	r1, r9
 80096ae:	f7f6 fdeb 	bl	8000288 <__aeabi_dsub>
 80096b2:	9b04      	ldr	r3, [sp, #16]
 80096b4:	9a06      	ldr	r2, [sp, #24]
 80096b6:	3b01      	subs	r3, #1
 80096b8:	4313      	orrs	r3, r2
 80096ba:	4682      	mov	sl, r0
 80096bc:	468b      	mov	fp, r1
 80096be:	f040 81e7 	bne.w	8009a90 <__ieee754_pow+0x700>
 80096c2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8009778 <__ieee754_pow+0x3e8>
 80096c6:	eeb0 8a47 	vmov.f32	s16, s14
 80096ca:	eef0 8a67 	vmov.f32	s17, s15
 80096ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80096d2:	2600      	movs	r6, #0
 80096d4:	4632      	mov	r2, r6
 80096d6:	463b      	mov	r3, r7
 80096d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096dc:	f7f6 fdd4 	bl	8000288 <__aeabi_dsub>
 80096e0:	4622      	mov	r2, r4
 80096e2:	462b      	mov	r3, r5
 80096e4:	f7f6 ff88 	bl	80005f8 <__aeabi_dmul>
 80096e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096ec:	4680      	mov	r8, r0
 80096ee:	4689      	mov	r9, r1
 80096f0:	4650      	mov	r0, sl
 80096f2:	4659      	mov	r1, fp
 80096f4:	f7f6 ff80 	bl	80005f8 <__aeabi_dmul>
 80096f8:	4602      	mov	r2, r0
 80096fa:	460b      	mov	r3, r1
 80096fc:	4640      	mov	r0, r8
 80096fe:	4649      	mov	r1, r9
 8009700:	f7f6 fdc4 	bl	800028c <__adddf3>
 8009704:	4632      	mov	r2, r6
 8009706:	463b      	mov	r3, r7
 8009708:	4680      	mov	r8, r0
 800970a:	4689      	mov	r9, r1
 800970c:	4620      	mov	r0, r4
 800970e:	4629      	mov	r1, r5
 8009710:	f7f6 ff72 	bl	80005f8 <__aeabi_dmul>
 8009714:	460b      	mov	r3, r1
 8009716:	4604      	mov	r4, r0
 8009718:	460d      	mov	r5, r1
 800971a:	4602      	mov	r2, r0
 800971c:	4649      	mov	r1, r9
 800971e:	4640      	mov	r0, r8
 8009720:	f7f6 fdb4 	bl	800028c <__adddf3>
 8009724:	4b19      	ldr	r3, [pc, #100]	; (800978c <__ieee754_pow+0x3fc>)
 8009726:	4299      	cmp	r1, r3
 8009728:	ec45 4b19 	vmov	d9, r4, r5
 800972c:	4606      	mov	r6, r0
 800972e:	460f      	mov	r7, r1
 8009730:	468b      	mov	fp, r1
 8009732:	f340 82f1 	ble.w	8009d18 <__ieee754_pow+0x988>
 8009736:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800973a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800973e:	4303      	orrs	r3, r0
 8009740:	f000 81e4 	beq.w	8009b0c <__ieee754_pow+0x77c>
 8009744:	ec51 0b18 	vmov	r0, r1, d8
 8009748:	2200      	movs	r2, #0
 800974a:	2300      	movs	r3, #0
 800974c:	f7f7 f9c6 	bl	8000adc <__aeabi_dcmplt>
 8009750:	3800      	subs	r0, #0
 8009752:	bf18      	it	ne
 8009754:	2001      	movne	r0, #1
 8009756:	e72b      	b.n	80095b0 <__ieee754_pow+0x220>
 8009758:	60000000 	.word	0x60000000
 800975c:	3ff71547 	.word	0x3ff71547
 8009760:	f85ddf44 	.word	0xf85ddf44
 8009764:	3e54ae0b 	.word	0x3e54ae0b
 8009768:	55555555 	.word	0x55555555
 800976c:	3fd55555 	.word	0x3fd55555
 8009770:	652b82fe 	.word	0x652b82fe
 8009774:	3ff71547 	.word	0x3ff71547
 8009778:	00000000 	.word	0x00000000
 800977c:	bff00000 	.word	0xbff00000
 8009780:	3ff00000 	.word	0x3ff00000
 8009784:	3fd00000 	.word	0x3fd00000
 8009788:	3fe00000 	.word	0x3fe00000
 800978c:	408fffff 	.word	0x408fffff
 8009790:	4bd5      	ldr	r3, [pc, #852]	; (8009ae8 <__ieee754_pow+0x758>)
 8009792:	402b      	ands	r3, r5
 8009794:	2200      	movs	r2, #0
 8009796:	b92b      	cbnz	r3, 80097a4 <__ieee754_pow+0x414>
 8009798:	4bd4      	ldr	r3, [pc, #848]	; (8009aec <__ieee754_pow+0x75c>)
 800979a:	f7f6 ff2d 	bl	80005f8 <__aeabi_dmul>
 800979e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80097a2:	460c      	mov	r4, r1
 80097a4:	1523      	asrs	r3, r4, #20
 80097a6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80097aa:	4413      	add	r3, r2
 80097ac:	9305      	str	r3, [sp, #20]
 80097ae:	4bd0      	ldr	r3, [pc, #832]	; (8009af0 <__ieee754_pow+0x760>)
 80097b0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80097b4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80097b8:	429c      	cmp	r4, r3
 80097ba:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80097be:	dd08      	ble.n	80097d2 <__ieee754_pow+0x442>
 80097c0:	4bcc      	ldr	r3, [pc, #816]	; (8009af4 <__ieee754_pow+0x764>)
 80097c2:	429c      	cmp	r4, r3
 80097c4:	f340 8162 	ble.w	8009a8c <__ieee754_pow+0x6fc>
 80097c8:	9b05      	ldr	r3, [sp, #20]
 80097ca:	3301      	adds	r3, #1
 80097cc:	9305      	str	r3, [sp, #20]
 80097ce:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80097d2:	2400      	movs	r4, #0
 80097d4:	00e3      	lsls	r3, r4, #3
 80097d6:	9307      	str	r3, [sp, #28]
 80097d8:	4bc7      	ldr	r3, [pc, #796]	; (8009af8 <__ieee754_pow+0x768>)
 80097da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80097de:	ed93 7b00 	vldr	d7, [r3]
 80097e2:	4629      	mov	r1, r5
 80097e4:	ec53 2b17 	vmov	r2, r3, d7
 80097e8:	eeb0 9a47 	vmov.f32	s18, s14
 80097ec:	eef0 9a67 	vmov.f32	s19, s15
 80097f0:	4682      	mov	sl, r0
 80097f2:	f7f6 fd49 	bl	8000288 <__aeabi_dsub>
 80097f6:	4652      	mov	r2, sl
 80097f8:	4606      	mov	r6, r0
 80097fa:	460f      	mov	r7, r1
 80097fc:	462b      	mov	r3, r5
 80097fe:	ec51 0b19 	vmov	r0, r1, d9
 8009802:	f7f6 fd43 	bl	800028c <__adddf3>
 8009806:	4602      	mov	r2, r0
 8009808:	460b      	mov	r3, r1
 800980a:	2000      	movs	r0, #0
 800980c:	49bb      	ldr	r1, [pc, #748]	; (8009afc <__ieee754_pow+0x76c>)
 800980e:	f7f7 f81d 	bl	800084c <__aeabi_ddiv>
 8009812:	ec41 0b1a 	vmov	d10, r0, r1
 8009816:	4602      	mov	r2, r0
 8009818:	460b      	mov	r3, r1
 800981a:	4630      	mov	r0, r6
 800981c:	4639      	mov	r1, r7
 800981e:	f7f6 feeb 	bl	80005f8 <__aeabi_dmul>
 8009822:	2300      	movs	r3, #0
 8009824:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009828:	9302      	str	r3, [sp, #8]
 800982a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800982e:	46ab      	mov	fp, r5
 8009830:	106d      	asrs	r5, r5, #1
 8009832:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009836:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800983a:	ec41 0b18 	vmov	d8, r0, r1
 800983e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8009842:	2200      	movs	r2, #0
 8009844:	4640      	mov	r0, r8
 8009846:	4649      	mov	r1, r9
 8009848:	4614      	mov	r4, r2
 800984a:	461d      	mov	r5, r3
 800984c:	f7f6 fed4 	bl	80005f8 <__aeabi_dmul>
 8009850:	4602      	mov	r2, r0
 8009852:	460b      	mov	r3, r1
 8009854:	4630      	mov	r0, r6
 8009856:	4639      	mov	r1, r7
 8009858:	f7f6 fd16 	bl	8000288 <__aeabi_dsub>
 800985c:	ec53 2b19 	vmov	r2, r3, d9
 8009860:	4606      	mov	r6, r0
 8009862:	460f      	mov	r7, r1
 8009864:	4620      	mov	r0, r4
 8009866:	4629      	mov	r1, r5
 8009868:	f7f6 fd0e 	bl	8000288 <__aeabi_dsub>
 800986c:	4602      	mov	r2, r0
 800986e:	460b      	mov	r3, r1
 8009870:	4650      	mov	r0, sl
 8009872:	4659      	mov	r1, fp
 8009874:	f7f6 fd08 	bl	8000288 <__aeabi_dsub>
 8009878:	4642      	mov	r2, r8
 800987a:	464b      	mov	r3, r9
 800987c:	f7f6 febc 	bl	80005f8 <__aeabi_dmul>
 8009880:	4602      	mov	r2, r0
 8009882:	460b      	mov	r3, r1
 8009884:	4630      	mov	r0, r6
 8009886:	4639      	mov	r1, r7
 8009888:	f7f6 fcfe 	bl	8000288 <__aeabi_dsub>
 800988c:	ec53 2b1a 	vmov	r2, r3, d10
 8009890:	f7f6 feb2 	bl	80005f8 <__aeabi_dmul>
 8009894:	ec53 2b18 	vmov	r2, r3, d8
 8009898:	ec41 0b19 	vmov	d9, r0, r1
 800989c:	ec51 0b18 	vmov	r0, r1, d8
 80098a0:	f7f6 feaa 	bl	80005f8 <__aeabi_dmul>
 80098a4:	a37c      	add	r3, pc, #496	; (adr r3, 8009a98 <__ieee754_pow+0x708>)
 80098a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098aa:	4604      	mov	r4, r0
 80098ac:	460d      	mov	r5, r1
 80098ae:	f7f6 fea3 	bl	80005f8 <__aeabi_dmul>
 80098b2:	a37b      	add	r3, pc, #492	; (adr r3, 8009aa0 <__ieee754_pow+0x710>)
 80098b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b8:	f7f6 fce8 	bl	800028c <__adddf3>
 80098bc:	4622      	mov	r2, r4
 80098be:	462b      	mov	r3, r5
 80098c0:	f7f6 fe9a 	bl	80005f8 <__aeabi_dmul>
 80098c4:	a378      	add	r3, pc, #480	; (adr r3, 8009aa8 <__ieee754_pow+0x718>)
 80098c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ca:	f7f6 fcdf 	bl	800028c <__adddf3>
 80098ce:	4622      	mov	r2, r4
 80098d0:	462b      	mov	r3, r5
 80098d2:	f7f6 fe91 	bl	80005f8 <__aeabi_dmul>
 80098d6:	a376      	add	r3, pc, #472	; (adr r3, 8009ab0 <__ieee754_pow+0x720>)
 80098d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098dc:	f7f6 fcd6 	bl	800028c <__adddf3>
 80098e0:	4622      	mov	r2, r4
 80098e2:	462b      	mov	r3, r5
 80098e4:	f7f6 fe88 	bl	80005f8 <__aeabi_dmul>
 80098e8:	a373      	add	r3, pc, #460	; (adr r3, 8009ab8 <__ieee754_pow+0x728>)
 80098ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ee:	f7f6 fccd 	bl	800028c <__adddf3>
 80098f2:	4622      	mov	r2, r4
 80098f4:	462b      	mov	r3, r5
 80098f6:	f7f6 fe7f 	bl	80005f8 <__aeabi_dmul>
 80098fa:	a371      	add	r3, pc, #452	; (adr r3, 8009ac0 <__ieee754_pow+0x730>)
 80098fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009900:	f7f6 fcc4 	bl	800028c <__adddf3>
 8009904:	4622      	mov	r2, r4
 8009906:	4606      	mov	r6, r0
 8009908:	460f      	mov	r7, r1
 800990a:	462b      	mov	r3, r5
 800990c:	4620      	mov	r0, r4
 800990e:	4629      	mov	r1, r5
 8009910:	f7f6 fe72 	bl	80005f8 <__aeabi_dmul>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	4630      	mov	r0, r6
 800991a:	4639      	mov	r1, r7
 800991c:	f7f6 fe6c 	bl	80005f8 <__aeabi_dmul>
 8009920:	4642      	mov	r2, r8
 8009922:	4604      	mov	r4, r0
 8009924:	460d      	mov	r5, r1
 8009926:	464b      	mov	r3, r9
 8009928:	ec51 0b18 	vmov	r0, r1, d8
 800992c:	f7f6 fcae 	bl	800028c <__adddf3>
 8009930:	ec53 2b19 	vmov	r2, r3, d9
 8009934:	f7f6 fe60 	bl	80005f8 <__aeabi_dmul>
 8009938:	4622      	mov	r2, r4
 800993a:	462b      	mov	r3, r5
 800993c:	f7f6 fca6 	bl	800028c <__adddf3>
 8009940:	4642      	mov	r2, r8
 8009942:	4682      	mov	sl, r0
 8009944:	468b      	mov	fp, r1
 8009946:	464b      	mov	r3, r9
 8009948:	4640      	mov	r0, r8
 800994a:	4649      	mov	r1, r9
 800994c:	f7f6 fe54 	bl	80005f8 <__aeabi_dmul>
 8009950:	4b6b      	ldr	r3, [pc, #428]	; (8009b00 <__ieee754_pow+0x770>)
 8009952:	2200      	movs	r2, #0
 8009954:	4606      	mov	r6, r0
 8009956:	460f      	mov	r7, r1
 8009958:	f7f6 fc98 	bl	800028c <__adddf3>
 800995c:	4652      	mov	r2, sl
 800995e:	465b      	mov	r3, fp
 8009960:	f7f6 fc94 	bl	800028c <__adddf3>
 8009964:	2000      	movs	r0, #0
 8009966:	4604      	mov	r4, r0
 8009968:	460d      	mov	r5, r1
 800996a:	4602      	mov	r2, r0
 800996c:	460b      	mov	r3, r1
 800996e:	4640      	mov	r0, r8
 8009970:	4649      	mov	r1, r9
 8009972:	f7f6 fe41 	bl	80005f8 <__aeabi_dmul>
 8009976:	4b62      	ldr	r3, [pc, #392]	; (8009b00 <__ieee754_pow+0x770>)
 8009978:	4680      	mov	r8, r0
 800997a:	4689      	mov	r9, r1
 800997c:	2200      	movs	r2, #0
 800997e:	4620      	mov	r0, r4
 8009980:	4629      	mov	r1, r5
 8009982:	f7f6 fc81 	bl	8000288 <__aeabi_dsub>
 8009986:	4632      	mov	r2, r6
 8009988:	463b      	mov	r3, r7
 800998a:	f7f6 fc7d 	bl	8000288 <__aeabi_dsub>
 800998e:	4602      	mov	r2, r0
 8009990:	460b      	mov	r3, r1
 8009992:	4650      	mov	r0, sl
 8009994:	4659      	mov	r1, fp
 8009996:	f7f6 fc77 	bl	8000288 <__aeabi_dsub>
 800999a:	ec53 2b18 	vmov	r2, r3, d8
 800999e:	f7f6 fe2b 	bl	80005f8 <__aeabi_dmul>
 80099a2:	4622      	mov	r2, r4
 80099a4:	4606      	mov	r6, r0
 80099a6:	460f      	mov	r7, r1
 80099a8:	462b      	mov	r3, r5
 80099aa:	ec51 0b19 	vmov	r0, r1, d9
 80099ae:	f7f6 fe23 	bl	80005f8 <__aeabi_dmul>
 80099b2:	4602      	mov	r2, r0
 80099b4:	460b      	mov	r3, r1
 80099b6:	4630      	mov	r0, r6
 80099b8:	4639      	mov	r1, r7
 80099ba:	f7f6 fc67 	bl	800028c <__adddf3>
 80099be:	4606      	mov	r6, r0
 80099c0:	460f      	mov	r7, r1
 80099c2:	4602      	mov	r2, r0
 80099c4:	460b      	mov	r3, r1
 80099c6:	4640      	mov	r0, r8
 80099c8:	4649      	mov	r1, r9
 80099ca:	f7f6 fc5f 	bl	800028c <__adddf3>
 80099ce:	a33e      	add	r3, pc, #248	; (adr r3, 8009ac8 <__ieee754_pow+0x738>)
 80099d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d4:	2000      	movs	r0, #0
 80099d6:	4604      	mov	r4, r0
 80099d8:	460d      	mov	r5, r1
 80099da:	f7f6 fe0d 	bl	80005f8 <__aeabi_dmul>
 80099de:	4642      	mov	r2, r8
 80099e0:	ec41 0b18 	vmov	d8, r0, r1
 80099e4:	464b      	mov	r3, r9
 80099e6:	4620      	mov	r0, r4
 80099e8:	4629      	mov	r1, r5
 80099ea:	f7f6 fc4d 	bl	8000288 <__aeabi_dsub>
 80099ee:	4602      	mov	r2, r0
 80099f0:	460b      	mov	r3, r1
 80099f2:	4630      	mov	r0, r6
 80099f4:	4639      	mov	r1, r7
 80099f6:	f7f6 fc47 	bl	8000288 <__aeabi_dsub>
 80099fa:	a335      	add	r3, pc, #212	; (adr r3, 8009ad0 <__ieee754_pow+0x740>)
 80099fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a00:	f7f6 fdfa 	bl	80005f8 <__aeabi_dmul>
 8009a04:	a334      	add	r3, pc, #208	; (adr r3, 8009ad8 <__ieee754_pow+0x748>)
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	4606      	mov	r6, r0
 8009a0c:	460f      	mov	r7, r1
 8009a0e:	4620      	mov	r0, r4
 8009a10:	4629      	mov	r1, r5
 8009a12:	f7f6 fdf1 	bl	80005f8 <__aeabi_dmul>
 8009a16:	4602      	mov	r2, r0
 8009a18:	460b      	mov	r3, r1
 8009a1a:	4630      	mov	r0, r6
 8009a1c:	4639      	mov	r1, r7
 8009a1e:	f7f6 fc35 	bl	800028c <__adddf3>
 8009a22:	9a07      	ldr	r2, [sp, #28]
 8009a24:	4b37      	ldr	r3, [pc, #220]	; (8009b04 <__ieee754_pow+0x774>)
 8009a26:	4413      	add	r3, r2
 8009a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2c:	f7f6 fc2e 	bl	800028c <__adddf3>
 8009a30:	4682      	mov	sl, r0
 8009a32:	9805      	ldr	r0, [sp, #20]
 8009a34:	468b      	mov	fp, r1
 8009a36:	f7f6 fd75 	bl	8000524 <__aeabi_i2d>
 8009a3a:	9a07      	ldr	r2, [sp, #28]
 8009a3c:	4b32      	ldr	r3, [pc, #200]	; (8009b08 <__ieee754_pow+0x778>)
 8009a3e:	4413      	add	r3, r2
 8009a40:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a44:	4606      	mov	r6, r0
 8009a46:	460f      	mov	r7, r1
 8009a48:	4652      	mov	r2, sl
 8009a4a:	465b      	mov	r3, fp
 8009a4c:	ec51 0b18 	vmov	r0, r1, d8
 8009a50:	f7f6 fc1c 	bl	800028c <__adddf3>
 8009a54:	4642      	mov	r2, r8
 8009a56:	464b      	mov	r3, r9
 8009a58:	f7f6 fc18 	bl	800028c <__adddf3>
 8009a5c:	4632      	mov	r2, r6
 8009a5e:	463b      	mov	r3, r7
 8009a60:	f7f6 fc14 	bl	800028c <__adddf3>
 8009a64:	2000      	movs	r0, #0
 8009a66:	4632      	mov	r2, r6
 8009a68:	463b      	mov	r3, r7
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	460d      	mov	r5, r1
 8009a6e:	f7f6 fc0b 	bl	8000288 <__aeabi_dsub>
 8009a72:	4642      	mov	r2, r8
 8009a74:	464b      	mov	r3, r9
 8009a76:	f7f6 fc07 	bl	8000288 <__aeabi_dsub>
 8009a7a:	ec53 2b18 	vmov	r2, r3, d8
 8009a7e:	f7f6 fc03 	bl	8000288 <__aeabi_dsub>
 8009a82:	4602      	mov	r2, r0
 8009a84:	460b      	mov	r3, r1
 8009a86:	4650      	mov	r0, sl
 8009a88:	4659      	mov	r1, fp
 8009a8a:	e610      	b.n	80096ae <__ieee754_pow+0x31e>
 8009a8c:	2401      	movs	r4, #1
 8009a8e:	e6a1      	b.n	80097d4 <__ieee754_pow+0x444>
 8009a90:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8009ae0 <__ieee754_pow+0x750>
 8009a94:	e617      	b.n	80096c6 <__ieee754_pow+0x336>
 8009a96:	bf00      	nop
 8009a98:	4a454eef 	.word	0x4a454eef
 8009a9c:	3fca7e28 	.word	0x3fca7e28
 8009aa0:	93c9db65 	.word	0x93c9db65
 8009aa4:	3fcd864a 	.word	0x3fcd864a
 8009aa8:	a91d4101 	.word	0xa91d4101
 8009aac:	3fd17460 	.word	0x3fd17460
 8009ab0:	518f264d 	.word	0x518f264d
 8009ab4:	3fd55555 	.word	0x3fd55555
 8009ab8:	db6fabff 	.word	0xdb6fabff
 8009abc:	3fdb6db6 	.word	0x3fdb6db6
 8009ac0:	33333303 	.word	0x33333303
 8009ac4:	3fe33333 	.word	0x3fe33333
 8009ac8:	e0000000 	.word	0xe0000000
 8009acc:	3feec709 	.word	0x3feec709
 8009ad0:	dc3a03fd 	.word	0xdc3a03fd
 8009ad4:	3feec709 	.word	0x3feec709
 8009ad8:	145b01f5 	.word	0x145b01f5
 8009adc:	be3e2fe0 	.word	0xbe3e2fe0
 8009ae0:	00000000 	.word	0x00000000
 8009ae4:	3ff00000 	.word	0x3ff00000
 8009ae8:	7ff00000 	.word	0x7ff00000
 8009aec:	43400000 	.word	0x43400000
 8009af0:	0003988e 	.word	0x0003988e
 8009af4:	000bb679 	.word	0x000bb679
 8009af8:	0800a608 	.word	0x0800a608
 8009afc:	3ff00000 	.word	0x3ff00000
 8009b00:	40080000 	.word	0x40080000
 8009b04:	0800a628 	.word	0x0800a628
 8009b08:	0800a618 	.word	0x0800a618
 8009b0c:	a3b5      	add	r3, pc, #724	; (adr r3, 8009de4 <__ieee754_pow+0xa54>)
 8009b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b12:	4640      	mov	r0, r8
 8009b14:	4649      	mov	r1, r9
 8009b16:	f7f6 fbb9 	bl	800028c <__adddf3>
 8009b1a:	4622      	mov	r2, r4
 8009b1c:	ec41 0b1a 	vmov	d10, r0, r1
 8009b20:	462b      	mov	r3, r5
 8009b22:	4630      	mov	r0, r6
 8009b24:	4639      	mov	r1, r7
 8009b26:	f7f6 fbaf 	bl	8000288 <__aeabi_dsub>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	ec51 0b1a 	vmov	r0, r1, d10
 8009b32:	f7f6 fff1 	bl	8000b18 <__aeabi_dcmpgt>
 8009b36:	2800      	cmp	r0, #0
 8009b38:	f47f ae04 	bne.w	8009744 <__ieee754_pow+0x3b4>
 8009b3c:	4aa4      	ldr	r2, [pc, #656]	; (8009dd0 <__ieee754_pow+0xa40>)
 8009b3e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b42:	4293      	cmp	r3, r2
 8009b44:	f340 8108 	ble.w	8009d58 <__ieee754_pow+0x9c8>
 8009b48:	151b      	asrs	r3, r3, #20
 8009b4a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009b4e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009b52:	fa4a f303 	asr.w	r3, sl, r3
 8009b56:	445b      	add	r3, fp
 8009b58:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009b5c:	4e9d      	ldr	r6, [pc, #628]	; (8009dd4 <__ieee754_pow+0xa44>)
 8009b5e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009b62:	4116      	asrs	r6, r2
 8009b64:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009b68:	2000      	movs	r0, #0
 8009b6a:	ea23 0106 	bic.w	r1, r3, r6
 8009b6e:	f1c2 0214 	rsb	r2, r2, #20
 8009b72:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009b76:	fa4a fa02 	asr.w	sl, sl, r2
 8009b7a:	f1bb 0f00 	cmp.w	fp, #0
 8009b7e:	4602      	mov	r2, r0
 8009b80:	460b      	mov	r3, r1
 8009b82:	4620      	mov	r0, r4
 8009b84:	4629      	mov	r1, r5
 8009b86:	bfb8      	it	lt
 8009b88:	f1ca 0a00 	rsblt	sl, sl, #0
 8009b8c:	f7f6 fb7c 	bl	8000288 <__aeabi_dsub>
 8009b90:	ec41 0b19 	vmov	d9, r0, r1
 8009b94:	4642      	mov	r2, r8
 8009b96:	464b      	mov	r3, r9
 8009b98:	ec51 0b19 	vmov	r0, r1, d9
 8009b9c:	f7f6 fb76 	bl	800028c <__adddf3>
 8009ba0:	a37b      	add	r3, pc, #492	; (adr r3, 8009d90 <__ieee754_pow+0xa00>)
 8009ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba6:	2000      	movs	r0, #0
 8009ba8:	4604      	mov	r4, r0
 8009baa:	460d      	mov	r5, r1
 8009bac:	f7f6 fd24 	bl	80005f8 <__aeabi_dmul>
 8009bb0:	ec53 2b19 	vmov	r2, r3, d9
 8009bb4:	4606      	mov	r6, r0
 8009bb6:	460f      	mov	r7, r1
 8009bb8:	4620      	mov	r0, r4
 8009bba:	4629      	mov	r1, r5
 8009bbc:	f7f6 fb64 	bl	8000288 <__aeabi_dsub>
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	4640      	mov	r0, r8
 8009bc6:	4649      	mov	r1, r9
 8009bc8:	f7f6 fb5e 	bl	8000288 <__aeabi_dsub>
 8009bcc:	a372      	add	r3, pc, #456	; (adr r3, 8009d98 <__ieee754_pow+0xa08>)
 8009bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd2:	f7f6 fd11 	bl	80005f8 <__aeabi_dmul>
 8009bd6:	a372      	add	r3, pc, #456	; (adr r3, 8009da0 <__ieee754_pow+0xa10>)
 8009bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bdc:	4680      	mov	r8, r0
 8009bde:	4689      	mov	r9, r1
 8009be0:	4620      	mov	r0, r4
 8009be2:	4629      	mov	r1, r5
 8009be4:	f7f6 fd08 	bl	80005f8 <__aeabi_dmul>
 8009be8:	4602      	mov	r2, r0
 8009bea:	460b      	mov	r3, r1
 8009bec:	4640      	mov	r0, r8
 8009bee:	4649      	mov	r1, r9
 8009bf0:	f7f6 fb4c 	bl	800028c <__adddf3>
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	460d      	mov	r5, r1
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	4639      	mov	r1, r7
 8009c00:	f7f6 fb44 	bl	800028c <__adddf3>
 8009c04:	4632      	mov	r2, r6
 8009c06:	463b      	mov	r3, r7
 8009c08:	4680      	mov	r8, r0
 8009c0a:	4689      	mov	r9, r1
 8009c0c:	f7f6 fb3c 	bl	8000288 <__aeabi_dsub>
 8009c10:	4602      	mov	r2, r0
 8009c12:	460b      	mov	r3, r1
 8009c14:	4620      	mov	r0, r4
 8009c16:	4629      	mov	r1, r5
 8009c18:	f7f6 fb36 	bl	8000288 <__aeabi_dsub>
 8009c1c:	4642      	mov	r2, r8
 8009c1e:	4606      	mov	r6, r0
 8009c20:	460f      	mov	r7, r1
 8009c22:	464b      	mov	r3, r9
 8009c24:	4640      	mov	r0, r8
 8009c26:	4649      	mov	r1, r9
 8009c28:	f7f6 fce6 	bl	80005f8 <__aeabi_dmul>
 8009c2c:	a35e      	add	r3, pc, #376	; (adr r3, 8009da8 <__ieee754_pow+0xa18>)
 8009c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c32:	4604      	mov	r4, r0
 8009c34:	460d      	mov	r5, r1
 8009c36:	f7f6 fcdf 	bl	80005f8 <__aeabi_dmul>
 8009c3a:	a35d      	add	r3, pc, #372	; (adr r3, 8009db0 <__ieee754_pow+0xa20>)
 8009c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c40:	f7f6 fb22 	bl	8000288 <__aeabi_dsub>
 8009c44:	4622      	mov	r2, r4
 8009c46:	462b      	mov	r3, r5
 8009c48:	f7f6 fcd6 	bl	80005f8 <__aeabi_dmul>
 8009c4c:	a35a      	add	r3, pc, #360	; (adr r3, 8009db8 <__ieee754_pow+0xa28>)
 8009c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c52:	f7f6 fb1b 	bl	800028c <__adddf3>
 8009c56:	4622      	mov	r2, r4
 8009c58:	462b      	mov	r3, r5
 8009c5a:	f7f6 fccd 	bl	80005f8 <__aeabi_dmul>
 8009c5e:	a358      	add	r3, pc, #352	; (adr r3, 8009dc0 <__ieee754_pow+0xa30>)
 8009c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c64:	f7f6 fb10 	bl	8000288 <__aeabi_dsub>
 8009c68:	4622      	mov	r2, r4
 8009c6a:	462b      	mov	r3, r5
 8009c6c:	f7f6 fcc4 	bl	80005f8 <__aeabi_dmul>
 8009c70:	a355      	add	r3, pc, #340	; (adr r3, 8009dc8 <__ieee754_pow+0xa38>)
 8009c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c76:	f7f6 fb09 	bl	800028c <__adddf3>
 8009c7a:	4622      	mov	r2, r4
 8009c7c:	462b      	mov	r3, r5
 8009c7e:	f7f6 fcbb 	bl	80005f8 <__aeabi_dmul>
 8009c82:	4602      	mov	r2, r0
 8009c84:	460b      	mov	r3, r1
 8009c86:	4640      	mov	r0, r8
 8009c88:	4649      	mov	r1, r9
 8009c8a:	f7f6 fafd 	bl	8000288 <__aeabi_dsub>
 8009c8e:	4604      	mov	r4, r0
 8009c90:	460d      	mov	r5, r1
 8009c92:	4602      	mov	r2, r0
 8009c94:	460b      	mov	r3, r1
 8009c96:	4640      	mov	r0, r8
 8009c98:	4649      	mov	r1, r9
 8009c9a:	f7f6 fcad 	bl	80005f8 <__aeabi_dmul>
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	ec41 0b19 	vmov	d9, r0, r1
 8009ca4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ca8:	4620      	mov	r0, r4
 8009caa:	4629      	mov	r1, r5
 8009cac:	f7f6 faec 	bl	8000288 <__aeabi_dsub>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	ec51 0b19 	vmov	r0, r1, d9
 8009cb8:	f7f6 fdc8 	bl	800084c <__aeabi_ddiv>
 8009cbc:	4632      	mov	r2, r6
 8009cbe:	4604      	mov	r4, r0
 8009cc0:	460d      	mov	r5, r1
 8009cc2:	463b      	mov	r3, r7
 8009cc4:	4640      	mov	r0, r8
 8009cc6:	4649      	mov	r1, r9
 8009cc8:	f7f6 fc96 	bl	80005f8 <__aeabi_dmul>
 8009ccc:	4632      	mov	r2, r6
 8009cce:	463b      	mov	r3, r7
 8009cd0:	f7f6 fadc 	bl	800028c <__adddf3>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	4620      	mov	r0, r4
 8009cda:	4629      	mov	r1, r5
 8009cdc:	f7f6 fad4 	bl	8000288 <__aeabi_dsub>
 8009ce0:	4642      	mov	r2, r8
 8009ce2:	464b      	mov	r3, r9
 8009ce4:	f7f6 fad0 	bl	8000288 <__aeabi_dsub>
 8009ce8:	460b      	mov	r3, r1
 8009cea:	4602      	mov	r2, r0
 8009cec:	493a      	ldr	r1, [pc, #232]	; (8009dd8 <__ieee754_pow+0xa48>)
 8009cee:	2000      	movs	r0, #0
 8009cf0:	f7f6 faca 	bl	8000288 <__aeabi_dsub>
 8009cf4:	ec41 0b10 	vmov	d0, r0, r1
 8009cf8:	ee10 3a90 	vmov	r3, s1
 8009cfc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009d00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d04:	da2b      	bge.n	8009d5e <__ieee754_pow+0x9ce>
 8009d06:	4650      	mov	r0, sl
 8009d08:	f000 f95e 	bl	8009fc8 <scalbn>
 8009d0c:	ec51 0b10 	vmov	r0, r1, d0
 8009d10:	ec53 2b18 	vmov	r2, r3, d8
 8009d14:	f7ff bbed 	b.w	80094f2 <__ieee754_pow+0x162>
 8009d18:	4b30      	ldr	r3, [pc, #192]	; (8009ddc <__ieee754_pow+0xa4c>)
 8009d1a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009d1e:	429e      	cmp	r6, r3
 8009d20:	f77f af0c 	ble.w	8009b3c <__ieee754_pow+0x7ac>
 8009d24:	4b2e      	ldr	r3, [pc, #184]	; (8009de0 <__ieee754_pow+0xa50>)
 8009d26:	440b      	add	r3, r1
 8009d28:	4303      	orrs	r3, r0
 8009d2a:	d009      	beq.n	8009d40 <__ieee754_pow+0x9b0>
 8009d2c:	ec51 0b18 	vmov	r0, r1, d8
 8009d30:	2200      	movs	r2, #0
 8009d32:	2300      	movs	r3, #0
 8009d34:	f7f6 fed2 	bl	8000adc <__aeabi_dcmplt>
 8009d38:	3800      	subs	r0, #0
 8009d3a:	bf18      	it	ne
 8009d3c:	2001      	movne	r0, #1
 8009d3e:	e447      	b.n	80095d0 <__ieee754_pow+0x240>
 8009d40:	4622      	mov	r2, r4
 8009d42:	462b      	mov	r3, r5
 8009d44:	f7f6 faa0 	bl	8000288 <__aeabi_dsub>
 8009d48:	4642      	mov	r2, r8
 8009d4a:	464b      	mov	r3, r9
 8009d4c:	f7f6 feda 	bl	8000b04 <__aeabi_dcmpge>
 8009d50:	2800      	cmp	r0, #0
 8009d52:	f43f aef3 	beq.w	8009b3c <__ieee754_pow+0x7ac>
 8009d56:	e7e9      	b.n	8009d2c <__ieee754_pow+0x99c>
 8009d58:	f04f 0a00 	mov.w	sl, #0
 8009d5c:	e71a      	b.n	8009b94 <__ieee754_pow+0x804>
 8009d5e:	ec51 0b10 	vmov	r0, r1, d0
 8009d62:	4619      	mov	r1, r3
 8009d64:	e7d4      	b.n	8009d10 <__ieee754_pow+0x980>
 8009d66:	491c      	ldr	r1, [pc, #112]	; (8009dd8 <__ieee754_pow+0xa48>)
 8009d68:	2000      	movs	r0, #0
 8009d6a:	f7ff bb30 	b.w	80093ce <__ieee754_pow+0x3e>
 8009d6e:	2000      	movs	r0, #0
 8009d70:	2100      	movs	r1, #0
 8009d72:	f7ff bb2c 	b.w	80093ce <__ieee754_pow+0x3e>
 8009d76:	4630      	mov	r0, r6
 8009d78:	4639      	mov	r1, r7
 8009d7a:	f7ff bb28 	b.w	80093ce <__ieee754_pow+0x3e>
 8009d7e:	9204      	str	r2, [sp, #16]
 8009d80:	f7ff bb7a 	b.w	8009478 <__ieee754_pow+0xe8>
 8009d84:	2300      	movs	r3, #0
 8009d86:	f7ff bb64 	b.w	8009452 <__ieee754_pow+0xc2>
 8009d8a:	bf00      	nop
 8009d8c:	f3af 8000 	nop.w
 8009d90:	00000000 	.word	0x00000000
 8009d94:	3fe62e43 	.word	0x3fe62e43
 8009d98:	fefa39ef 	.word	0xfefa39ef
 8009d9c:	3fe62e42 	.word	0x3fe62e42
 8009da0:	0ca86c39 	.word	0x0ca86c39
 8009da4:	be205c61 	.word	0xbe205c61
 8009da8:	72bea4d0 	.word	0x72bea4d0
 8009dac:	3e663769 	.word	0x3e663769
 8009db0:	c5d26bf1 	.word	0xc5d26bf1
 8009db4:	3ebbbd41 	.word	0x3ebbbd41
 8009db8:	af25de2c 	.word	0xaf25de2c
 8009dbc:	3f11566a 	.word	0x3f11566a
 8009dc0:	16bebd93 	.word	0x16bebd93
 8009dc4:	3f66c16c 	.word	0x3f66c16c
 8009dc8:	5555553e 	.word	0x5555553e
 8009dcc:	3fc55555 	.word	0x3fc55555
 8009dd0:	3fe00000 	.word	0x3fe00000
 8009dd4:	000fffff 	.word	0x000fffff
 8009dd8:	3ff00000 	.word	0x3ff00000
 8009ddc:	4090cbff 	.word	0x4090cbff
 8009de0:	3f6f3400 	.word	0x3f6f3400
 8009de4:	652b82fe 	.word	0x652b82fe
 8009de8:	3c971547 	.word	0x3c971547

08009dec <__ieee754_sqrt>:
 8009dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009df0:	ec55 4b10 	vmov	r4, r5, d0
 8009df4:	4e55      	ldr	r6, [pc, #340]	; (8009f4c <__ieee754_sqrt+0x160>)
 8009df6:	43ae      	bics	r6, r5
 8009df8:	ee10 0a10 	vmov	r0, s0
 8009dfc:	ee10 3a10 	vmov	r3, s0
 8009e00:	462a      	mov	r2, r5
 8009e02:	4629      	mov	r1, r5
 8009e04:	d110      	bne.n	8009e28 <__ieee754_sqrt+0x3c>
 8009e06:	ee10 2a10 	vmov	r2, s0
 8009e0a:	462b      	mov	r3, r5
 8009e0c:	f7f6 fbf4 	bl	80005f8 <__aeabi_dmul>
 8009e10:	4602      	mov	r2, r0
 8009e12:	460b      	mov	r3, r1
 8009e14:	4620      	mov	r0, r4
 8009e16:	4629      	mov	r1, r5
 8009e18:	f7f6 fa38 	bl	800028c <__adddf3>
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	460d      	mov	r5, r1
 8009e20:	ec45 4b10 	vmov	d0, r4, r5
 8009e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e28:	2d00      	cmp	r5, #0
 8009e2a:	dc10      	bgt.n	8009e4e <__ieee754_sqrt+0x62>
 8009e2c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009e30:	4330      	orrs	r0, r6
 8009e32:	d0f5      	beq.n	8009e20 <__ieee754_sqrt+0x34>
 8009e34:	b15d      	cbz	r5, 8009e4e <__ieee754_sqrt+0x62>
 8009e36:	ee10 2a10 	vmov	r2, s0
 8009e3a:	462b      	mov	r3, r5
 8009e3c:	ee10 0a10 	vmov	r0, s0
 8009e40:	f7f6 fa22 	bl	8000288 <__aeabi_dsub>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	f7f6 fd00 	bl	800084c <__aeabi_ddiv>
 8009e4c:	e7e6      	b.n	8009e1c <__ieee754_sqrt+0x30>
 8009e4e:	1512      	asrs	r2, r2, #20
 8009e50:	d074      	beq.n	8009f3c <__ieee754_sqrt+0x150>
 8009e52:	07d4      	lsls	r4, r2, #31
 8009e54:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009e58:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8009e5c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009e60:	bf5e      	ittt	pl
 8009e62:	0fda      	lsrpl	r2, r3, #31
 8009e64:	005b      	lslpl	r3, r3, #1
 8009e66:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8009e6a:	2400      	movs	r4, #0
 8009e6c:	0fda      	lsrs	r2, r3, #31
 8009e6e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009e72:	107f      	asrs	r7, r7, #1
 8009e74:	005b      	lsls	r3, r3, #1
 8009e76:	2516      	movs	r5, #22
 8009e78:	4620      	mov	r0, r4
 8009e7a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009e7e:	1886      	adds	r6, r0, r2
 8009e80:	428e      	cmp	r6, r1
 8009e82:	bfde      	ittt	le
 8009e84:	1b89      	suble	r1, r1, r6
 8009e86:	18b0      	addle	r0, r6, r2
 8009e88:	18a4      	addle	r4, r4, r2
 8009e8a:	0049      	lsls	r1, r1, #1
 8009e8c:	3d01      	subs	r5, #1
 8009e8e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009e92:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009e96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009e9a:	d1f0      	bne.n	8009e7e <__ieee754_sqrt+0x92>
 8009e9c:	462a      	mov	r2, r5
 8009e9e:	f04f 0e20 	mov.w	lr, #32
 8009ea2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009ea6:	4281      	cmp	r1, r0
 8009ea8:	eb06 0c05 	add.w	ip, r6, r5
 8009eac:	dc02      	bgt.n	8009eb4 <__ieee754_sqrt+0xc8>
 8009eae:	d113      	bne.n	8009ed8 <__ieee754_sqrt+0xec>
 8009eb0:	459c      	cmp	ip, r3
 8009eb2:	d811      	bhi.n	8009ed8 <__ieee754_sqrt+0xec>
 8009eb4:	f1bc 0f00 	cmp.w	ip, #0
 8009eb8:	eb0c 0506 	add.w	r5, ip, r6
 8009ebc:	da43      	bge.n	8009f46 <__ieee754_sqrt+0x15a>
 8009ebe:	2d00      	cmp	r5, #0
 8009ec0:	db41      	blt.n	8009f46 <__ieee754_sqrt+0x15a>
 8009ec2:	f100 0801 	add.w	r8, r0, #1
 8009ec6:	1a09      	subs	r1, r1, r0
 8009ec8:	459c      	cmp	ip, r3
 8009eca:	bf88      	it	hi
 8009ecc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009ed0:	eba3 030c 	sub.w	r3, r3, ip
 8009ed4:	4432      	add	r2, r6
 8009ed6:	4640      	mov	r0, r8
 8009ed8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009edc:	f1be 0e01 	subs.w	lr, lr, #1
 8009ee0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009ee4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009ee8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009eec:	d1db      	bne.n	8009ea6 <__ieee754_sqrt+0xba>
 8009eee:	430b      	orrs	r3, r1
 8009ef0:	d006      	beq.n	8009f00 <__ieee754_sqrt+0x114>
 8009ef2:	1c50      	adds	r0, r2, #1
 8009ef4:	bf13      	iteet	ne
 8009ef6:	3201      	addne	r2, #1
 8009ef8:	3401      	addeq	r4, #1
 8009efa:	4672      	moveq	r2, lr
 8009efc:	f022 0201 	bicne.w	r2, r2, #1
 8009f00:	1063      	asrs	r3, r4, #1
 8009f02:	0852      	lsrs	r2, r2, #1
 8009f04:	07e1      	lsls	r1, r4, #31
 8009f06:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009f0a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009f0e:	bf48      	it	mi
 8009f10:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009f14:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8009f18:	4614      	mov	r4, r2
 8009f1a:	e781      	b.n	8009e20 <__ieee754_sqrt+0x34>
 8009f1c:	0ad9      	lsrs	r1, r3, #11
 8009f1e:	3815      	subs	r0, #21
 8009f20:	055b      	lsls	r3, r3, #21
 8009f22:	2900      	cmp	r1, #0
 8009f24:	d0fa      	beq.n	8009f1c <__ieee754_sqrt+0x130>
 8009f26:	02cd      	lsls	r5, r1, #11
 8009f28:	d50a      	bpl.n	8009f40 <__ieee754_sqrt+0x154>
 8009f2a:	f1c2 0420 	rsb	r4, r2, #32
 8009f2e:	fa23 f404 	lsr.w	r4, r3, r4
 8009f32:	1e55      	subs	r5, r2, #1
 8009f34:	4093      	lsls	r3, r2
 8009f36:	4321      	orrs	r1, r4
 8009f38:	1b42      	subs	r2, r0, r5
 8009f3a:	e78a      	b.n	8009e52 <__ieee754_sqrt+0x66>
 8009f3c:	4610      	mov	r0, r2
 8009f3e:	e7f0      	b.n	8009f22 <__ieee754_sqrt+0x136>
 8009f40:	0049      	lsls	r1, r1, #1
 8009f42:	3201      	adds	r2, #1
 8009f44:	e7ef      	b.n	8009f26 <__ieee754_sqrt+0x13a>
 8009f46:	4680      	mov	r8, r0
 8009f48:	e7bd      	b.n	8009ec6 <__ieee754_sqrt+0xda>
 8009f4a:	bf00      	nop
 8009f4c:	7ff00000 	.word	0x7ff00000

08009f50 <with_errno>:
 8009f50:	b570      	push	{r4, r5, r6, lr}
 8009f52:	4604      	mov	r4, r0
 8009f54:	460d      	mov	r5, r1
 8009f56:	4616      	mov	r6, r2
 8009f58:	f7fc f9fa 	bl	8006350 <__errno>
 8009f5c:	4629      	mov	r1, r5
 8009f5e:	6006      	str	r6, [r0, #0]
 8009f60:	4620      	mov	r0, r4
 8009f62:	bd70      	pop	{r4, r5, r6, pc}

08009f64 <xflow>:
 8009f64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f66:	4614      	mov	r4, r2
 8009f68:	461d      	mov	r5, r3
 8009f6a:	b108      	cbz	r0, 8009f70 <xflow+0xc>
 8009f6c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009f70:	e9cd 2300 	strd	r2, r3, [sp]
 8009f74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f78:	4620      	mov	r0, r4
 8009f7a:	4629      	mov	r1, r5
 8009f7c:	f7f6 fb3c 	bl	80005f8 <__aeabi_dmul>
 8009f80:	2222      	movs	r2, #34	; 0x22
 8009f82:	b003      	add	sp, #12
 8009f84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f88:	f7ff bfe2 	b.w	8009f50 <with_errno>

08009f8c <__math_uflow>:
 8009f8c:	b508      	push	{r3, lr}
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009f94:	f7ff ffe6 	bl	8009f64 <xflow>
 8009f98:	ec41 0b10 	vmov	d0, r0, r1
 8009f9c:	bd08      	pop	{r3, pc}

08009f9e <__math_oflow>:
 8009f9e:	b508      	push	{r3, lr}
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8009fa6:	f7ff ffdd 	bl	8009f64 <xflow>
 8009faa:	ec41 0b10 	vmov	d0, r0, r1
 8009fae:	bd08      	pop	{r3, pc}

08009fb0 <finite>:
 8009fb0:	b082      	sub	sp, #8
 8009fb2:	ed8d 0b00 	vstr	d0, [sp]
 8009fb6:	9801      	ldr	r0, [sp, #4]
 8009fb8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8009fbc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009fc0:	0fc0      	lsrs	r0, r0, #31
 8009fc2:	b002      	add	sp, #8
 8009fc4:	4770      	bx	lr
	...

08009fc8 <scalbn>:
 8009fc8:	b570      	push	{r4, r5, r6, lr}
 8009fca:	ec55 4b10 	vmov	r4, r5, d0
 8009fce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009fd2:	4606      	mov	r6, r0
 8009fd4:	462b      	mov	r3, r5
 8009fd6:	b99a      	cbnz	r2, 800a000 <scalbn+0x38>
 8009fd8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009fdc:	4323      	orrs	r3, r4
 8009fde:	d036      	beq.n	800a04e <scalbn+0x86>
 8009fe0:	4b39      	ldr	r3, [pc, #228]	; (800a0c8 <scalbn+0x100>)
 8009fe2:	4629      	mov	r1, r5
 8009fe4:	ee10 0a10 	vmov	r0, s0
 8009fe8:	2200      	movs	r2, #0
 8009fea:	f7f6 fb05 	bl	80005f8 <__aeabi_dmul>
 8009fee:	4b37      	ldr	r3, [pc, #220]	; (800a0cc <scalbn+0x104>)
 8009ff0:	429e      	cmp	r6, r3
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	460d      	mov	r5, r1
 8009ff6:	da10      	bge.n	800a01a <scalbn+0x52>
 8009ff8:	a32b      	add	r3, pc, #172	; (adr r3, 800a0a8 <scalbn+0xe0>)
 8009ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ffe:	e03a      	b.n	800a076 <scalbn+0xae>
 800a000:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a004:	428a      	cmp	r2, r1
 800a006:	d10c      	bne.n	800a022 <scalbn+0x5a>
 800a008:	ee10 2a10 	vmov	r2, s0
 800a00c:	4620      	mov	r0, r4
 800a00e:	4629      	mov	r1, r5
 800a010:	f7f6 f93c 	bl	800028c <__adddf3>
 800a014:	4604      	mov	r4, r0
 800a016:	460d      	mov	r5, r1
 800a018:	e019      	b.n	800a04e <scalbn+0x86>
 800a01a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a01e:	460b      	mov	r3, r1
 800a020:	3a36      	subs	r2, #54	; 0x36
 800a022:	4432      	add	r2, r6
 800a024:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a028:	428a      	cmp	r2, r1
 800a02a:	dd08      	ble.n	800a03e <scalbn+0x76>
 800a02c:	2d00      	cmp	r5, #0
 800a02e:	a120      	add	r1, pc, #128	; (adr r1, 800a0b0 <scalbn+0xe8>)
 800a030:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a034:	da1c      	bge.n	800a070 <scalbn+0xa8>
 800a036:	a120      	add	r1, pc, #128	; (adr r1, 800a0b8 <scalbn+0xf0>)
 800a038:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a03c:	e018      	b.n	800a070 <scalbn+0xa8>
 800a03e:	2a00      	cmp	r2, #0
 800a040:	dd08      	ble.n	800a054 <scalbn+0x8c>
 800a042:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a046:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a04a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a04e:	ec45 4b10 	vmov	d0, r4, r5
 800a052:	bd70      	pop	{r4, r5, r6, pc}
 800a054:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a058:	da19      	bge.n	800a08e <scalbn+0xc6>
 800a05a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a05e:	429e      	cmp	r6, r3
 800a060:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a064:	dd0a      	ble.n	800a07c <scalbn+0xb4>
 800a066:	a112      	add	r1, pc, #72	; (adr r1, 800a0b0 <scalbn+0xe8>)
 800a068:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d1e2      	bne.n	800a036 <scalbn+0x6e>
 800a070:	a30f      	add	r3, pc, #60	; (adr r3, 800a0b0 <scalbn+0xe8>)
 800a072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a076:	f7f6 fabf 	bl	80005f8 <__aeabi_dmul>
 800a07a:	e7cb      	b.n	800a014 <scalbn+0x4c>
 800a07c:	a10a      	add	r1, pc, #40	; (adr r1, 800a0a8 <scalbn+0xe0>)
 800a07e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d0b8      	beq.n	8009ff8 <scalbn+0x30>
 800a086:	a10e      	add	r1, pc, #56	; (adr r1, 800a0c0 <scalbn+0xf8>)
 800a088:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a08c:	e7b4      	b.n	8009ff8 <scalbn+0x30>
 800a08e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a092:	3236      	adds	r2, #54	; 0x36
 800a094:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a098:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a09c:	4620      	mov	r0, r4
 800a09e:	4b0c      	ldr	r3, [pc, #48]	; (800a0d0 <scalbn+0x108>)
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	e7e8      	b.n	800a076 <scalbn+0xae>
 800a0a4:	f3af 8000 	nop.w
 800a0a8:	c2f8f359 	.word	0xc2f8f359
 800a0ac:	01a56e1f 	.word	0x01a56e1f
 800a0b0:	8800759c 	.word	0x8800759c
 800a0b4:	7e37e43c 	.word	0x7e37e43c
 800a0b8:	8800759c 	.word	0x8800759c
 800a0bc:	fe37e43c 	.word	0xfe37e43c
 800a0c0:	c2f8f359 	.word	0xc2f8f359
 800a0c4:	81a56e1f 	.word	0x81a56e1f
 800a0c8:	43500000 	.word	0x43500000
 800a0cc:	ffff3cb0 	.word	0xffff3cb0
 800a0d0:	3c900000 	.word	0x3c900000

0800a0d4 <_init>:
 800a0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d6:	bf00      	nop
 800a0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0da:	bc08      	pop	{r3}
 800a0dc:	469e      	mov	lr, r3
 800a0de:	4770      	bx	lr

0800a0e0 <_fini>:
 800a0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e2:	bf00      	nop
 800a0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0e6:	bc08      	pop	{r3}
 800a0e8:	469e      	mov	lr, r3
 800a0ea:	4770      	bx	lr
