#include <cstddef>
#include <cstdint>

// tests/mmio_xview/hardwidth_rejects_strict_mode_compile_fail.cpp
//
// Contract (ยง13):
//   If MADPACKET_STRICT_MMIO is defined, certain bus-word helpers fall back to bytewise
//   access. If MADPACKET_MMIO_HARDWIDTH is ALSO defined, those helpers reject compilation
//   instead of falling back, because strict-mode bytewise access can violate hardware rules
//   on targets that require strict transaction widths.
//
// This translation unit is expected to FAIL compilation.
//
// Mechanism (as implemented in madpacket.hpp):
//   In strict mode + hardwidth, bus-word helpers (mmio_load_bus_host/mmio_store_bus_host)
//   contain a static_assert that fires when the code path would need bus-word typed access
//   but strict mode forbids it.
//
// We trigger that static_assert in multiple independent ways to ensure the compile-fail
// is robust against refactors that might change which operations route through bus-word
// helpers. All triggers are "absolutely needed" and directly test the stated contract.

#define MADPACKET_STRICT_MMIO 1
#define MADPACKET_MMIO_HARDWIDTH 1
#include "madpacket.hpp"

namespace {
  using Bus = mad::reg::bus32;
  static_assert(Bus::bytes == 4);
  static_assert(Bus::align == 4);
  static_assert(Bus::bits == 32);

  using CfgBus = mad::reg::cfg_enforce_bus<Bus, Bus::align>;

  // Trigger #1: Bitfield that fits in one bus word.
  //   xview bitfield one-word path uses bus-word RMW helpers.
  using PBitfield = mad::packet<
    mad::pad_bits<5>,
    mad::ubits<10, "bf10">,
    mad::pad_bits<17>
  >;
  static_assert(PBitfield::total_bytes == 4);

  inline std::uint32_t trigger_bitfield(volatile void* p) {
    auto vx = mad::reg::make_xview<PBitfield, CfgBus>(p);
    // Instantiates bus-word load helper in strict+hardwidth -> should static_assert.
    return static_cast<std::uint32_t>(vx.get<"bf10">());
  }

  // Trigger #2: Scalar store promoted to bus-word path.
  //   We force a 16-bit scalar to use bus-word RMW by forbidding 2-byte accesses.
  //   The bus-word write helper is then required (and should be rejected under hardwidth).
  using Caps4Only = mad::reg::caps<mad::reg::mask_for_bytes(4), mad::reg::mask_for_bytes(4)>;
  using CfgPromote = mad::reg::cfg<Bus, Bus::align,
                                  mad::reg::width_policy::native,
                                  mad::reg::align_policy::unchecked,
                                  Caps4Only>;

  using PScalarPromote = mad::packet<
    mad::u8<"g0">, mad::u8<"g1">, mad::u8<"g2">,
    mad::be_u16<"a16_be">,  // at byte offset 3 (crosses word boundary, forces multi-word logic)
    mad::u8<"g5">, mad::u8<"g6">, mad::u8<"g7">
  >;
  static_assert(PScalarPromote::total_bytes == 8);

  inline void trigger_promoted_scalar(volatile void* p) {
    auto vx = mad::reg::make_xview<PScalarPromote, CfgPromote>(p);
    // Forces bus-word helper instantiation for write path (strict+hardwidth -> should static_assert).
    vx.set<"a16_be">(0xABCDu);
  }

  // Trigger #3: Explicit bus-word access by reading a bus-word sized scalar under enforce_bus.
  //   Even if some implementations route u32 through scalar helpers, enforce_bus configs
  //   are permitted to use bus-word helpers in xview algorithms (especially for multi-word
  //   assembly/byte extraction). This trigger is a secondary safety net.
  using PBusWord = mad::packet<
    mad::u32<"w0">
  >;
  static_assert(PBusWord::total_bytes == 4);

  inline std::uint32_t trigger_busword_scalar(volatile void* p) {
    auto vx = mad::reg::make_xview<PBusWord, CfgBus>(p);
    return static_cast<std::uint32_t>(vx.get<"w0">());
  }
}
int main() {
  alignas(4) std::byte mem0[PBitfield::total_bytes]{};
  alignas(4) std::byte mem1[PScalarPromote::total_bytes]{};
  alignas(4) std::byte mem2[PBusWord::total_bytes]{};

  (void)trigger_bitfield(reinterpret_cast<volatile void*>(mem0));
  trigger_promoted_scalar(reinterpret_cast<volatile void*>(mem1));
  (void)trigger_busword_scalar(reinterpret_cast<volatile void*>(mem2));

  return 0;
}
