Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  1 17:04:39 2024
| Host         : DESKTOP-VGDP77D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_design_wrapper_control_sets_placed.rpt
| Design       : block_design_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   419 |
|    Minimum number of control sets                        |   323 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    96 |
| Unused register locations in slices containing registers |   565 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   419 |
| >= 0 to < 4        |    91 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |    29 |
| >= 14 to < 16      |    17 |
| >= 16              |   139 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             688 |          379 |
| No           | No                    | Yes                    |             117 |           34 |
| No           | Yes                   | No                     |             488 |          206 |
| Yes          | No                    | No                     |            4862 |          939 |
| Yes          | No                    | Yes                    |             120 |           23 |
| Yes          | Yes                   | No                     |            3868 |          743 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                                          Set/Reset Signal                                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[127]_i_1_n_0                                                                                                                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[63]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[31]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[63]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[95]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[127]_i_1_n_0                                                                                                                                                                                                                  | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[31]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[31]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[95]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[63]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                        | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                 |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                         | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                             | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                   | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                          |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/shandshake_r_reg[0]                                                                                                                                           | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                     |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                              |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/shandshake_r_reg[0]                                                                                                                                           | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                         | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                     |                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_ier10_out                                                                                                                                                                                                                         | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[95]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[31]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[127]_i_1_n_0                                                                                                                                                                                                                  | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_clr                                                                                                                                                                           |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[63]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                   | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | block_design_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                          |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                            |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                           |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              3 |         1.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                               |                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                                           |                3 |              3 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                2 |              3 |         1.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                                |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[95]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[127]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                         |                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                         |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                     | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                   |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                  |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                     | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                       |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                1 |              3 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                          | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                3 |              4 |         1.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                3 |              4 |         1.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                1 |              4 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                             |                4 |              4 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1                                                                                                                                |                3 |              4 |         1.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                1 |              4 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[95]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                 |                1 |              4 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                  | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                    | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[3][0] |                1 |              4 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1                                                                                                                                |                1 |              4 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/grp_permutation_fu_219/flow_control_loop_pipe_sequential_init_U/grp_permutation_fu_219_ap_start_reg_reg_4[0]                                                                                                                                           |                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                             |                2 |              4 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | block_design_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[127]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                3 |              5 |         1.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                         | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                         | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                               | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                               | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                              |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              5 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_out_stream_V_data_V_U/ap_done                                                                                                                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[31]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                5 |              5 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[63]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                5 |              5 |         1.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                 | block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                         | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              5 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | block_design_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                   |                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1                                                                                                                     |                2 |              6 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                4 |              6 |         1.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                4 |              6 |         1.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | block_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[31]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                5 |              6 |         1.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                       | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                       | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[63]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                5 |              6 |         1.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                       | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[95]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                       | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[127]_i_1_n_0                                                                                                                                                                                                                  | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                               | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                        |                1 |              7 |         7.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                               | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                        |                1 |              7 |         7.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                4 |              7 |         1.75 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                              | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              8 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                              |                2 |              8 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[95]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                              |                3 |              8 |         2.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/grp_permutation_fu_219_ap_start_reg                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_out_stream_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[31]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                2 |              8 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                2 |              8 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[63]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[127]_i_1_n_0                                                                                                                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_out_stream_V_keep_V_U/B_V_data_1_payload_A[7]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_in_stream_V_keep_V_U/B_V_data_1_payload_A[7]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_in_stream_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                3 |              8 |         2.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                               |                4 |              8 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                    | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                            |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                               |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                2 |              8 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/waddr                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                              | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                    |                1 |              8 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[63]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                4 |              9 |         2.25 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                4 |              9 |         2.25 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                2 |              9 |         4.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                        | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                2 |              9 |         4.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                  | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                2 |              9 |         4.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[31]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[95]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                1 |             10 |        10.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[31]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                9 |             10 |         1.11 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[95]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                8 |             10 |         1.25 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                              |                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[127]_i_1_n_0                                                                                                                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                5 |             10 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                              |                                                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                3 |             10 |         3.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                1 |             10 |        10.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                1 |             10 |        10.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                        | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                3 |             10 |         3.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                2 |             10 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[127]_i_1_n_0                                                                                                                                                                                                                  | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                8 |             10 |         1.25 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                  |                2 |             10 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                4 |             10 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[63]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                9 |             10 |         1.11 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                  |                                                                                                                                                                                                                                                                    |                1 |             10 |        10.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             10 |         3.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             10 |         3.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                2 |             10 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                3 |             10 |         3.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                2 |             10 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[31]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                8 |             11 |         1.38 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[63]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                8 |             11 |         1.38 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[95]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                7 |             12 |         1.71 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                4 |             12 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             12 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          |                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[95]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               10 |             12 |         1.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                4 |             12 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[127]_i_1_n_0                                                                                                                                                                                                                  | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               10 |             12 |         1.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[127]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                7 |             12 |         1.71 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                5 |             12 |         2.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                |                3 |             12 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             12 |         6.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             12 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[127]_i_1_n_0                                                                                                                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                8 |             13 |         1.62 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                   | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                   |                5 |             13 |         2.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[95]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               10 |             13 |         1.30 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                              | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                6 |             13 |         2.17 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                             | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                |                3 |             13 |         4.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[127]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               10 |             13 |         1.30 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                              | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                6 |             13 |         2.17 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                   |                5 |             13 |         2.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[95]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |                8 |             13 |         1.62 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                   |                                                                                                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                    |                2 |             14 |         7.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[31]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               11 |             14 |         1.27 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[63]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               10 |             14 |         1.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                          | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                2 |             14 |         7.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[63]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               10 |             14 |         1.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_nonce[31]_i_1_n_0                                                                                                                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               10 |             14 |         1.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                    | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             14 |         2.80 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                7 |             14 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_key[31]_i_1_n_0                                                                                                                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               10 |             14 |         1.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/int_in_tag[63]_i_1_n_0                                                                                                                                                                                                                | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               11 |             14 |         1.27 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                    |                6 |             15 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                4 |             15 |         3.75 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                6 |             15 |         2.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                      |                7 |             15 |         2.14 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                   |                5 |             16 |         3.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |                2 |             16 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             16 |         2.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                        |                                                                                                                                                                                                                                                                    |                1 |             16 |        16.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                        | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                   |                5 |             16 |         3.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                      |               11 |             17 |         1.55 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/axi_smc_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                      |                3 |             18 |         6.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                         |                                                                                                                                                                                                                                                                    |                4 |             21 |         5.25 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                    | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                |                3 |             22 |         7.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                    |                2 |             23 |        11.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             26 |         6.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                  | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                5 |             26 |         5.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                              | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                8 |             26 |         3.25 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |               10 |             26 |         2.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               14 |             27 |         1.93 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                    |                3 |             28 |         9.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                    |                4 |             28 |         7.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |               10 |             28 |         2.80 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                    |                3 |             28 |         9.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                         |                                                                                                                                                                                                                                                                    |                6 |             28 |         4.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                    |                7 |             29 |         4.14 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                    |                2 |             29 |        14.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                    |                2 |             29 |        14.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                    |                3 |             29 |         9.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                    |                9 |             29 |         3.22 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                    |                3 |             29 |         9.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                     | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                7 |             31 |         4.43 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                8 |             31 |         3.88 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                      |               15 |             32 |         2.13 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                      |               18 |             32 |         1.78 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                      |               17 |             32 |         1.88 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                   |               10 |             32 |         3.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                      |               16 |             32 |         2.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                 | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |                9 |             32 |         3.56 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                      |               17 |             32 |         1.88 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                      |               17 |             32 |         1.88 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                      |               17 |             32 |         1.88 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                      |               17 |             32 |         1.88 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ASCON128_s_axi_U/ar_hs                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                    |               29 |             32 |         1.10 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                               | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                    |               12 |             32 |         2.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                               | block_design_i/ascon/ascon_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               13 |             32 |         2.46 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_out_stream_V_data_V_U/ap_done                                                                                                                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                      |               12 |             33 |         2.75 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                     |               11 |             33 |         3.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                     | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                          |                3 |             33 |        11.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                    | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                   |                9 |             33 |         3.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                    |                3 |             34 |        11.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                    |                6 |             34 |         5.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                    |                3 |             34 |        11.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                    |                3 |             34 |        11.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                    |                3 |             34 |        11.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                    |                6 |             35 |         5.83 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |                6 |             35 |         5.83 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                    |               10 |             35 |         3.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                    |                7 |             35 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                    |                8 |             35 |         4.38 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                    |                7 |             35 |         5.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                          | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |                6 |             36 |         6.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                    |                3 |             38 |        12.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                      |               10 |             39 |         3.90 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                      |                9 |             39 |         4.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |               11 |             39 |         3.55 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                      |               10 |             39 |         3.90 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                               | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |                7 |             40 |         5.71 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                               |                                                                                                                                                                                                                                                                    |                3 |             40 |        13.33 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                       | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                5 |             41 |         8.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                        | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                   |                8 |             42 |         5.25 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                5 |             43 |         8.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_out_stream_V_data_V_U/ap_done                                                                                                                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                      |               21 |             44 |         2.10 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                    |               11 |             46 |         4.18 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                    |               15 |             46 |         3.07 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                    |               14 |             46 |         3.29 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                    |               15 |             46 |         3.07 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                    |               11 |             46 |         4.18 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                    |               16 |             46 |         2.88 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                    |               10 |             46 |         4.60 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                    |               11 |             46 |         4.18 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_out_stream_V_data_V_U/ap_done                                                                                                                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                      |               25 |             47 |         1.88 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                               |               10 |             52 |         5.20 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |               24 |             58 |         2.42 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                      | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                      |               10 |             59 |         5.90 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                         | block_design_i/ascon/ascon_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                      |               10 |             59 |         5.90 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                        | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                9 |             60 |         6.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                             | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |                9 |             60 |         6.67 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_A[63]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                    |                9 |             64 |         7.11 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            |                                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                      |                                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_in_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                |                                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/regslice_both_in_stream_V_data_V_U/B_V_data_1_payload_A[63]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                    |               14 |             64 |         4.57 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                      |               24 |             65 |         2.71 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                    |               20 |             69 |         3.45 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                    |               22 |             69 |         3.14 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                    |               27 |             69 |         2.56 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                    |               17 |             69 |         4.06 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               10 |             71 |         7.10 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                                                    |               16 |             72 |         4.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                    |               16 |             72 |         4.50 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |               21 |             73 |         3.48 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                               | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |               21 |             73 |         3.48 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                     | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                      |               21 |             73 |         3.48 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                9 |             73 |         8.11 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                           |               21 |             73 |         3.48 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                           | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |               14 |             78 |         5.57 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                       | block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                 |               14 |             78 |         5.57 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                        |               24 |             81 |         3.38 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                      |               31 |             91 |         2.94 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | block_design_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                      |               24 |             91 |         3.79 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                    |                7 |            112 |        16.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                    |                7 |            112 |        16.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ap_CS_fsm_state9                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                    |               57 |            128 |         2.25 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               12 |            139 |        11.58 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               13 |            151 |        11.62 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                    |               10 |            160 |        16.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                    |               11 |            176 |        16.00 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/grp_permutation_fu_219/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                    |              195 |            320 |         1.64 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/grp_permutation_fu_219/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                    |              140 |            320 |         2.29 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/grp_permutation_fu_219/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[1][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                    |              140 |            320 |         2.29 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ap_CS_fsm_state6                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                    |              164 |            320 |         1.95 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ap_CS_fsm_state8                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                    |              186 |            320 |         1.72 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                    |              204 |            321 |         1.57 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                    |              161 |            385 |         2.39 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 | block_design_i/ascon/ascon128/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                    |              187 |            386 |         2.06 |
|  block_design_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                    |              379 |            691 |         1.82 |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


