Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Feb  8 19:25:39 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-339119343.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.083        0.000                      0                12590        0.021        0.000                      0                12590        0.264        0.000                       0                  4025  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.272        0.000                      0                  381        0.101        0.000                      0                  381        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.382        0.000                      0                  227        0.122        0.000                      0                  227        3.500        0.000                       0                   102  
sys_clk                       0.083        0.000                      0                11968        0.021        0.000                      0                11968        3.750        0.000                       0                  3666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.456     6.984 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.174    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X157Y164       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=9, routed)           1.696     8.173    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.354     8.528    
                         clock uncertainty           -0.053     8.475    
    SLICE_X157Y164       FDPE (Setup_fdpe_C_D)       -0.047     8.428    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.718ns (31.093%)  route 1.591ns (68.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.097ns = ( 11.097 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.419     6.947 r  FDPE_3/Q
                         net (fo=5, routed)           1.064     8.010    clk200_rst
    SLICE_X154Y165       LUT6 (Prop_lut6_I5_O)        0.299     8.309 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.528     8.837    netsoc_ic_reset_i_1_n_0
    SLICE_X153Y165       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.620    11.097    clk200_clk
    SLICE_X153Y165       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.315    11.413    
                         clock uncertainty           -0.053    11.360    
    SLICE_X153Y165       FDRE (Setup_fdre_C_D)       -0.067    11.293    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y165       FDSE (Prop_fdse_C_Q)         0.518     6.971 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.800    netsoc_reset_counter[0]
    SLICE_X154Y165       LUT4 (Prop_lut4_I1_O)        0.124     7.924 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.303    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.453    
                         clock uncertainty           -0.053    11.400    
    SLICE_X154Y165       FDSE (Setup_fdse_C_CE)      -0.169    11.231    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y165       FDSE (Prop_fdse_C_Q)         0.518     6.971 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.800    netsoc_reset_counter[0]
    SLICE_X154Y165       LUT4 (Prop_lut4_I1_O)        0.124     7.924 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.303    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.453    
                         clock uncertainty           -0.053    11.400    
    SLICE_X154Y165       FDSE (Setup_fdse_C_CE)      -0.169    11.231    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y165       FDSE (Prop_fdse_C_Q)         0.518     6.971 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.800    netsoc_reset_counter[0]
    SLICE_X154Y165       LUT4 (Prop_lut4_I1_O)        0.124     7.924 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.303    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.453    
                         clock uncertainty           -0.053    11.400    
    SLICE_X154Y165       FDSE (Setup_fdse_C_CE)      -0.169    11.231    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.738     6.453    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y165       FDSE (Prop_fdse_C_Q)         0.518     6.971 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.800    netsoc_reset_counter[0]
    SLICE_X154Y165       LUT4 (Prop_lut4_I1_O)        0.124     7.924 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.303    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.453    
                         clock uncertainty           -0.053    11.400    
    SLICE_X154Y165       FDSE (Setup_fdse_C_CE)      -0.169    11.231    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.920%)  route 0.781ns (65.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.419     6.947 r  FDPE_3/Q
                         net (fo=5, routed)           0.781     7.727    clk200_rst
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X154Y165       FDSE (Setup_fdse_C_S)       -0.699    10.662    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.920%)  route 0.781ns (65.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.419     6.947 r  FDPE_3/Q
                         net (fo=5, routed)           0.781     7.727    clk200_rst
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X154Y165       FDSE (Setup_fdse_C_S)       -0.699    10.662    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.920%)  route 0.781ns (65.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.419     6.947 r  FDPE_3/Q
                         net (fo=5, routed)           0.781     7.727    clk200_rst
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X154Y165       FDSE (Setup_fdse_C_S)       -0.699    10.662    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.920%)  route 0.781ns (65.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 11.098 - 5.000 ) 
    Source Clock Delay      (SCD):    6.528ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.813     6.528    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.419     6.947 r  FDPE_3/Q
                         net (fo=5, routed)           0.781     7.727    clk200_rst
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.621    11.098    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.315    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X154Y165       FDSE (Setup_fdse_C_S)       -0.699    10.662    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  2.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.641     1.946    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.141     2.087 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.143    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X157Y164       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.912     2.501    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.555     1.946    
    SLICE_X157Y164       FDPE (Hold_fdpe_C_D)         0.075     2.021    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y165       FDSE (Prop_fdse_C_Q)         0.148     2.068 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.253    netsoc_reset_counter[1]
    SLICE_X154Y165       LUT2 (Prop_lut2_I1_O)        0.101     2.354 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.354    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X154Y165       FDSE (Hold_fdse_C_D)         0.131     2.051    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y165       FDSE (Prop_fdse_C_Q)         0.148     2.068 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.257    netsoc_reset_counter[1]
    SLICE_X154Y165       LUT4 (Prop_lut4_I2_O)        0.101     2.358 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.358    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X154Y165       FDSE (Hold_fdse_C_D)         0.131     2.051    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y165       FDSE (Prop_fdse_C_Q)         0.148     2.068 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.257    netsoc_reset_counter[1]
    SLICE_X154Y165       LUT3 (Prop_lut3_I0_O)        0.098     2.355 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.355    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X154Y165       FDSE (Hold_fdse_C_D)         0.121     2.041    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 netsoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.808%)  route 0.319ns (63.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X153Y165       FDRE                                         r  netsoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y165       FDRE (Prop_fdre_C_Q)         0.141     2.061 r  netsoc_ic_reset_reg/Q
                         net (fo=3, routed)           0.144     2.205    netsoc_ic_reset
    SLICE_X154Y165       LUT6 (Prop_lut6_I4_O)        0.045     2.250 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.176     2.425    netsoc_ic_reset_i_1_n_0
    SLICE_X153Y165       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X153Y165       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.553     1.920    
    SLICE_X153Y165       FDRE (Hold_fdre_C_D)         0.070     1.990    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.580%)  route 0.320ns (71.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.641     1.946    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  FDPE_3/Q
                         net (fo=5, routed)           0.320     2.394    clk200_rst
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.956    
    SLICE_X154Y165       FDSE (Hold_fdse_C_S)        -0.045     1.911    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.580%)  route 0.320ns (71.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.641     1.946    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  FDPE_3/Q
                         net (fo=5, routed)           0.320     2.394    clk200_rst
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.956    
    SLICE_X154Y165       FDSE (Hold_fdse_C_S)        -0.045     1.911    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.580%)  route 0.320ns (71.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.641     1.946    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  FDPE_3/Q
                         net (fo=5, routed)           0.320     2.394    clk200_rst
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.956    
    SLICE_X154Y165       FDSE (Hold_fdse_C_S)        -0.045     1.911    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.580%)  route 0.320ns (71.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.641     1.946    clk200_clk
    SLICE_X157Y164       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y164       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  FDPE_3/Q
                         net (fo=5, routed)           0.320     2.394    clk200_rst
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.517     1.956    
    SLICE_X154Y165       FDSE (Hold_fdse_C_S)        -0.045     1.911    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.615     1.920    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y165       FDSE (Prop_fdse_C_Q)         0.148     2.068 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.181    netsoc_reset_counter[3]
    SLICE_X154Y165       LUT4 (Prop_lut4_I3_O)        0.099     2.280 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.396    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.885     2.473    clk200_clk
    SLICE_X154Y165       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.920    
    SLICE_X154Y165       FDSE (Hold_fdse_C_CE)       -0.016     1.904    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X157Y164   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X157Y164   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X153Y165   netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X154Y165   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X154Y165   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X154Y165   netsoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y164   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y164   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X153Y165   netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y164   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y164   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X153Y165   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y164   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y164   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X153Y165   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X154Y165   netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y164   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X157Y164   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X153Y165   netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.938     1.938    eth_rx_clk
    SLICE_X25Y93         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.394 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.584    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X25Y93         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         1.810     3.810    eth_rx_clk
    SLICE_X25Y93         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.128     3.938    
                         clock uncertainty           -0.035     3.903    
    SLICE_X25Y93         FDPE (Setup_fdpe_C_D)       -0.047     3.856    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.856    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.014ns (18.176%)  route 4.565ns (81.824%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 9.816 - 8.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.944     1.944    eth_rx_clk
    SLICE_X8Y92          FDRE                                         r  ethphy_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     2.462 r  ethphy_source_payload_data_reg[6]/Q
                         net (fo=8, routed)           1.667     4.130    p_6_in40_in
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     4.254 r  ethmac_crc32_checker_crc_reg[11]_i_2/O
                         net (fo=2, routed)           0.701     4.954    ethmac_crc32_checker_crc_reg[11]_i_2_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.124     5.078 f  ethmac_crc32_checker_crc_reg[11]_i_1/O
                         net (fo=2, routed)           0.761     5.840    ethmac_crc32_checker_crc_next_reg[11]
    SLICE_X8Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.964 f  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.422     6.386    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.014     7.523    ethmac_crc32_checker_source_source_payload_error
    SLICE_X23Y97         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.816     9.816    eth_rx_clk
    SLICE_X23Y97         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.088     9.904    
                         clock uncertainty           -0.035     9.869    
    SLICE_X23Y97         FDRE (Setup_fdre_C_D)       -0.062     9.807    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 1.212ns (22.177%)  route 4.253ns (77.823%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 9.819 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.938     1.938    eth_rx_clk
    SLICE_X26Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.419     2.357 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.107     3.465    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X26Y94         LUT4 (Prop_lut4_I0_O)        0.297     3.762 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.518     4.280    storage_12_reg_i_8_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.789     5.193    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=14, routed)          0.524     5.841    p_258_in
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.965 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.433     6.398    liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.522 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.882     7.404    ethmac_crc32_checker_crc_ce
    SLICE_X8Y98          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.819     9.819    eth_rx_clk
    SLICE_X8Y98          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
                         clock pessimism              0.088     9.907    
                         clock uncertainty           -0.035     9.872    
    SLICE_X8Y98          FDSE (Setup_fdse_C_CE)      -0.169     9.703    ethmac_crc32_checker_crc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 1.212ns (22.177%)  route 4.253ns (77.823%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 9.819 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.938     1.938    eth_rx_clk
    SLICE_X26Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.419     2.357 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.107     3.465    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X26Y94         LUT4 (Prop_lut4_I0_O)        0.297     3.762 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.518     4.280    storage_12_reg_i_8_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.789     5.193    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=14, routed)          0.524     5.841    p_258_in
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.965 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.433     6.398    liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.522 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.882     7.404    ethmac_crc32_checker_crc_ce
    SLICE_X8Y98          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.819     9.819    eth_rx_clk
    SLICE_X8Y98          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[4]/C
                         clock pessimism              0.088     9.907    
                         clock uncertainty           -0.035     9.872    
    SLICE_X8Y98          FDSE (Setup_fdse_C_CE)      -0.169     9.703    ethmac_crc32_checker_crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.212ns (22.360%)  route 4.208ns (77.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.938     1.938    eth_rx_clk
    SLICE_X26Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.419     2.357 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.107     3.465    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X26Y94         LUT4 (Prop_lut4_I0_O)        0.297     3.762 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.518     4.280    storage_12_reg_i_8_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.789     5.193    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=14, routed)          0.524     5.841    p_258_in
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.965 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.433     6.398    liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.522 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.837     7.359    ethmac_crc32_checker_crc_ce
    SLICE_X9Y96          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.818     9.818    eth_rx_clk
    SLICE_X9Y96          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/C
                         clock pessimism              0.088     9.906    
                         clock uncertainty           -0.035     9.871    
    SLICE_X9Y96          FDSE (Setup_fdse_C_CE)      -0.205     9.666    ethmac_crc32_checker_crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.212ns (22.360%)  route 4.208ns (77.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.938     1.938    eth_rx_clk
    SLICE_X26Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.419     2.357 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.107     3.465    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X26Y94         LUT4 (Prop_lut4_I0_O)        0.297     3.762 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.518     4.280    storage_12_reg_i_8_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.789     5.193    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=14, routed)          0.524     5.841    p_258_in
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.965 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.433     6.398    liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.522 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.837     7.359    ethmac_crc32_checker_crc_ce
    SLICE_X9Y96          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.818     9.818    eth_rx_clk
    SLICE_X9Y96          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[28]/C
                         clock pessimism              0.088     9.906    
                         clock uncertainty           -0.035     9.871    
    SLICE_X9Y96          FDSE (Setup_fdse_C_CE)      -0.205     9.666    ethmac_crc32_checker_crc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.212ns (22.360%)  route 4.208ns (77.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.938     1.938    eth_rx_clk
    SLICE_X26Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.419     2.357 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.107     3.465    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X26Y94         LUT4 (Prop_lut4_I0_O)        0.297     3.762 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.518     4.280    storage_12_reg_i_8_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.789     5.193    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=14, routed)          0.524     5.841    p_258_in
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.965 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.433     6.398    liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.522 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.837     7.359    ethmac_crc32_checker_crc_ce
    SLICE_X9Y96          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.818     9.818    eth_rx_clk
    SLICE_X9Y96          FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
                         clock pessimism              0.088     9.906    
                         clock uncertainty           -0.035     9.871    
    SLICE_X9Y96          FDSE (Setup_fdse_C_CE)      -0.205     9.666    ethmac_crc32_checker_crc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.097ns (20.888%)  route 4.155ns (79.112%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 9.817 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           2.007     4.542    ethphy_rx_ctl
    SLICE_X15Y93         LUT2 (Prop_lut2_I1_O)        0.180     4.722 f  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.620     5.342    ethmac_preamble_checker_sink_last
    SLICE_X15Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.466 r  liteethmacpreamblechecker_state_i_3/O
                         net (fo=1, routed)           0.149     5.615    liteethmacpreamblechecker_state_i_3_n_0
    SLICE_X15Y94         LUT5 (Prop_lut5_I0_O)        0.124     5.739 r  liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.807     6.546    liteethmacpreamblechecker_next_state
    SLICE_X15Y92         LUT5 (Prop_lut5_I3_O)        0.152     6.698 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.572     7.270    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X15Y92         FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.817     9.817    eth_rx_clk
    SLICE_X15Y92         FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.088     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X15Y92         FDRE (Setup_fdre_C_D)       -0.263     9.607    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.212ns (22.381%)  route 4.203ns (77.619%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 9.819 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.938     1.938    eth_rx_clk
    SLICE_X26Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.419     2.357 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.107     3.465    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X26Y94         LUT4 (Prop_lut4_I0_O)        0.297     3.762 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.518     4.280    storage_12_reg_i_8_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.789     5.193    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=14, routed)          0.524     5.841    p_258_in
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.965 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.433     6.398    liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.522 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.832     7.354    ethmac_crc32_checker_crc_ce
    SLICE_X10Y95         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.819     9.819    eth_rx_clk
    SLICE_X10Y95         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[22]/C
                         clock pessimism              0.088     9.907    
                         clock uncertainty           -0.035     9.872    
    SLICE_X10Y95         FDSE (Setup_fdse_C_CE)      -0.169     9.703    ethmac_crc32_checker_crc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.212ns (22.381%)  route 4.203ns (77.619%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 9.819 - 8.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.938     1.938    eth_rx_clk
    SLICE_X26Y95         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.419     2.357 r  ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.107     3.465    ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X26Y94         LUT4 (Prop_lut4_I0_O)        0.297     3.762 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.518     4.280    storage_12_reg_i_8_n_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.404 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.789     5.193    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X16Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=14, routed)          0.524     5.841    p_258_in
    SLICE_X15Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.965 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.433     6.398    liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X15Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.522 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.832     7.354    ethmac_crc32_checker_crc_ce
    SLICE_X10Y95         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.819     9.819    eth_rx_clk
    SLICE_X10Y95         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[27]/C
                         clock pessimism              0.088     9.907    
                         clock uncertainty           -0.035     9.872    
    SLICE_X10Y95         FDSE (Setup_fdse_C_CE)      -0.169     9.703    ethmac_crc32_checker_crc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.703    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  2.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.693     0.693    eth_rx_clk
    SLICE_X15Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.117    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.969     0.969    storage_10_reg_0_7_6_7/WCLK
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X14Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.693     0.693    eth_rx_clk
    SLICE_X15Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.117    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.969     0.969    storage_10_reg_0_7_6_7/WCLK
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X14Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.693     0.693    eth_rx_clk
    SLICE_X15Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.117    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.969     0.969    storage_10_reg_0_7_6_7/WCLK
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X14Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.693     0.693    eth_rx_clk
    SLICE_X15Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.117    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.969     0.969    storage_10_reg_0_7_6_7/WCLK
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X14Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.693     0.693    eth_rx_clk
    SLICE_X15Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.117    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.969     0.969    storage_10_reg_0_7_6_7/WCLK
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X14Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.693     0.693    eth_rx_clk
    SLICE_X15Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.117    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.969     0.969    storage_10_reg_0_7_6_7/WCLK
    SLICE_X14Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X14Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.016    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.693     0.693    eth_rx_clk
    SLICE_X15Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.117    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X14Y95         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.969     0.969    storage_10_reg_0_7_6_7/WCLK
    SLICE_X14Y95         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X14Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.016    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.693     0.693    eth_rx_clk
    SLICE_X15Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     0.834 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.117    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X14Y95         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.969     0.969    storage_10_reg_0_7_6_7/WCLK
    SLICE_X14Y95         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.262     0.706    
    SLICE_X14Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.016    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.690     0.690    eth_rx_clk
    SLICE_X23Y96         FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl7_regs0[5]
    SLICE_X23Y96         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.966     0.966    eth_rx_clk
    SLICE_X23Y96         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X23Y96         FDRE (Hold_fdre_C_D)         0.076     0.766    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.688     0.688    eth_rx_clk
    SLICE_X25Y93         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.829 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     0.885    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X25Y93         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.964     0.964    eth_rx_clk
    SLICE_X25Y93         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.275     0.688    
    SLICE_X25Y93         FDPE (Hold_fdpe_C_D)         0.075     0.763    FDPE_9
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y19    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X25Y93    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X25Y93    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y96     ethphy_source_payload_data_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X16Y95    storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 3.022ns (45.220%)  route 3.661ns (54.780%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.440 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.264     5.703    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X24Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.827 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.914     6.741    ODDR_2_i_8_n_0
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.116     6.857 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.446     7.303    ODDR_2_i_4_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I3_O)        0.328     7.631 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.038     8.669    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 3.043ns (46.166%)  route 3.548ns (53.834%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.440 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.206     5.646    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X17Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.770 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.570     6.340    ODDR_4_i_7_n_0
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.117     6.457 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.595     7.052    ODDR_4_i_4_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.348     7.400 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.178     8.577    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 3.022ns (46.265%)  route 3.510ns (53.735%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.440 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.363     5.803    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X17Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.927 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.464     6.391    ODDR_4_i_8_n_0
    SLICE_X16Y87         LUT4 (Prop_lut4_I3_O)        0.116     6.507 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.464     6.971    ODDR_4_i_6_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I3_O)        0.328     7.299 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.219     8.518    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 2.826ns (43.339%)  route 3.695ns (56.661%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.440 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.119     5.558    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X24Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.682 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.850     6.533    ODDR_2_i_9_n_0
    SLICE_X17Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.657 r  ODDR_2_i_7/O
                         net (fo=4, routed)           0.626     7.283    ODDR_2_i_7_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.407 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.100     8.507    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.583ns (23.780%)  route 5.074ns (76.220%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.966     3.321    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X26Y89         LUT6 (Prop_lut6_I1_O)        0.296     3.617 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.429     4.046    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.170 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.549     4.720    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.844 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.429     5.272    ethmac_padding_inserter_source_valid
    SLICE_X21Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.396 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.531     5.928    ethmac_crc32_inserter_source_valid
    SLICE_X20Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.052 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.317     6.369    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.493 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.588     7.082    ethmac_tx_converter_converter_mux0
    SLICE_X22Y89         LUT3 (Prop_lut3_I2_O)        0.124     7.206 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.569     7.775    ethmac_tx_converter_converter_mux__0
    SLICE_X25Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.899 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.694     8.593    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.583ns (23.781%)  route 5.074ns (76.219%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.966     3.321    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X26Y89         LUT6 (Prop_lut6_I1_O)        0.296     3.617 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.429     4.046    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.170 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.549     4.720    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.844 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.429     5.272    ethmac_padding_inserter_source_valid
    SLICE_X21Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.396 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.531     5.928    ethmac_crc32_inserter_source_valid
    SLICE_X20Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.052 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.317     6.369    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.493 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.714     7.207    ethmac_tx_converter_converter_mux0
    SLICE_X24Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.331 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.444     7.776    storage_11_reg_i_46_n_0
    SLICE_X24Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.900 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.693     8.593    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.583ns (23.915%)  route 5.036ns (76.085%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.966     3.321    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X26Y89         LUT6 (Prop_lut6_I1_O)        0.296     3.617 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.429     4.046    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.170 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.549     4.720    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.844 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.429     5.272    ethmac_padding_inserter_source_valid
    SLICE_X21Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.396 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.531     5.928    ethmac_crc32_inserter_source_valid
    SLICE_X20Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.052 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.317     6.369    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.493 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.588     7.082    ethmac_tx_converter_converter_mux0
    SLICE_X22Y89         LUT3 (Prop_lut3_I2_O)        0.124     7.206 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.488     7.693    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.817 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.738     8.556    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 2.826ns (44.817%)  route 3.480ns (55.183%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.986     1.986    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.440 r  storage_11_reg/DOADO[23]
                         net (fo=1, routed)           1.156     5.596    ethmac_tx_converter_converter_sink_payload_data_reg[27]
    SLICE_X23Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.720 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.720     6.440    ODDR_5_i_7_n_0
    SLICE_X16Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.564 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.446     7.011    ODDR_5_i_5_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.135 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.157     8.291    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.583ns (23.935%)  route 5.031ns (76.065%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.966     3.321    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X26Y89         LUT6 (Prop_lut6_I1_O)        0.296     3.617 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.429     4.046    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.170 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.549     4.720    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.844 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.429     5.272    ethmac_padding_inserter_source_valid
    SLICE_X21Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.396 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.531     5.928    ethmac_crc32_inserter_source_valid
    SLICE_X20Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.052 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.317     6.369    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.493 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.588     7.082    ethmac_tx_converter_converter_mux0
    SLICE_X22Y89         LUT3 (Prop_lut3_I2_O)        0.124     7.206 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.484     7.689    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.813 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.737     8.550    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.583ns (23.942%)  route 5.029ns (76.058%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_fdre_C_Q)         0.419     2.355 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.966     3.321    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X26Y89         LUT6 (Prop_lut6_I1_O)        0.296     3.617 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.429     4.046    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X25Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.170 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.549     4.720    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.844 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.429     5.272    ethmac_padding_inserter_source_valid
    SLICE_X21Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.396 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.531     5.928    ethmac_crc32_inserter_source_valid
    SLICE_X20Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.052 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.317     6.369    ethmac_preamble_inserter_sink_ready
    SLICE_X21Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.493 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.588     7.082    ethmac_tx_converter_converter_mux0
    SLICE_X22Y89         LUT3 (Prop_lut3_I2_O)        0.124     7.206 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.477     7.683    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.807 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.741     8.548    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X1Y18         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X25Y92         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.828 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.884    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X25Y92         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X25Y92         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.275     0.687    
    SLICE_X25Y92         FDPE (Hold_fdpe_C_D)         0.075     0.762    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X25Y91         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y91         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.884    xilinxmultiregimpl4_regs0[1]
    SLICE_X25Y91         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X25Y91         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X25Y91         FDRE (Hold_fdre_C_D)         0.075     0.762    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X27Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.883    xilinxmultiregimpl4_regs0[5]
    SLICE_X27Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X27Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.075     0.761    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.059     0.886    xilinxmultiregimpl4_regs0[4]
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.076     0.762    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X27Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.883    xilinxmultiregimpl4_regs0[6]
    SLICE_X27Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X27Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.071     0.757    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.058     0.885    xilinxmultiregimpl4_regs0[3]
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.071     0.757    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.893    xilinxmultiregimpl4_regs0[0]
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X26Y89         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.275     0.686    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.075     0.761    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.161%)  route 0.163ns (43.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X20Y82         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y82         FDRE (Prop_fdre_C_Q)         0.164     0.849 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.163     1.012    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X20Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.057 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.057    liteethmacgap_state_i_1_n_0
    SLICE_X20Y83         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X20Y83         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.260     0.700    
    SLICE_X20Y83         FDRE (Hold_fdre_C_D)         0.120     0.820    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.966%)  route 0.210ns (53.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X15Y86         FDSE                                         r  ethmac_crc32_inserter_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDSE (Prop_fdse_C_Q)         0.141     0.830 r  ethmac_crc32_inserter_reg_reg[18]/Q
                         net (fo=2, routed)           0.210     1.040    p_33_in
    SLICE_X16Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.085 r  ethmac_crc32_inserter_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.085    ethmac_crc32_inserter_next_reg[26]
    SLICE_X16Y86         FDSE                                         r  ethmac_crc32_inserter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X16Y86         FDSE                                         r  ethmac_crc32_inserter_reg_reg[26]/C
                         clock pessimism             -0.237     0.726    
    SLICE_X16Y86         FDSE (Hold_fdse_C_D)         0.121     0.847    ethmac_crc32_inserter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.409%)  route 0.162ns (46.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X24Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.162     0.989    ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X25Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.034 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.034    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X25Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X25Y89         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.262     0.699    
    SLICE_X25Y89         FDRE (Hold_fdre_C_D)         0.092     0.791    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y18  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X25Y92  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X25Y92  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X21Y85  liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X21Y86  liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y84  ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y84  ethmac_crc32_inserter_reg_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X17Y84  ethmac_crc32_inserter_reg_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y84  ethmac_crc32_inserter_reg_reg[21]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y84  ethmac_crc32_inserter_reg_reg[28]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X17Y84  ethmac_crc32_inserter_reg_reg[30]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y84  ethmac_crc32_inserter_reg_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y84  ethmac_crc32_inserter_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y89  ethmac_padding_inserter_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y89  ethmac_padding_inserter_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y83  liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y83  liteethmacgap_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y87  liteethmacpaddinginserter_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y87  liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y84  liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y84  liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y84  liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y84  liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y89  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y89  xilinxmultiregimpl4_regs0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.574    10.808    sys_rst
    SLICE_X103Y137       FDRE                                         r  ethmac_writer_errors_status_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.552    11.552    sys_clk
    SLICE_X103Y137       FDRE                                         r  ethmac_writer_errors_status_reg[5]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.057    11.496    
    SLICE_X103Y137       FDRE (Setup_fdre_C_R)       -0.604    10.892    ethmac_writer_errors_status_reg[5]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.574    10.808    sys_rst
    SLICE_X103Y137       FDRE                                         r  ethmac_writer_errors_status_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.552    11.552    sys_clk
    SLICE_X103Y137       FDRE                                         r  ethmac_writer_errors_status_reg[6]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.057    11.496    
    SLICE_X103Y137       FDRE (Setup_fdre_C_R)       -0.604    10.892    ethmac_writer_errors_status_reg[6]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.574    10.808    sys_rst
    SLICE_X103Y137       FDRE                                         r  ethmac_writer_errors_status_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.552    11.552    sys_clk
    SLICE_X103Y137       FDRE                                         r  ethmac_writer_errors_status_reg[7]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.057    11.496    
    SLICE_X103Y137       FDRE (Setup_fdre_C_R)       -0.604    10.892    ethmac_writer_errors_status_reg[7]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.574    10.808    sys_rst
    SLICE_X103Y137       FDRE                                         r  ethmac_writer_errors_status_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.552    11.552    sys_clk
    SLICE_X103Y137       FDRE                                         r  ethmac_writer_errors_status_reg[8]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.057    11.496    
    SLICE_X103Y137       FDRE (Setup_fdre_C_R)       -0.604    10.892    ethmac_writer_errors_status_reg[8]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.419ns (4.707%)  route 8.482ns (95.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.482    10.716    sys_rst
    SLICE_X103Y138       FDRE                                         r  ethmac_writer_errors_status_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.553    11.553    sys_clk
    SLICE_X103Y138       FDRE                                         r  ethmac_writer_errors_status_reg[10]/C
                         clock pessimism              0.000    11.553    
                         clock uncertainty           -0.057    11.497    
    SLICE_X103Y138       FDRE (Setup_fdre_C_R)       -0.604    10.893    ethmac_writer_errors_status_reg[10]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.419ns (4.707%)  route 8.482ns (95.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.482    10.716    sys_rst
    SLICE_X103Y138       FDRE                                         r  ethmac_writer_errors_status_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.553    11.553    sys_clk
    SLICE_X103Y138       FDRE                                         r  ethmac_writer_errors_status_reg[11]/C
                         clock pessimism              0.000    11.553    
                         clock uncertainty           -0.057    11.497    
    SLICE_X103Y138       FDRE (Setup_fdre_C_R)       -0.604    10.893    ethmac_writer_errors_status_reg[11]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.419ns (4.707%)  route 8.482ns (95.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.482    10.716    sys_rst
    SLICE_X103Y138       FDRE                                         r  ethmac_writer_errors_status_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.553    11.553    sys_clk
    SLICE_X103Y138       FDRE                                         r  ethmac_writer_errors_status_reg[12]/C
                         clock pessimism              0.000    11.553    
                         clock uncertainty           -0.057    11.497    
    SLICE_X103Y138       FDRE (Setup_fdre_C_R)       -0.604    10.893    ethmac_writer_errors_status_reg[12]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.419ns (4.707%)  route 8.482ns (95.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.482    10.716    sys_rst
    SLICE_X103Y138       FDRE                                         r  ethmac_writer_errors_status_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.553    11.553    sys_clk
    SLICE_X103Y138       FDRE                                         r  ethmac_writer_errors_status_reg[9]/C
                         clock pessimism              0.000    11.553    
                         clock uncertainty           -0.057    11.497    
    SLICE_X103Y138       FDRE (Setup_fdre_C_R)       -0.604    10.893    ethmac_writer_errors_status_reg[9]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_reader_fifo_consume_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 0.419ns (4.755%)  route 8.392ns (95.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.392    10.626    sys_rst
    SLICE_X81Y125        FDRE                                         r  ethmac_reader_fifo_consume_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.507    11.507    sys_clk
    SLICE_X81Y125        FDRE                                         r  ethmac_reader_fifo_consume_reg/C
                         clock pessimism              0.000    11.507    
                         clock uncertainty           -0.057    11.451    
    SLICE_X81Y125        FDRE (Setup_fdre_C_R)       -0.604    10.847    ethmac_reader_fifo_consume_reg
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_writer_errors_status_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.419ns (4.733%)  route 8.433ns (95.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        1.815     1.815    sys_clk
    SLICE_X163Y164       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y164       FDPE (Prop_fdpe_C_Q)         0.419     2.234 r  FDPE_1/Q
                         net (fo=2475, routed)        8.433    10.667    sys_rst
    SLICE_X103Y139       FDRE                                         r  ethmac_writer_errors_status_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3667, routed)        1.554    11.554    sys_clk
    SLICE_X103Y139       FDRE                                         r  ethmac_writer_errors_status_reg[13]/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.057    11.498    
    SLICE_X103Y139       FDRE (Setup_fdre_C_R)       -0.604    10.894    ethmac_writer_errors_status_reg[13]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/refill_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/i_adr_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.766%)  route 0.214ns (60.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.617     0.617    lm32_cpu/instruction_unit/icache/out
    SLICE_X141Y151       FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y151       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  lm32_cpu/instruction_unit/icache/refill_address_reg[14]/Q
                         net (fo=3, routed)           0.214     0.971    lm32_cpu/instruction_unit/icache_refill_address[14]
    SLICE_X142Y149       FDRE                                         r  lm32_cpu/instruction_unit/i_adr_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.892     0.892    lm32_cpu/instruction_unit/out
    SLICE_X142Y149       FDRE                                         r  lm32_cpu/instruction_unit/i_adr_o_reg[14]/C
                         clock pessimism              0.000     0.892    
    SLICE_X142Y149       FDRE (Hold_fdre_C_D)         0.059     0.951    lm32_cpu/instruction_unit/i_adr_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.592     0.592    sys_clk
    SLICE_X113Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X112Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.592     0.592    sys_clk
    SLICE_X113Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X112Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.592     0.592    sys_clk
    SLICE_X113Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X112Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.592     0.592    sys_clk
    SLICE_X113Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X112Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.592     0.592    sys_clk
    SLICE_X113Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X112Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.592     0.592    sys_clk
    SLICE_X113Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X112Y144       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X112Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.592     0.592    sys_clk
    SLICE_X113Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X112Y144       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X112Y144       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X112Y144       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.592     0.592    sys_clk
    SLICE_X113Y144       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.950    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X112Y144       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.863     0.863    storage_1_reg_0_15_6_7/WCLK
    SLICE_X112Y144       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X112Y144       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.915    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_controllerinjector_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.620     0.620    sys_clk
    SLICE_X153Y151       FDRE                                         r  netsoc_controllerinjector_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y151       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  netsoc_controllerinjector_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.218     0.979    storage_4_reg_0_7_0_5/ADDRD0
    SLICE_X152Y151       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3667, routed)        0.892     0.892    storage_4_reg_0_7_0_5/WCLK
    SLICE_X152Y151       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X152Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_4_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y62     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X7Y61     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y52    mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y52    mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y53    mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y53    mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y26    memdat_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X6Y48    mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y136  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y136  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y136  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y136  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y136  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y136  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y136  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y136  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y137  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y137  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y156  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y156  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y156  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y156  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y156  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y156  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y156  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y156  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y125   storage_14_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y125   storage_14_reg_0_1_6_11/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.361 (r) | FAST    |     3.431 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.936 (r) | SLOW    |    -0.187 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     5.979 (r) | SLOW    |    -2.450 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     5.297 (r) | SLOW    |    -1.946 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     5.451 (r) | SLOW    |    -1.713 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |    11.039 (r) | SLOW    |    -2.705 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.036 (r) | SLOW    |      1.744 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.427 (r) | SLOW    |      1.459 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.740 (r) | SLOW    |      1.600 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.346 (r) | SLOW    |      1.900 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.368 (r) | SLOW    |      1.926 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.889 (r) | SLOW    |      1.662 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.206 (r) | SLOW    |      1.830 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.880 (r) | SLOW    |      1.653 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.508 (r) | SLOW    |      1.969 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      8.139 (r) | SLOW    |      2.280 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.521 (r) | SLOW    |      1.971 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.814 (r) | SLOW    |      2.116 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      8.141 (r) | SLOW    |      2.276 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      8.281 (r) | SLOW    |      2.346 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.826 (r) | SLOW    |      2.124 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.283 (r) | SLOW    |      2.341 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.043 (r) | SLOW    |      1.728 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.988 (r) | SLOW    |      2.178 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.044 (r) | SLOW    |      1.731 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.989 (r) | SLOW    |      2.176 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     11.204 (r) | SLOW    |      4.230 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |     12.728 (r) | SLOW    |      4.853 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     13.973 (r) | SLOW    |      3.938 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     11.565 (r) | SLOW    |      4.328 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     11.410 (r) | SLOW    |      4.259 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     12.138 (r) | SLOW    |      4.521 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     11.623 (r) | SLOW    |      4.270 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     11.549 (r) | SLOW    |      4.317 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |     10.031 (r) | SLOW    |      3.518 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     12.013 (r) | SLOW    |      4.508 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     12.933 (r) | SLOW    |      4.594 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     12.945 (r) | SLOW    |      4.470 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.544 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         5.716 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         6.856 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.618 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         6.666 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.248 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.694 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.917 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.856 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.036 (r) | SLOW    |   1.744 (r) | FAST    |    0.609 |
ddram_dq[1]        |   6.427 (r) | SLOW    |   1.459 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.740 (r) | SLOW    |   1.600 (r) | FAST    |    0.313 |
ddram_dq[3]        |   7.346 (r) | SLOW    |   1.900 (r) | FAST    |    0.919 |
ddram_dq[4]        |   7.368 (r) | SLOW    |   1.926 (r) | FAST    |    0.941 |
ddram_dq[5]        |   6.889 (r) | SLOW    |   1.662 (r) | FAST    |    0.462 |
ddram_dq[6]        |   7.206 (r) | SLOW    |   1.830 (r) | FAST    |    0.779 |
ddram_dq[7]        |   6.880 (r) | SLOW    |   1.653 (r) | FAST    |    0.453 |
ddram_dq[8]        |   7.508 (r) | SLOW    |   1.969 (r) | FAST    |    1.081 |
ddram_dq[9]        |   8.139 (r) | SLOW    |   2.280 (r) | FAST    |    1.712 |
ddram_dq[10]       |   7.521 (r) | SLOW    |   1.971 (r) | FAST    |    1.094 |
ddram_dq[11]       |   7.814 (r) | SLOW    |   2.116 (r) | FAST    |    1.387 |
ddram_dq[12]       |   8.141 (r) | SLOW    |   2.276 (r) | FAST    |    1.714 |
ddram_dq[13]       |   8.281 (r) | SLOW    |   2.346 (r) | FAST    |    1.854 |
ddram_dq[14]       |   7.826 (r) | SLOW    |   2.124 (r) | FAST    |    1.399 |
ddram_dq[15]       |   8.283 (r) | SLOW    |   2.341 (r) | FAST    |    1.856 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.283 (r) | SLOW    |   1.459 (r) | FAST    |    1.856 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.946 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.043 (r) | SLOW    |   1.728 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.988 (r) | SLOW    |   2.178 (r) | FAST    |    0.945 |
ddram_dqs_p[0]     |   7.044 (r) | SLOW    |   1.731 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.989 (r) | SLOW    |   2.176 (r) | FAST    |    0.946 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.989 (r) | SLOW    |   1.728 (r) | FAST    |    0.946 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




