
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	
Date:		Fri Jul 12 15:14:02 2024
Host:		c2s (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz 10240KB)
OS:		Red Hat Enterprise Linux 8.9 (Ootpa)

License:
		[15:14:02.275817] Configured Lic search path (21.01-s002): 5280@14.139.1.126

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> zoomBox -0.02500 -0.02200 0.13000 0.11700
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> is_common_ui_mode
<CMD> restoreDesign /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat single_port_ram
#% Begin load design ... (date=07/12 15:14:40, mem=1024.2M)
Loading design 'single_port_ram' saved by 'Innovus' '21.18-s099_1' on 'Fri Jul 12 15:13:01 2024'.
% Begin Load MMMC data ... (date=07/12 15:14:40, mem=1027.3M)
% End Load MMMC data ... (date=07/12 15:14:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.4M, current mem=1027.4M)
rc_best rc_worst

Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/lef/tsl180l4.lef ...

Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/lef/tsl18fs120_scl.lef ...
Set DBUPerIGU to M2 pitch 560.

Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/lef/tsl18cio150_4lm.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/viewDefinition.tcl
Reading max_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
Read 534 cells in library 'tsl18fs120_scl_ss' 
Reading max_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib' ...
Read 93 cells in library 'tsl18cio150_max' 
Reading min_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
Read 534 cells in library 'tsl18fs120_scl_ff' 
Reading min_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib' ...
Read 93 cells in library 'tsl18cio150_min' 
Starting consistency checks on late and early library sets of delay corner 'max_delay'
late library set: max_timing
early library set: min_timing
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'min_delay'
late library set: max_timing
early library set: min_timing
Completed consistency checks. Status: Successful
*** End library_loading (cpu=0.02min, real=0.03min, mem=35.9M, fe_cpu=0.33min, fe_real=0.67min, fe_mem=1120.0M) ***
% Begin Load netlist data ... (date=07/12 15:14:42, mem=1052.7M)
*** Begin netlist parsing (mem=1120.0M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 627 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.v.bin'

*** Memory Usage v#1 (Current mem = 1125.984M, initial mem = 486.988M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1126.0M) ***
% End Load netlist data ... (date=07/12 15:14:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.4M, current mem=1071.4M)
Top level cell is single_port_ram.
Starting consistency checks on late and early library sets of delay corner 'max_delay'
late library set: max_timing
early library set: min_timing
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'min_delay'
late library set: max_timing
early library set: min_timing
Completed consistency checks. Status: Successful
Hooked 1254 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell single_port_ram ...
*** Netlist is unique.
** info: there are 1286 modules.
** info: there are 420 stdCell insts.
** info: there are 32 Pad insts.

*** Memory Usage v#1 (Current mem = 1172.398M, initial mem = 486.988M) ***
*info: set bottom ioPad orient R0
Reading IO assignment file "/run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/iofile/ram.io" ...
Adjusting Core to Left to: 215.3600. Core to Bottom to: 215.3600.
**WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 280 (derived)
Start create_tracks
Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
Pre-connect netlist-defined P/G connections...
  Updated 16 instances.
Loading preference file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/gui.pref.tcl ...
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
addStripe will allow jog to connect padcore ring and block ring.

Stripes will not extend to closest target.
When breaking rings, the power planner will consider the existence of blocks.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
The entire stripe set will break at the domain if one of the nets is not in the domain.
Stripes will not be created over regions without power planning wires.
Offset for stripe breaking is set to 0.
Stripes will stop at the boundary of the specified area.
The power planner will set stripe antenna targets to none (no trimming allowed).
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 321
Total number of sequential cells: 203
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
Total number of usable buffers: 13
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
Total number of usable inverters: 12
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.fp.gz (mem = 1455.9M).
% Begin Load floorplan data ... (date=07/12 15:14:42, mem=1391.7M)
*info: reset 455 existing net BottomPreferredLayer and AvoidDetour
Pre-connect netlist-defined P/G connections...
  Updated 16 instances.
Deleting old partition specification.
Set FPlanBox to (0 0 1649760 1649760)
**WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 280 (derived)
Start create_tracks
Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:13:01 2024, version: 1)
Convert 0 swires and 0 svias from compressed groups
51 swires and 116 svias were compressed
51 swires and 116 svias were decompressed from small or sparse groups
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1391.7M, current mem=1391.7M)
There are 192 io inst loaded
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=07/12 15:14:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=1394.2M, current mem=1394.2M)
Reading congestion map file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.route.congmap.gz ...
% Begin Load SymbolTable ... (date=07/12 15:14:43, mem=1394.4M)
% End Load SymbolTable ... (date=07/12 15:14:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.1M, current mem=1395.1M)
Loading place ...
% Begin Load placement data ... (date=07/12 15:14:43, mem=1395.1M)
Reading placement file - /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:13:01 2024, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1459.9M) ***
Total net length = 4.172e+03 (1.972e+03 2.201e+03) (ext = 0.000e+00)
% End Load placement data ... (date=07/12 15:14:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.2M, current mem=1395.2M)
Reading PG file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on       Fri Jul 12 15:13:01 2024)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1456.9M) ***
% Begin Load routing data ... (date=07/12 15:14:43, mem=1395.4M)
Reading routing file - /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.route.gz.
Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:13:01 2024 Format: 20.1) ...
*** Total 455 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1456.9M) ***
% End Load routing data ... (date=07/12 15:14:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.2M, current mem=1395.6M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/single_port_ram.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1459.9M) ***
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
**WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
**WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: best
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/11_singlePortRAM_Powerplanning/Powerplanning/single_port_ram_fp_powerplan.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=07/12 15:14:44, mem=1404.1M)
% End Load power constraints ... (date=07/12 15:14:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.1M, current mem=1404.1M)
max_delay min_delay
% Begin load AAE data ... (date=07/12 15:14:44, mem=1421.4M)
% End load AAE data ... (date=07/12 15:14:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1421.4M, current mem=1421.4M)
Total number of combinational cells: 321
Total number of sequential cells: 203
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
Total number of usable buffers: 13
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
Total number of usable inverters: 12
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% End load design ... (date=07/12 15:14:44, total cpu=0:00:03.0, real=0:00:04.0, peak res=1451.5M, current mem=1421.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1490 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> setDrawView place
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:26.1/0:01:31.6 (0.3), mem = 1545.8M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 2 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1632230 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1733.45 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: single_port_ram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1747.98)
Total number of fetched objects 457
End delay calculation. (MEM=1893.07 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1893.07 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1875.6M)" ...
No user-set net weight.
Net fanout histogram:
2		: 232 (51.7%) nets
3		: 150 (33.4%) nets
4     -	14	: 58 (12.9%) nets
15    -	39	: 8 (1.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 1 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware pinGuide congEffort=high gpeffort=medium 
#std cell=418 (0 fixed + 418 movable) #buf cell=0 #inv cell=10 #block=0 (0 floating + 0 preplaced)
#ioInst=192 #net=449 #term=1611 #term/net=3.59, #fixedIo=192, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 418 single + 0 double + 0 multi
Total standard cell length = 2.4713 (mm), area = 0.0138 (mm^2)
Estimated cell power/ground rail width = 0.700 um
Average module density = 0.027.
Density for the design = 0.027.
       = stdcell_area 4413 sites (13839 um^2) / alloc_area 164480 sites (515809 um^2).
Pin Density = 0.009795.
            = total # of pins 1611 / total area 164480.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 3.337e+04 (1.74e+04 1.59e+04)
              Est.  stn bbox = 4.223e+04 (2.19e+04 2.04e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1987.5M
Iteration  2: Total net bbox = 3.337e+04 (1.74e+04 1.59e+04)
              Est.  stn bbox = 4.223e+04 (2.19e+04 2.04e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1987.5M
Iteration  3: Total net bbox = 2.607e+04 (1.35e+04 1.26e+04)
              Est.  stn bbox = 3.449e+04 (1.77e+04 1.68e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2006.9M
Iteration  4: Total net bbox = 2.460e+04 (1.27e+04 1.19e+04)
              Est.  stn bbox = 3.271e+04 (1.67e+04 1.60e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2006.9M
Iteration  5: Total net bbox = 2.234e+04 (1.14e+04 1.09e+04)
              Est.  stn bbox = 3.003e+04 (1.52e+04 1.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2006.9M
Iteration  6: Total net bbox = 2.491e+04 (1.42e+04 1.07e+04)
              Est.  stn bbox = 3.316e+04 (1.86e+04 1.46e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2023.9M
Iteration  7: Total net bbox = 2.589e+04 (1.50e+04 1.09e+04)
              Est.  stn bbox = 3.414e+04 (1.94e+04 1.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2023.9M
Iteration  8: Total net bbox = 2.589e+04 (1.50e+04 1.09e+04)
              Est.  stn bbox = 3.414e+04 (1.94e+04 1.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2023.9M
Iteration  9: Total net bbox = 2.789e+04 (1.54e+04 1.25e+04)
              Est.  stn bbox = 3.676e+04 (2.00e+04 1.68e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2023.9M
Iteration 10: Total net bbox = 2.789e+04 (1.54e+04 1.25e+04)
              Est.  stn bbox = 3.676e+04 (2.00e+04 1.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2023.9M
Iteration 11: Total net bbox = 3.103e+04 (1.60e+04 1.50e+04)
              Est.  stn bbox = 4.011e+04 (2.06e+04 1.95e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2027.3M
Iteration 12: Total net bbox = 3.103e+04 (1.60e+04 1.50e+04)
              Est.  stn bbox = 4.011e+04 (2.06e+04 1.95e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2027.3M
*** cost = 3.103e+04 (1.60e+04 1.50e+04) (cpu for global=0:00:01.2) real=0:00:02.0***
Solver runtime cpu: 0:00:01.0 real: 0:00:01.0
Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:28.6 mem=2027.3M) ***
Total net bbox length = 3.103e+04 (1.602e+04 1.501e+04) (ext = 1.648e+04)
Move report: Detail placement moves 418 insts, mean move: 1.22 um, max move: 15.85 um 
	Max move on inst (ram_1/mem_reg[4][6]): (688.28, 633.01) --> (692.96, 621.84)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1995.3MB
Summary Report:
Instances move: 418 (out of 418 movable)
Instances flipped: 0
Mean displacement: 1.22 um
Max displacement: 15.85 um (Instance: ram_1/mem_reg[4][6]) (688.279, 633.006) -> (692.96, 621.84)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
Total net bbox length = 3.033e+04 (1.539e+04 1.494e+04) (ext = 1.649e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1995.3MB
*** Finished refinePlace (0:00:28.7 mem=1995.3M) ***
*** End of Placement (cpu=0:00:01.3, real=0:00:02.0, mem=1995.3M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 169 )
Density distribution unevenness ratio = 92.274%
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1632230 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: single_port_ram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2038.16)
Total number of fetched objects 457
End delay calculation. (MEM=2069.86 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2069.86 CPU=0:00:00.1 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 471 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2678
[NR-eGR] #PG Blockages       : 471
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 449 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 434
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 434 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.465840e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2068.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                Length (um)  Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1     (1H)             0  1548 
[NR-eGR]  M2     (2V)         17117  2316 
[NR-eGR]  M3     (3H)         17887    10 
[NR-eGR]  TOP_M  (4V)           337     0 
[NR-eGR] ---------------------------------
[NR-eGR]         Total        35340  3874 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 30343um
[NR-eGR] Total length: 35340um, number of vias: 3874
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2164um, number of vias: 395
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2084.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 2028.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:03.0/0:00:04.0 (0.7), totSession cpu/real = 0:00:29.1/0:01:35.6 (0.3), mem = 2028.3M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1000 -prefix single_port_ram_preCTS -outDir timingReports
AAE DB initialization (MEM=2003.82 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:30.6/0:02:01.7 (0.3), mem = 2003.8M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 15 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=1999.8M)
Extraction called for design 'single_port_ram' of instances=610 and nets=453 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design single_port_ram.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1999.820M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: single_port_ram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2024.66)
Total number of fetched objects 457
End delay calculation. (MEM=2089.49 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2089.49 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:31.0 mem=2081.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.377  | 11.670  |  2.377  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.459   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.334   |      1 (1)       |
|   max_fanout   |      1 (1)       |     -1     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.683%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.79 sec
Total Real time: 2.0 sec
Total Memory Usage: 2058.648438 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:02.1 (0.4), totSession cpu/real = 0:00:31.4/0:02:03.7 (0.3), mem = 2058.6M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:36.7/0:02:53.5 (0.2), mem = 2062.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:36.7/0:02:53.5 (0.2), mem = 2058.7M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:36.7/0:02:53.5 (0.2), mem = 2058.7M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1705.4M, totSessionCpu=0:00:37 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:36.7/0:02:53.5 (0.2), mem = 2058.7M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1713.3M, totSessionCpu=0:00:38 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2070.76 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 471 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2678
[NR-eGR] #PG Blockages       : 471
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 449 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 434
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 434 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.492720e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                Length (um)  Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1     (1H)             0  1548 
[NR-eGR]  M2     (2V)         17038  2350 
[NR-eGR]  M3     (3H)         18153    18 
[NR-eGR]  TOP_M  (4V)           457     0 
[NR-eGR] ---------------------------------
[NR-eGR]         Total        35647  3916 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 30331um
[NR-eGR] Total length: 35647um, number of vias: 3916
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2308um, number of vias: 397
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2070.73 MB )
Extraction called for design 'single_port_ram' of instances=610 and nets=453 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design single_port_ram.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2070.734M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: single_port_ram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2080.25)
Total number of fetched objects 457
End delay calculation. (MEM=2111.95 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2111.95 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:39.4 mem=2111.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.371  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   144   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.459   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.333   |      1 (1)       |
|   max_fanout   |      1 (1)       |     -1     |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.683%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1733.4M, totSessionCpu=0:00:39 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:00:39.4/0:02:56.2 (0.2), mem = 2077.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2077.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2077.9M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.4/0:02:56.3 (0.2), mem = 2077.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:39.6/0:02:56.4 (0.2), mem = 2160.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.7/0:02:56.5 (0.2), mem = 2160.8M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 3 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 11 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:41.3/0:02:58.1 (0.2), mem = 2141.9M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.3/0:02:58.1 (0.2), mem = 2141.9M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:42.6/0:02:59.4 (0.2), mem = 2143.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.6/0:02:59.4 (0.2), mem = 2143.1M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 3 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|     9|    -1.93|     3|     3|    -0.62|     1|     1|     0|     0|     2.37|     0.00|       0|       0|       0|  2.68%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.30|     0.00|      10|       0|       0|  2.71%| 0:00:00.0|  2237.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.30|     0.00|       0|       0|       0|  2.71%| 0:00:00.0|  2237.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2237.9M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:42.8/0:02:59.7 (0.2), mem = 2156.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1789.7M, totSessionCpu=0:00:43 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 3 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.9/0:02:59.7 (0.2), mem = 2195.0M
*info: 15 io nets excluded
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
*info: 3 clock nets excluded
*info: 8 multi-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
+--------+--------+---------+------------+--------+----------+---------+------------------------+
|   0.000|   0.000|    2.71%|   0:00:00.0| 2233.1M|     worst|       NA| NA                     |
+--------+--------+---------+------------+--------+----------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2233.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2233.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:44.3/0:03:01.1 (0.2), mem = 2165.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.4/0:03:01.2 (0.2), mem = 2222.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.71%|        -|   0.000|   0.000|   0:00:00.0| 2224.3M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2225.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.71

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:45.5/0:03:02.3 (0.2), mem = 2225.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2168.23M, totSessionCpu=0:00:46).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:45.6/0:03:02.4 (0.2), mem = 2168.2M

*** Start incrementalPlace ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 471 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2678
[NR-eGR] #PG Blockages       : 471
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 459 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 444
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.454640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 2179.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  6: Total net bbox = 2.832e+04 (1.43e+04 1.40e+04)
              Est.  stn bbox = 3.655e+04 (1.84e+04 1.81e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2193.4M
Iteration  7: Total net bbox = 2.802e+04 (1.40e+04 1.41e+04)
              Est.  stn bbox = 3.626e+04 (1.81e+04 1.82e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2177.4M
Iteration  8: Total net bbox = 2.840e+04 (1.42e+04 1.42e+04)
              Est.  stn bbox = 3.670e+04 (1.83e+04 1.84e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2177.4M
Iteration  9: Total net bbox = 3.008e+04 (1.50e+04 1.51e+04)
              Est.  stn bbox = 3.842e+04 (1.91e+04 1.93e+04)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 2191.4M
Iteration 10: Total net bbox = 3.181e+04 (1.62e+04 1.56e+04)
              Est.  stn bbox = 4.020e+04 (2.04e+04 1.98e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2207.4M
Move report: Timing Driven Placement moves 428 insts, mean move: 15.30 um, max move: 548.26 um 
	Max move on inst (FE_OFC9_we): (636.40, 1176.24) --> (709.28, 700.86)

Finished Incremental Placement (cpu=0:00:06.9, real=0:00:07.0, mem=2191.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:52.6 mem=2191.4M) ***
Total net bbox length = 3.237e+04 (1.669e+04 1.567e+04) (ext = 1.472e+04)
Move report: Detail placement moves 428 insts, mean move: 1.36 um, max move: 15.71 um 
	Max move on inst (ram_1/g3695__9945): (649.92, 588.35) --> (665.52, 588.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2159.4MB
Summary Report:
Instances move: 428 (out of 428 movable)
Instances flipped: 0
Mean displacement: 1.36 um
Max displacement: 15.71 um (Instance: ram_1/g3695__9945) (649.921, 588.354) -> (665.52, 588.24)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: aoi22d1
Total net bbox length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 1.472e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2159.4MB
*** Finished refinePlace (0:00:52.7 mem=2159.4M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 471 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2678
[NR-eGR] #PG Blockages       : 471
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 459 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 444
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559360e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 2164.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                Length (um)  Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1     (1H)             0  1568 
[NR-eGR]  M2     (2V)         17328  2307 
[NR-eGR]  M3     (3H)         18598    18 
[NR-eGR]  TOP_M  (4V)           294     0 
[NR-eGR] ---------------------------------
[NR-eGR]         Total        36221  3893 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31633um
[NR-eGR] Total length: 36221um, number of vias: 3893
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2187um, number of vias: 365
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2180.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:07.2, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2174.9M)
Extraction called for design 'single_port_ram' of instances=620 and nets=463 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design single_port_ram.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2174.930M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1785.6M, totSessionCpu=0:00:53 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: single_port_ram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2180.54)
Total number of fetched objects 467
End delay calculation. (MEM=2212.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2212.23 CPU=0:00:00.1 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.4/0:00:07.5 (1.0), totSession cpu/real = 0:00:53.0/0:03:09.9 (0.3), mem = 2212.2M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.1/0:03:10.0 (0.3), mem = 2263.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.71%|        -|   0.000|   0.000|   0:00:00.0| 2263.3M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2282.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.71

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:53.3/0:03:10.1 (0.3), mem = 2282.4M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2195.31M, totSessionCpu=0:00:53).
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.3/0:03:10.2 (0.3), mem = 2252.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.71%|        -|   0.000|   0.000|   0:00:00.0| 2252.5M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2252.5M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2252.5M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2252.5M|
|    2.71%|        0|   0.000|   0.000|   0:00:00.0| 2252.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.71

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:53.5 mem=2252.5M) ***
Total net bbox length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 1.472e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2236.5MB
Summary Report:
Instances move: 0 (out of 428 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 1.472e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2236.5MB
*** Finished refinePlace (0:00:53.5 mem=2236.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2236.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2271.6M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:53.6/0:03:10.4 (0.3), mem = 2271.6M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2195.55M, totSessionCpu=0:00:54).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.6/0:03:10.5 (0.3), mem = 2195.5M
Info: 8 top-level, potential tri-state nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 3 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     1|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|       0|       0|       0|  2.71%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.33|     0.00|       0|       0|       1|  2.71%| 0:00:00.0|  2278.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.33|     0.00|       0|       0|       0|  2.71%| 0:00:00.0|  2278.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2278.4M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:53.8/0:03:10.7 (0.3), mem = 2198.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:00:53.8 mem=2198.3M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2198.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2166.3MB
Summary Report:
Instances move: 0 (out of 428 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2166.3MB
*** Finished refinePlace (0:00:53.8 mem=2166.3M) ***
Register exp ratio and priority group on 0 nets on 459 nets : 

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'single_port_ram' of instances=620 and nets=463 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design single_port_ram.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2226.945M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: single_port_ram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2236.46)
Total number of fetched objects 467
End delay calculation. (MEM=2223.54 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2223.54 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:54.1 mem=2223.5M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] TOP_M has single uniform track structure
[NR-eGR] Read 471 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 2678
[NR-eGR] #PG Blockages       : 471
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 459 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 444
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.559920e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2231.54 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1823.6M, totSessionCpu=0:00:54 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.327  | 12.549  |  2.327  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.709%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1823.0M, totSessionCpu=0:00:54 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 2148.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6166          3  Capacitance table file(s) without the EX...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 7 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:17.8/0:00:19.1 (0.9), totSession cpu/real = 0:00:54.4/0:03:12.6 (0.3), mem = 2148.7M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1000 -prefix single_port_ram_preCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:00:56.3/0:03:31.5 (0.3), mem = 2152.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2148.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.327  | 12.549  |  2.327  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.709%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.38 sec
Total Real time: 1.0 sec
Total Memory Usage: 2148.960938 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:01.6 (0.2), totSession cpu/real = 0:00:56.7/0:03:33.2 (0.3), mem = 2149.0M
<CMD> saveDesign Placement/single_port_ram_place.enc
#% Begin save design ... (date=07/12 15:18:53, mem=1777.3M)
% Begin Save ccopt configuration ... (date=07/12 15:18:53, mem=1777.3M)
% End Save ccopt configuration ... (date=07/12 15:18:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1778.5M, current mem=1778.5M)
% Begin Save netlist data ... (date=07/12 15:18:53, mem=1778.5M)
Writing Binary DB to Placement/single_port_ram_place.enc.dat/single_port_ram.v.bin in single-threaded mode...
% End Save netlist data ... (date=07/12 15:18:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1779.1M, current mem=1779.1M)
Saving symbol-table file ...
Saving congestion map file Placement/single_port_ram_place.enc.dat/single_port_ram.route.congmap.gz ...
% Begin Save AAE data ... (date=07/12 15:18:54, mem=1779.4M)
Saving AAE Data ...
% End Save AAE data ... (date=07/12 15:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1779.4M, current mem=1779.4M)
Saving preference file Placement/single_port_ram_place.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=07/12 15:18:54, mem=1780.5M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=07/12 15:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.3M, current mem=1781.3M)
Saving PG file Placement/single_port_ram_place.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:18:54 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2151.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=07/12 15:18:54, mem=1781.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=07/12 15:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.5M, current mem=1781.5M)
% Begin Save routing data ... (date=07/12 15:18:54, mem=1781.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2151.6M) ***
% End Save routing data ... (date=07/12 15:18:55, total cpu=0:00:00.0, real=0:00:01.0, peak res=1781.6M, current mem=1781.6M)
Saving property file Placement/single_port_ram_place.enc.dat/single_port_ram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2154.6M) ***
Saving rc congestion map Placement/single_port_ram_place.enc.dat/single_port_ram.congmap.gz ...
% Begin Save power constraints data ... (date=07/12 15:18:55, mem=1782.6M)
% End Save power constraints data ... (date=07/12 15:18:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1782.6M, current mem=1782.6M)
rc_best rc_worst
Generated self-contained design single_port_ram_place.enc.dat
#% End save design ... (date=07/12 15:18:55, total cpu=0:00:00.5, real=0:00:02.0, peak res=1785.8M, current mem=1785.8M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Fri Jul 12 15:19:05 2024
  Total CPU time:     0:01:14
  Total real time:    0:05:04
  Peak memory (main): 1822.95MB


*** Memory Usage v#1 (Current mem = 2201.039M, initial mem = 486.988M) ***
*** Message Summary: 1504 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:01:07, real=0:05:03, mem=2201.0M) ---
