<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 10210, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 62122, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 55435, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 51339, user inline pragmas are applied</column>
            <column name="">(4) simplification, 48260, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 47749, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 47749, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 47749, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 47749, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 48782, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 48779, loop and instruction simplification</column>
            <column name="">(2) parallelization, 48266, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 47753, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 47753, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 47768, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 46745, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="msm" col1="msm.cpp:155" col2="10210" col3="48260" col4="48782" col5="47753" col6="46745">
                    <row id="2" col0="scalar_mult_single" col1="msm.cpp:127" col2="6767" col3="48135" col4="48647" col5="47623" col6="46596">
                        <row id="3" col0="point_addition" col1="msm.cpp:93" col2="3303" col3="22016" col3_disp="22,016 (256 calls)" col4="22272" col4_disp="22,272 (256 calls)" col5="21760" col5_disp="21,760 (256 calls)" col6="22272" col6_disp="22,272 (256 calls)">
                            <row id="1" col0="modInverse" col1="msm.cpp:14" col2="1067" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="4" col0="point_doubling" col1="msm.cpp:56" col2="3258" col3="19712" col3_disp="19,712 (256 calls)" col4="19968" col4_disp="19,968 (256 calls)" col5="19456" col5_disp="19,456 (256 calls)" col6="19968" col6_disp="19,968 (256 calls)">
                            <row id="1" col0="modInverse" col1="msm.cpp:14" col2="1067" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="3" col0="point_addition" col1="msm.cpp:93" col2="3303" col3="" col4="" col5="" col6="">
                        <row id="1" col0="modInverse" col1="msm.cpp:14" col2="1067" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

