$version Generated by VerilatedVcd $end
$date Sun Apr  1 16:00:57 2018
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire 32 ) i_ALUresult [31:0] $end
  $var wire 32 * i_Imm [31:0] $end
  $var wire  1 ' i_IorD $end
  $var wire  1 & i_PCen $end
  $var wire  2 ( i_PCsrc [1:0] $end
  $var wire  1 $ i_clk $end
  $var wire  1 % i_reset $end
  $var wire 32 , o_ALUout [31:0] $end
  $var wire 32 + o_Address [31:0] $end
  $var wire 32 - o_PC [31:0] $end
  $scope module v $end
   $var wire 32 # ALU_sig [31:0] $end
   $var wire 32 . WIDTH [31:0] $end
   $var wire 32 ) i_ALUresult [31:0] $end
   $var wire 32 * i_Imm [31:0] $end
   $var wire  1 ' i_IorD $end
   $var wire  1 & i_PCen $end
   $var wire  2 ( i_PCsrc [1:0] $end
   $var wire  1 $ i_clk $end
   $var wire  1 % i_reset $end
   $var wire 32 , o_ALUout [31:0] $end
   $var wire 32 + o_Address [31:0] $end
   $var wire 32 - o_PC [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
b00000000000000000000000000000000 #
0$
1%
0&
0'
b00 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000100000 .
#10
1$
#15
0$
#18
0%
1&
b00000000000000000000000000000101 )
b00000000000000000000000000001010 *
#20
b00000000000000000000000000000101 #
1$
b00000000000000000000000000000101 +
b00000000000000000000000000000101 ,
b00000000000000000000000000000101 -
#25
0$
#28
b01 (
#30
1$
#35
0$
#38
b10 (
#40
1$
b00000000000000000000000000001010 +
b00000000000000000000000000001010 -
#45
0$
#48
0&
b00 (
#50
1$
#55
0$
#58
b01 (
#60
1$
#65
0$
#68
b10 (
#70
1$
#75
0$
#78
1&
1'
b00 (
b00000000000000000000000000000101 +
#80
1$
b00000000000000000000000000000101 -
#85
0$
#88
b01 (
#90
1$
#95
0$
#98
b10 (
#100
1$
b00000000000000000000000000001010 -
#105
0$
#108
0&
b00 (
#110
1$
#115
0$
#118
b01 (
#120
1$
#125
0$
#128
b10 (
#130
1$
#135
0$
