# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_TX.v" "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_RX.v" --include "../../../../UART_TX_RX_VER.srcs/sources_1/new" \
"../../../../UART_TX_RX_VER.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
