{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696175879547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696175879547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 10:57:59 2023 " "Processing started: Sun Oct  1 10:57:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696175879547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696175879547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off primer_lab -c primer_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off primer_lab -c primer_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696175879547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696175879820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696175879820 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_7segment.vhd " "Can't analyze file -- file bcd_7segment.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1696175887926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primer_lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file primer_lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 primer_lab-Behavioral " "Found design unit 1: primer_lab-Behavioral" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696175888480 ""} { "Info" "ISGN_ENTITY_NAME" "1 primer_lab " "Found entity 1: primer_lab" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696175888480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696175888480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "primer_lab " "Elaborating entity \"primer_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696175888533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ScanRow primer_lab.vhd(25) " "Verilog HDL or VHDL warning at primer_lab.vhd(25): object \"ScanRow\" assigned a value but never read" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696175888535 "|primer_lab"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KeyMatrix primer_lab.vhd(26) " "Verilog HDL or VHDL warning at primer_lab.vhd(26): object \"KeyMatrix\" assigned a value but never read" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696175888535 "|primer_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BCD 0 primer_lab.vhd(13) " "Net \"BCD\" at primer_lab.vhd(13) has no driver or initial value, using a default initial value '0'" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696175888536 "|primer_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Row primer_lab.vhd(9) " "Output port \"Row\" at primer_lab.vhd(9) has no driver" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696175888536 "|primer_lab"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[0\] GND " "Pin \"Row\[0\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[1\] GND " "Pin \"Row\[1\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[2\] GND " "Pin \"Row\[2\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Row\[3\] GND " "Pin \"Row\[3\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD\[0\] GND " "Pin \"BCD\[0\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|BCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD\[1\] GND " "Pin \"BCD\[1\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|BCD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD\[2\] GND " "Pin \"BCD\[2\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|BCD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD\[3\] GND " "Pin \"BCD\[3\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|BCD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segments\[0\] VCC " "Pin \"Segments\[0\]\" is stuck at VCC" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Segments[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segments\[1\] GND " "Pin \"Segments\[1\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Segments[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segments\[2\] GND " "Pin \"Segments\[2\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Segments[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segments\[3\] GND " "Pin \"Segments\[3\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Segments[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segments\[4\] GND " "Pin \"Segments\[4\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Segments[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segments\[5\] GND " "Pin \"Segments\[5\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Segments[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segments\[6\] GND " "Pin \"Segments\[6\]\" is stuck at GND" {  } { { "primer_lab.vhd" "" { Text "/home/davidsanchez/Documents/digital_logic/lab1/codigo/primer_lab.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696175889120 "|primer_lab|Segments[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696175889120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696175889235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696175889780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696175889780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696175889806 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696175889806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696175889806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696175889806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696175889814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 10:58:09 2023 " "Processing ended: Sun Oct  1 10:58:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696175889814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696175889814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696175889814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696175889814 ""}
