// Seed: 2218872454
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input tri id_6,
    output supply1 id_7,
    input tri0 id_8,
    output uwire id_9
);
endmodule
module module_1 #(
    parameter id_0 = 32'd84,
    parameter id_3 = 32'd93
) (
    input supply0 _id_0,
    input tri id_1,
    inout supply0 id_2,
    input tri0 _id_3,
    output tri0 id_4,
    output wor id_5,
    input supply1 id_6,
    input supply0 id_7
);
  wire [~  1 'b0 : id_0] id_9;
  logic [7:0] id_10;
  logic [id_3 : -1] id_11;
  ;
  wire \id_12 ;
  assign id_10[-1] = id_10;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_4,
      id_1,
      id_7,
      id_6,
      id_4,
      id_1,
      id_5
  );
  assign modCall_1.id_8 = 0;
endmodule
