Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Tue Feb 23 22:37:39 2021
| Host              : LAPTOP-ALP3JTLN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[26]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[27]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[28]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[29]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[30]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[31]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/instrd_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.051       -0.051                      1                 8772        0.035        0.000                      0                 8772        0.500        0.000                       0                  2592  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
default_sysclk_300_clk_p         {0.000 1.666}        3.333           300.030         
  clk_out1_design_1_clk_wiz_0_0  {0.000 3.472}        6.944           144.014         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
default_sysclk_300_clk_p                                                                                                                                                           0.500        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       -0.051       -0.051                      1                 8758        0.035        0.000                      0                 8758        2.492        0.000                       0                  2591  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        3.570        0.000                      0                   14        0.960        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.051ns,  Total Violation       -0.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u2/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/hlreg_reg/DSP_A_B_DATA_INST/RSTB
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 4.237ns (69.756%)  route 1.837ns (30.244%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 11.742 - 6.944 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.269ns (routing 1.377ns, distribution 1.892ns)
  Clock Net Delay (Destination): 2.896ns (routing 1.267ns, distribution 1.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.269     4.995    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u2/clk
    RAMB36_X3Y16         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u2/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.354     6.349 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u2/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=1, routed)           0.493     6.842    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/B[2]
    DSP48E2_X4Y33        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.327     7.169 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     7.169    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X4Y33        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.109     7.278 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     7.278    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X4Y33        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[12])
                                                      0.868     8.146 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     8.146    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_MULTIPLIER.U<12>
    DSP48E2_X4Y33        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.110     8.256 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     8.256    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_M_DATA.U_DATA<12>
    DSP48E2_X4Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.702     8.958 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.958    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_ALU.ALU_OUT<12>
    DSP48E2_X4Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.193     9.151 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/a1_grad140/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.287     9.438    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/P[0]
    SLICE_X29Y82         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     9.478 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_man24_carry_i_1/O
                         net (fo=1, routed)           0.208     9.686    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_man24_carry_i_1_n_0
    SLICE_X28Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    10.065 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_man24_carry/CO[7]
                         net (fo=1, routed)           0.027    10.092    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_man24_carry_n_0
    SLICE_X28Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019    10.111 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_man24_carry__0/CO[7]
                         net (fo=1, routed)           0.027    10.138    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_man24_carry__0_n_0
    SLICE_X28Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136    10.274 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_man24_carry__1/O[6]
                         net (fo=13, routed)          0.795    11.069    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/hlreg_reg/RSTB
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/hlreg_reg/DSP_A_B_DATA_INST/RSTB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.896    11.742    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/hlreg_reg/CLK
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/hlreg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.021    11.763    
                         clock uncertainty           -0.076    11.687    
    DSP48E2_X3Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_RSTB)
                                                     -0.669    11.018    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/hlreg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.018    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[11])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<11>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<11>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[12])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<12>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<12>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[13])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<13>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<13>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[14])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<14>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<14>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[15])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<15>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<15>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[16])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<16>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<16>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[17])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<17>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<17>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[18])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<18>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<18>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.747ns (57.032%)  route 2.823ns (42.968%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.692 - 6.944 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.253ns (routing 1.377ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.267ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.253     4.979    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y22         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.425     6.404 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.970     7.374    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_22_n_99
    SLICE_X48Y92         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     7.414 f  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/rf3_reg_r1_0_63_21_27_i_16/O
                         net (fo=2, routed)           0.458     7.872    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/readdata[22]
    SLICE_X48Y80         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.912 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/res_mux/rf3_reg_r1_0_63_21_27_i_9/O
                         net (fo=8, routed)           0.676     8.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/ram_reg_bram_0
    SLICE_X36Y67         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     8.628 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u1/mant2_24reg[22]_i_3/O
                         net (fo=1, routed)           0.000     8.628    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/srcce[22]
    SLICE_X36Y67         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.086     8.714 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/srcb_mux_sub/mant2_24reg_reg[22]_i_1/O
                         net (fo=22, routed)          0.719     9.433    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/B[11]
    DSP48E2_X4Y31        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.327     9.760 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     9.760    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X4Y31        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.109     9.869 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     9.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X4Y31        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_U[19])
                                                      0.868    10.737 f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000    10.737    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_MULTIPLIER.U<19>
    DSP48E2_X4Y31        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.110    10.847 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000    10.847    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_M_DATA.U_DATA<19>
    DSP48E2_X4Y31        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.702    11.549 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000    11.549    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_ALU.ALU_OUT<19>
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.846    11.692    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/CLK
    DSP48E2_X4Y31        DSP_OUTPUT                                   r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.021    11.714    
                         clock uncertainty           -0.076    11.638    
    DSP48E2_X4Y31        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                     -0.085    11.553    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u2/hhreg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.553    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/uart_in_0/inst/u2/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/uart_in_0/inst/recv_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      1.453ns (routing 0.681ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.754ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.453     2.545    design_1_i/uart_in_0/inst/u2/clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/uart_in_0/inst/u2/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.594 r  design_1_i/uart_in_0/inst/u2/rdata_reg[3]/Q
                         net (fo=4, routed)           0.110     2.704    design_1_i/uart_in_0/inst/p_3_in[11]
    SLICE_X40Y81         FDRE                                         r  design_1_i/uart_in_0/inst/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.674     2.663    design_1_i/uart_in_0/inst/clk
    SLICE_X40Y81         FDRE                                         r  design_1_i/uart_in_0/inst/recv_data_reg[27]/C
                         clock pessimism             -0.049     2.614    
    SLICE_X40Y81         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     2.670    design_1_i/uart_in_0/inst/recv_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_18/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      1.443ns (routing 0.681ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.754ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.443     2.535    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.584 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[18]/Q
                         net (fo=4, routed)           0.145     2.729    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_3_31_0[18]
    RAMB36_X4Y11         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_18/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.714     2.703    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X4Y11         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_18/CLKARDCLK
                         clock pessimism             -0.046     2.657    
    RAMB36_X4Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029     2.686    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_18
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_5/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.049ns (17.133%)  route 0.237ns (82.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.445ns (routing 0.681ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.754ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.445     2.537    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.586 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[5]/Q
                         net (fo=5, routed)           0.237     2.823    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_3_31_0[5]
    RAMB36_X4Y12         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_5/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.730     2.719    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X4Y12         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_5/CLKARDCLK
                         clock pessimism              0.031     2.749    
    RAMB36_X4Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029     2.778    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/uart_in_0/inst/u2/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/uart_in_0/inst/recv_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      1.453ns (routing 0.681ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.754ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.453     2.545    design_1_i/uart_in_0/inst/u2/clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/uart_in_0/inst/u2/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.594 r  design_1_i/uart_in_0/inst/u2/rdata_reg[3]/Q
                         net (fo=4, routed)           0.119     2.713    design_1_i/uart_in_0/inst/p_3_in[11]
    SLICE_X40Y81         FDRE                                         r  design_1_i/uart_in_0/inst/recv_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.672     2.661    design_1_i/uart_in_0/inst/clk
    SLICE_X40Y81         FDRE                                         r  design_1_i/uart_in_0/inst/recv_data_reg[19]/C
                         clock pessimism             -0.049     2.612    
    SLICE_X40Y81         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.668    design_1_i/uart_in_0/inst/recv_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/exp_assumedreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.094ns (51.648%)  route 0.088ns (48.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      1.468ns (routing 0.681ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.754ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.468     2.560    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/clk
    SLICE_X28Y79         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.609 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/result_reg[24]/Q
                         net (fo=7, routed)           0.076     2.685    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/p_0_in[1]
    SLICE_X29Y79         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.045     2.730 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u1/exp_assumedreg[2]_i_1__0/O
                         net (fo=1, routed)           0.012     2.742    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/exp_assumedreg_reg[7]_0[2]
    SLICE_X29Y79         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/exp_assumedreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.699     2.688    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/clk
    SLICE_X29Y79         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/exp_assumedreg_reg[2]/C
                         clock pessimism             -0.049     2.639    
    SLICE_X29Y79         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.695    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/fpu/u3/u3/exp_assumedreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rd2e_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      1.446ns (routing 0.681ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.754ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.446     2.538    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rd2e_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.587 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rd2e_reg[13]/Q
                         net (fo=2, routed)           0.036     2.623    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/write_mux/writedatam_reg[31][13]
    SLICE_X44Y64         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     2.668 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/write_mux/writedatam[13]_i_1/O
                         net (fo=1, routed)           0.016     2.684    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatae[13]
    SLICE_X44Y64         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.678     2.667    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[13]/C
                         clock pessimism             -0.086     2.581    
    SLICE_X44Y64         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.637    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writedatam_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/outm_reg[7]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_13/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.048ns (38.400%)  route 0.077ns (61.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      1.479ns (routing 0.681ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.754ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.479     2.571    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/clk
    SLICE_X28Y62         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/outm_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.619 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/outm_reg[7]_rep__3/Q
                         net (fo=10, routed)          0.077     2.696    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_8_0[7]
    RAMB36_X3Y12         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_13/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.761     2.750    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/clk
    RAMB36_X3Y12         RAMB36E2                                     r  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_13/CLKARDCLK
                         clock pessimism             -0.079     2.671    
    RAMB36_X3Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.023     2.648    design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_13
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/uart_in_0/inst/recv_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf_reg[31][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.102ns (62.963%)  route 0.060ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.446ns (routing 0.681ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.754ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.446     2.538    design_1_i/uart_in_0/inst/clk
    SLICE_X41Y81         FDRE                                         r  design_1_i/uart_in_0/inst/recv_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.587 r  design_1_i/uart_in_0/inst/recv_valid_reg/Q
                         net (fo=61, routed)          0.044     2.631    design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/recv_valid
    SLICE_X41Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.053     2.684 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/c/md/rf[31][23]_i_1/O
                         net (fo=1, routed)           0.016     2.700    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf_reg[31][31]_0[23]
    SLICE_X41Y80         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf_reg[31][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.682     2.671    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/clk
    SLICE_X41Y80         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf_reg[31][23]/C
                         clock pessimism             -0.076     2.595    
    SLICE_X41Y80         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.651    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/rf/rf_reg[31][23]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writeregm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writeregw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.048ns (32.432%)  route 0.100ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      1.400ns (routing 0.681ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.754ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.400     2.492    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/clk
    SLICE_X47Y55         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writeregm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.540 r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writeregm_reg[0]/Q
                         net (fo=7, routed)           0.100     2.640    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writeregm[0]
    SLICE_X47Y53         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writeregw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.614     2.603    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/clk
    SLICE_X47Y53         FDRE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writeregw_reg[0]/C
                         clock pessimism             -0.070     2.533    
    SLICE_X47Y53         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.588    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/writeregw_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/uart_back_wrap_0/inst/uart_back/status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/uart_back_wrap_0/inst/uart_back/status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.063ns (55.752%)  route 0.050ns (44.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.304ns (routing 0.681ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.754ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.304     2.396    design_1_i/uart_back_wrap_0/inst/uart_back/clk
    SLICE_X61Y91         FDRE                                         r  design_1_i/uart_back_wrap_0/inst/uart_back/status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.444 f  design_1_i/uart_back_wrap_0/inst/uart_back/status_reg[1]/Q
                         net (fo=7, routed)           0.036     2.480    design_1_i/uart_back_wrap_0/inst/uart_back/status_reg_n_0_[1]
    SLICE_X61Y91         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015     2.495 r  design_1_i/uart_back_wrap_0/inst/uart_back/status[0]_i_1/O
                         net (fo=1, routed)           0.014     2.509    design_1_i/uart_back_wrap_0/inst/uart_back/status[0]
    SLICE_X61Y91         FDRE                                         r  design_1_i/uart_back_wrap_0/inst/uart_back/status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.509     2.498    design_1_i/uart_back_wrap_0/inst/uart_back/clk
    SLICE_X61Y91         FDRE                                         r  design_1_i/uart_back_wrap_0/inst/uart_back/status_reg[0]/C
                         clock pessimism             -0.097     2.400    
    SLICE_X61Y91         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.456    design_1_i/uart_back_wrap_0/inst/uart_back/status_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.472 }
Period(ns):         6.944
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X6Y17  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X4Y21  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_24/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X2Y12  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_18/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X3Y8   design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_3_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X5Y2   design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X6Y27  design_1_i/uart_back_wrap_0/inst/uart_back/buffer_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X6Y16  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X7Y14  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_31/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X2Y21  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_25/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         6.944       4.983      RAMB36_X1Y15  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_19/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X7Y14  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_31/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X4Y5   design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_15/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X5Y19  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_3_22/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X3Y11  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_11/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X3Y5   design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_9/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X2Y12  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_18/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X5Y2   design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_3_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X6Y27  design_1_i/uart_back_wrap_0/inst/uart_back/buffer_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X7Y14  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_31/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X1Y15  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_19/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X6Y17  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_30/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X4Y21  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_24/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X2Y12  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_18/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X1Y15  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_2_19/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X3Y1   design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X5Y10  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X3Y7   design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_3_9/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X3Y0   design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_0_11/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X6Y20  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_28/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.472       2.492      RAMB36_X7Y16  design_1_i/top_wrap_0/inst/nolabel_line8/dmem/RAM_reg_1_29/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.114ns (3.767%)  route 2.912ns (96.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 11.663 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.267ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.912     7.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X41Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.817    11.663    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X41Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[0]/C
                         clock pessimism             -0.067    11.597    
                         clock uncertainty           -0.076    11.521    
    SLICE_X41Y49         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    11.439    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.114ns (3.769%)  route 2.911ns (96.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 11.662 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.267ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.911     7.868    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X40Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.816    11.662    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X40Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[12]/C
                         clock pessimism             -0.067    11.596    
                         clock uncertainty           -0.076    11.520    
    SLICE_X40Y49         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    11.438    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.114ns (3.767%)  route 2.912ns (96.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 11.663 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.267ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.912     7.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X41Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.817    11.663    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X41Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[1]/C
                         clock pessimism             -0.067    11.597    
                         clock uncertainty           -0.076    11.521    
    SLICE_X41Y49         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    11.439    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.114ns (3.769%)  route 2.911ns (96.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 11.662 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.267ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.911     7.868    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X40Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.816    11.662    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X40Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[2]/C
                         clock pessimism             -0.067    11.596    
                         clock uncertainty           -0.076    11.520    
    SLICE_X40Y49         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    11.438    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.114ns (3.767%)  route 2.912ns (96.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 11.663 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.267ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.912     7.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X41Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.817    11.663    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X41Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[4]/C
                         clock pessimism             -0.067    11.597    
                         clock uncertainty           -0.076    11.521    
    SLICE_X41Y49         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    11.439    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.114ns (3.767%)  route 2.912ns (96.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 11.663 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.267ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.912     7.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X41Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.817    11.663    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X41Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[6]/C
                         clock pessimism             -0.067    11.597    
                         clock uncertainty           -0.076    11.521    
    SLICE_X41Y49         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    11.439    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.114ns (3.767%)  route 2.912ns (96.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 11.663 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.267ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.912     7.869    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X41Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.817    11.663    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X41Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[9]/C
                         clock pessimism             -0.067    11.597    
                         clock uncertainty           -0.076    11.521    
    SLICE_X41Y49         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    11.439    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.114ns (4.033%)  route 2.713ns (95.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 11.637 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.791ns (routing 1.267ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.713     7.670    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X43Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.791    11.637    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X43Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[11]/C
                         clock pessimism             -0.067    11.571    
                         clock uncertainty           -0.076    11.495    
    SLICE_X43Y49         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082    11.413    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.114ns (4.265%)  route 2.559ns (95.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 11.654 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.808ns (routing 1.267ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.559     7.516    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X39Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.808    11.654    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X39Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[13]/C
                         clock pessimism             -0.067    11.588    
                         clock uncertainty           -0.076    11.512    
    SLICE_X39Y49         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    11.430    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.944ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.944ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.114ns (5.082%)  route 2.129ns (94.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 11.663 - 6.944 ) 
    Source Clock Delay      (SCD):    4.843ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.117ns (routing 1.377ns, distribution 1.740ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.267ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        3.117     4.843    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.957 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          2.129     7.086    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X40Y51         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.944     6.944 r  
    AK17                                              0.000     6.944 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.944    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     7.262 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.313    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.313 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.091    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     8.426 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     8.771    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.846 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        2.817    11.663    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X40Y51         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[10]/C
                         clock pessimism             -0.067    11.597    
                         clock uncertainty           -0.076    11.521    
    SLICE_X40Y51         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    11.439    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  4.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.049ns (4.313%)  route 1.087ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.754ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.087     3.642    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X40Y51         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.658     2.647    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X40Y51         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.031     2.677    
    SLICE_X40Y51         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.682    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.049ns (4.329%)  route 1.083ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.754ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.083     3.638    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X41Y51         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.654     2.643    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.031     2.673    
    SLICE_X41Y51         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.678    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.049ns (4.313%)  route 1.087ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.754ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.087     3.642    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X40Y51         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.658     2.647    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X40Y51         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.031     2.677    
    SLICE_X40Y51         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.682    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.049ns (4.329%)  route 1.083ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.754ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.083     3.638    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X41Y51         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.654     2.643    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X41Y51         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[7]/C
                         clock pessimism              0.031     2.673    
    SLICE_X41Y51         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.678    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.049ns (4.313%)  route 1.087ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.754ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.087     3.642    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X40Y51         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.658     2.647    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X40Y51         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[8]/C
                         clock pessimism              0.031     2.677    
    SLICE_X40Y51         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     2.682    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.049ns (3.632%)  route 1.300ns (96.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.754ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.300     3.855    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X39Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.642     2.631    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X39Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[13]/C
                         clock pessimism              0.031     2.661    
    SLICE_X39Y49         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.666    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.049ns (3.431%)  route 1.379ns (96.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.754ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.379     3.934    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X43Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.629     2.618    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X43Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[11]/C
                         clock pessimism              0.031     2.648    
    SLICE_X43Y49         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     2.653    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.049ns (3.215%)  route 1.475ns (96.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.754ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.475     4.030    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X40Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.658     2.647    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X40Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[12]/C
                         clock pessimism              0.031     2.677    
    SLICE_X40Y49         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     2.682    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.049ns (3.215%)  route 1.475ns (96.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.754ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.475     4.030    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X40Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.658     2.647    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X40Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.031     2.677    
    SLICE_X40Y49         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.682    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Destination:            design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.472ns period=6.944ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.049ns (3.211%)  route 1.477ns (96.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Net Delay (Source):      1.414ns (routing 0.681ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.754ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.414     2.506    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y96         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.555 f  design_1_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=73, routed)          1.477     4.032    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/reset
    SLICE_X41Y49         FDCE                                         f  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=2632, routed)        1.657     2.646    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/clk
    SLICE_X41Y49         FDCE                                         r  design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.031     2.676    
    SLICE_X41Y49         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     2.681    design_1_i/top_wrap_0/inst/nolabel_line8/mips/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           4.032    
  -------------------------------------------------------------------
                         slack                                  1.351    





