Synthesis report
Wed Nov 16 15:43:15 2022
Quartus Prime Version 22.3.0 Build 104 09/14/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Partition Summary
  5. Partition "root_partition" Resource Utilization by Entity
  6. State Machine - Summary
  7. State Machine - state_now
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics for Partition "root_partition"
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Preserve for Debug Assignments for Partition "root_partition"
 13. Post-Synthesis Netlist Statistics for Partition "root_partition"
 14. Synthesis Resource Usage Summary for Partition "root_partition"
 15. Verilog Macro Usage
 16. Warnings for fsm_2sa.v
 17. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Wed Nov 16 15:43:14 2022 ;
; Revision Name         ; fsm                                   ;
; Top-level Entity Name ; fsm_2sa                               ;
; Family                ; Arria 10                              ;
+-----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; 10AX090U3F45I2LG        ;                         ;
; Top-level entity name                                                           ; fsm_2sa                 ; fsm                     ;
; Family name                                                                     ; Arria 10                ; Cyclone 10 GX           ;
; Verilog Version                                                                 ; SystemVerilog_2012      ; Verilog_2001            ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Design Assistant include IP blocks                                              ; Off                     ; Off                     ;
; High fanout net threshold for RAM inference                                     ; 15                      ; 15                      ;
; Design Assistant limit on reported violations per rule                          ; 5000                    ; 5000                    ;
; Optimization Mode                                                               ; Balanced                ; Balanced                ;
; Allow Register Merging                                                          ; On                      ; On                      ;
; Allow Register Duplication                                                      ; On                      ; On                      ;
; Allow Register Retiming                                                         ; On                      ; On                      ;
; Allow RAM Retiming                                                              ; Off                     ; Off                     ;
; Allow DSP Retiming                                                              ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Auto                    ; Auto                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                     ; 100                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                     ; 100                     ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                      ; On                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Optimization and Constraint Precedence                                          ; Prioritize Optimization ; Prioritize Optimization ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
; Disable DSP Negate Inferencing                                                  ; Off                     ; Off                     ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Parameter Settings to ASCII                                              ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Source Assignments to ASCII                                              ; On                      ; On                      ;
; Report Resource Utilization by Entity to ASCII                                  ; On                      ; On                      ;
; Size of the Latch Report                                                        ; 100                     ; 100                     ;
; Enable VHDL static assertion support                                            ; Off                     ; Off                     ;
; Enable SystemVerilog static assertion support                                   ; Off                     ; Off                     ;
; Enable State Machines Inference                                                 ; On                      ; On                      ;
; Allow RAMs Inferred In Generate-For Loop For Verilog                            ; Off                     ; Off                     ;
; Enable formal verification support during compilation                           ; Off                     ; Off                     ;
; Size of the PR Initial Conditions Report                                        ; 100                     ; 100                     ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                     ; 500                     ;
; Report PR Initial Values as Errors                                              ; Off                     ; Off                     ;
; Fractal Synthesis                                                               ; Off                     ; Off                     ;
; Synthesis Available Resource Multiplier                                         ; 1                       ; 1                       ;
; Message Level for Unconnected Output Ports                                      ; Warning                 ; Warning                 ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                    ; Auto                    ;
; Initialize Verilog enums to X                                                   ; Off                     ; Off                     ;
; Enable dynamic report                                                           ; Off                     ; Off                     ;
; Enable preserve for debug assignments                                           ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+--------------------------------------------------+-----------------------------------------------------------+---------+----------------------------------+
; File Name with User-Entered Path ; File Type                                        ; File Name with Absolute Path                              ; Library ; MD5                              ;
+----------------------------------+--------------------------------------------------+-----------------------------------------------------------+---------+----------------------------------+
; fsm_2sa.v                        ; User-Specified Verilog HDL File                  ; /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v    ;         ; 5f8f3a15c68618723eaab0cb2fa5cb66 ;
; fsm_2sa.sdc                      ; User-Specified Synopsys Design Constraints File  ; /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.sdc  ;         ; 0a9d8c7d3d1338a03371106ff24b3077 ;
; tb_fsm_2sa.v                     ; User-Specified Verilog HDL File                  ; /home/yuzong/Desktop/Research/BrAMAC/Quartus/tb_fsm_2sa.v ;         ; 51a3b133de86cea5c31cefa85e21f528 ;
; defines.v                        ; Auto-Found File                                  ; /home/yuzong/Desktop/Research/BrAMAC/Quartus/defines.v    ;         ; ff4e9c0515a4134a4d5732b43721b3f7 ;
+----------------------------------+--------------------------------------------------+-----------------------------------------------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-------------+--------------+
; |                          ; 69 (69)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                   ; fsm_2sa     ; altera_work  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------+
; State Machine - Summary                                               ;
+-----------+------------------+------------+----------------+----------+
; Name      ; Number of States ; Using aclr ; Encoding Style ; Safeness ;
+-----------+------------------+------------+----------------+----------+
; state_now ; 11               ; No         ; One-Hot        ; Not Safe ;
+-----------+------------------+------------+----------------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - state_now                                                                                                                                                                                                                                                                    ;
+--------------------------+----------------------+---------------------+------------------------+---------------------+---------------------+--------------------------+---------------------+-------------------------+---------------------+-------------------------+----------------------+
; Name                     ; state_now.STATE_DONE ; state_now.STATE_INV ; state_now.STATE_PREADD ; state_now.STATE_ASL ; state_now.STATE_SUB ; state_now.STATE_INIT_ACC ; state_now.STATE_ACC ; state_now.STATE_INIT_W2 ; state_now.STATE_ADD ; state_now.STATE_INIT_W1 ; state_now.STATE_IDLE ;
+--------------------------+----------------------+---------------------+------------------------+---------------------+---------------------+--------------------------+---------------------+-------------------------+---------------------+-------------------------+----------------------+
; state_now.STATE_IDLE     ; 0                    ; 0                   ; 0                      ; 0                   ; 0                   ; 0                        ; 0                   ; 0                       ; 0                   ; 0                       ; 0                    ;
; state_now.STATE_INIT_W1  ; 0                    ; 0                   ; 0                      ; 0                   ; 0                   ; 0                        ; 0                   ; 0                       ; 0                   ; 1                       ; 1                    ;
; state_now.STATE_ADD      ; 0                    ; 0                   ; 0                      ; 0                   ; 0                   ; 0                        ; 0                   ; 0                       ; 1                   ; 0                       ; 1                    ;
; state_now.STATE_INIT_W2  ; 0                    ; 0                   ; 0                      ; 0                   ; 0                   ; 0                        ; 0                   ; 1                       ; 0                   ; 0                       ; 1                    ;
; state_now.STATE_ACC      ; 0                    ; 0                   ; 0                      ; 0                   ; 0                   ; 0                        ; 1                   ; 0                       ; 0                   ; 0                       ; 1                    ;
; state_now.STATE_INIT_ACC ; 0                    ; 0                   ; 0                      ; 0                   ; 0                   ; 1                        ; 0                   ; 0                       ; 0                   ; 0                       ; 1                    ;
; state_now.STATE_SUB      ; 0                    ; 0                   ; 0                      ; 0                   ; 1                   ; 0                        ; 0                   ; 0                       ; 0                   ; 0                       ; 1                    ;
; state_now.STATE_ASL      ; 0                    ; 0                   ; 0                      ; 1                   ; 0                   ; 0                        ; 0                   ; 0                       ; 0                   ; 0                       ; 1                    ;
; state_now.STATE_PREADD   ; 0                    ; 0                   ; 1                      ; 0                   ; 0                   ; 0                        ; 0                   ; 0                       ; 0                   ; 0                       ; 1                    ;
; state_now.STATE_INV      ; 0                    ; 1                   ; 0                      ; 0                   ; 0                   ; 0                        ; 0                   ; 0                       ; 0                   ; 0                       ; 1                    ;
; state_now.STATE_DONE     ; 1                    ; 0                   ; 0                      ; 0                   ; 0                   ; 0                        ; 0                   ; 0                       ; 0                   ; 0                       ; 1                    ;
+--------------------------+----------------------+---------------------+------------------------+---------------------+---------------------+--------------------------+---------------------+-------------------------+---------------------+-------------------------+----------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; counter_next[3]                                    ; i20                 ; yes                    ;
; counter_next[1]                                    ; i20                 ; yes                    ;
; counter_next[2]                                    ; i20                 ; yes                    ;
; counter_next[0]                                    ; i20                 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state_now~0                           ; Lost fanout        ;
; state_now~1                           ; Lost fanout        ;
; state_now~2                           ; Lost fanout        ;
; state_now~3                           ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 33          ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 16          ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; mac_mode[1]                ; Yes                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; input_1[1]                 ; Yes                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; input_2[1]                 ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+


+---------------------------------------------------------------+
; Preserve for Debug Assignments for Partition "root_partition" ;
+------+--------+-----------------------------------------------+
; Name ; Status ; Notes                                         ;
+------+--------+-----------------------------------------------+
Notes: Table created because there is an active PRESERVE_FOR_DEBUG_ENABLE in the project, even though there are no tagged names within the partition.


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 64                                      ;
; twentynm_ff            ; 33                                      ;
;     ENA                ; 16                                      ;
;     plain              ; 17                                      ;
; twentynm_lcell_comb    ; 69                                      ;
;     normal             ; 69                                      ;
;         1 data inputs  ; 4                                       ;
;         2 data inputs  ; 7                                       ;
;         3 data inputs  ; 10                                      ;
;         4 data inputs  ; 16                                      ;
;         5 data inputs  ; 25                                      ;
;         6 data inputs  ; 7                                       ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 2.00                                    ;
; Average LUT depth      ; 1.47                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 38                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 69                ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 7                 ;
;     -- 5 input functions                    ; 25                ;
;     -- 4 input functions                    ; 16                ;
;     -- <=3 input functions                  ; 21                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 33                ;
;                                             ;                   ;
; I/O pins                                    ; 64                ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk               ;
; Maximum fan-out                             ; 33                ;
; Total fan-out                               ; 382               ;
; Average fan-out                             ; 2.30              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------+
; Verilog Macro Usage                                        ;
+--------------------+----------+------+---------+-----------+
; Name               ; Location ; From ; Value   ; Arguments ;
+--------------------+----------+------+---------+-----------+
; defines.v          ;          ;      ;         ;           ;
;     AAWIDTH        ;          ;      ;         ;           ;
;         Refer      ; 2        ; None ;         ;           ;
;         Refer      ; 2        ; None ;         ;           ;
;     AWIDTH         ;          ;      ;         ;           ;
;         Define     ; 3        ;      ; 8'd12   ;           ;
;     CMD_ADDR       ;          ;      ;         ;           ;
;         Refer      ; 11       ; None ;         ;           ;
;         Define     ; 12       ;      ; 12'hfff ;           ;
;         Refer      ; 11       ; None ;         ;           ;
;     DWIDTH         ;          ;      ;         ;           ;
;         Refer      ; 7        ; None ;         ;           ;
;         Define     ; 8        ;      ; 8'd40   ;           ;
;         Refer      ; 7        ; None ;         ;           ;
;     NUM_COLS_BRAM  ;          ;      ;         ;           ;
;         Refer      ; 19       ; None ;         ;           ;
;         Define     ; 20       ;      ; 8'd40   ;           ;
;         Refer      ; 19       ; None ;         ;           ;
;     NUM_ROWS_BRAM  ;          ;      ;         ;           ;
;         Refer      ; 15       ; None ;         ;           ;
;         Define     ; 16       ;      ; 9'd512  ;           ;
;         Refer      ; 15       ; None ;         ;           ;
;     NUM_ROWS_DUMMY ;          ;      ;         ;           ;
;         Refer      ; 23       ; None ;         ;           ;
;         Define     ; 24       ;      ; 4'd7    ;           ;
;         Refer      ; 23       ; None ;         ;           ;
; fsm_2sa.v          ;          ;      ;         ;           ;
;     DWIDTH         ;          ;      ;         ;           ;
;         Refer      ; 11       ; RTL  ; 8'd40   ;           ;
; tb_fsm_2sa.v       ;          ;      ;         ;           ;
;     DWIDTH         ;          ;      ;         ;           ;
;         Refer      ; 10       ; RTL  ; 8'd40   ;           ;
+--------------------+----------+------+---------+-----------+
&lt;same as above&gt; indicates that the value matches the previous occurence of the macro.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for fsm_2sa.v                                                                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 7     ; Verilog HDL assignment warning at fsm_2sa.v(178): truncated value with size 5 to match size of target (4)              ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fsm_2sa.v(178): truncated value with size 5 to match size of target (4)              ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fsm_2sa.v(183): truncated value with size 5 to match size of target (4)              ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fsm_2sa.v(189): truncated value with size 5 to match size of target (4)              ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fsm_2sa.v(192): truncated value with size 5 to match size of target (4)              ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fsm_2sa.v(199): truncated value with size 5 to match size of target (4)              ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fsm_2sa.v(202): truncated value with size 5 to match size of target (4)              ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fsm_2sa.v(208): truncated value with size 5 to match size of target (4)              ;
; 19651      ; Warning  ; 2     ; Verilog HDL warning at fsm_2sa.v(135): latch inferred for net mac_precision[3]                                         ;
;     19651  ;          ;       ; Verilog HDL warning at fsm_2sa.v(135): latch inferred for net mac_precision[3]                                         ;
;     19651  ;          ;       ; Verilog HDL warning at fsm_2sa.v(236): latch inferred for net counter_next[3]                                          ;
; 16750      ; Warning  ; 2     ; Verilog HDL warning at fsm_2sa.v(135): "mac_precision" inside always_comb block does not represent combinational logic ;
;     16750  ;          ;       ; Verilog HDL warning at fsm_2sa.v(135): "mac_precision" inside always_comb block does not represent combinational logic ;
;     16750  ;          ;       ; Verilog HDL warning at fsm_2sa.v(236): "counter_next" inside always_comb block does not represent combinational logic  ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Wed Nov 16 15:43:12 2022
    Info: System process ID: 16416
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off fsm -c fsm
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "fsm"
Info: Revision = "fsm"
Info: Analyzing source files
Info (16884): Verilog HDL info at fsm_2sa.v(1): analyzing included file defines.v File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 1
Info (19624): Verilog HDL info at fsm_2sa.v(1): back to file 'fsm_2sa.v' File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 1
Info (16884): Verilog HDL info at tb_fsm_2sa.v(1): analyzing included file defines.v File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/tb_fsm_2sa.v Line: 1
Info (19624): Verilog HDL info at tb_fsm_2sa.v(1): back to file 'tb_fsm_2sa.v' File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/tb_fsm_2sa.v Line: 1
Info: Elaborating from top-level entity "fsm_2sa"
Warning (19651): Verilog HDL warning at fsm_2sa.v(135): latch inferred for net mac_precision[3] File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 135
Warning (16750): Verilog HDL warning at fsm_2sa.v(135): "mac_precision" inside always_comb block does not represent combinational logic File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 135
Warning (13469): Verilog HDL assignment warning at fsm_2sa.v(178): truncated value with size 5 to match size of target (4) File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 178
Warning (13469): Verilog HDL assignment warning at fsm_2sa.v(183): truncated value with size 5 to match size of target (4) File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 183
Warning (13469): Verilog HDL assignment warning at fsm_2sa.v(189): truncated value with size 5 to match size of target (4) File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 189
Warning (13469): Verilog HDL assignment warning at fsm_2sa.v(192): truncated value with size 5 to match size of target (4) File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 192
Warning (13469): Verilog HDL assignment warning at fsm_2sa.v(199): truncated value with size 5 to match size of target (4) File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 199
Warning (13469): Verilog HDL assignment warning at fsm_2sa.v(202): truncated value with size 5 to match size of target (4) File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 202
Warning (13469): Verilog HDL assignment warning at fsm_2sa.v(208): truncated value with size 5 to match size of target (4) File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 208
Warning (19651): Verilog HDL warning at fsm_2sa.v(236): latch inferred for net counter_next[3] File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 236
Warning (16750): Verilog HDL warning at fsm_2sa.v(236): "counter_next" inside always_comb block does not represent combinational logic File: /home/yuzong/Desktop/Research/BrAMAC/Quartus/fsm_2sa.v Line: 236
Info: Found 2 design entities
Info: There are 1 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 133 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 69 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1647 megabytes
    Info: Processing ended: Wed Nov 16 15:43:15 2022
    Info: Elapsed time: 00:00:03
    Info: System process ID: 16416


