vsim -gui work.wtf
# vsim -gui work.wtf 
# Start time: 18:41:38 on Dec 02,2021
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
run
# Break in Module fetch at C:/Users/Jonny Lake/Documents/468/468-Project/fetchCycle.v line 9
step
step
step -out
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1
# Next activity is in 5 ps.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
run
# Break in Module fetch at C:/Users/Jonny Lake/Documents/468/468-Project/fetchCycle.v line 9
step
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
run
# Break in Module fetch at C:/Users/Jonny Lake/Documents/468/468-Project/fetchCycle.v line 9
step
step
step
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1
# Next activity is in 5 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 5 ps.
step
step
step
step
step
step
step
step
step
step
#                   10Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
# Next activity is in 5 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
#                   15Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
# Next activity is in 5 ps.
step
step
step
step
step
step
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1
#                   10Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
#                   15Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
#                   20Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
#                   25Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
# ** Note: $finish    : C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(39)
#    Time: 525 ps  Iteration: 0  Instance: /wtf
# 1
# Break in Module wtf at C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v line 39
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1
#                   10Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
#                   15Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
#                   20Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
#                   25Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
# Compile of ram.v was successful.
# Compile of fetchCycle.v failed with 1 errors.
# Compile of fetchCycle.v was successful.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# ** Error: (vsim-3043) Unresolved reference to 'PC'.
#    Time: 0 ps  Iteration: 0  Instance: /wtf File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
vsim -gui work.wtf
# vsim -gui work.wtf 
# Start time: 18:41:38 on Dec 02,2021
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Error: (vsim-3043) Unresolved reference to 'PC'.
#    Time: 0 ps  Iteration: 0  Instance: /wtf File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# Error loading design
# End time: 18:59:40 on Dec 02,2021, Elapsed time: 0:18:02
# Errors: 2, Warnings: 33
# Compile of mainTestbenchCombo.v was successful.
vsim -gui work.wtf
# vsim -gui work.wtf 
# Start time: 19:00:12 on Dec 02,2021
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                    5Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 1
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                    5Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   10Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   20Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000100000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000100001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000100010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000101000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000101001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000101010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000110000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000110001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000110010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of fetchCycle.v was successful.
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1
#                    5Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
# Compile of fetchCycle.v was successful.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                    5Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   10Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   20Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000110001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000110010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
# Compile of fetchCycle.v was successful.
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                    5Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   10Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   15Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   20Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   25Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   35Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   45Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   55Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   65Flag is: xxxx, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   75Flag is: xxxx, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   85Flag is: xxxx, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   95Flag is: xxxx, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  105Flag is: xxxx, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  115Flag is: xxxx, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  125Flag is: xxxx, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  135Flag is: xxxx, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  145Flag is: xxxx, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  155Flag is: xxxx, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  165Flag is: xxxx, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  175Flag is: xxxx, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  185Flag is: xxxx, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  195Flag is: xxxx, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  205Flag is: xxxx, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  215Flag is: xxxx, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  225Flag is: xxxx, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  235Flag is: xxxx, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  245Flag is: xxxx, data at address 0000000000110001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000110010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  255Flag is: xxxx, data at address 0000000000110011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000110100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  265Flag is: xxxx, data at address 0000000000110101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000110110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  275Flag is: xxxx, data at address 0000000000110111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000111000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  285Flag is: xxxx, data at address 0000000000111001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000111010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  295Flag is: xxxx, data at address 0000000000111011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000111100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  305Flag is: xxxx, data at address 0000000000111101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000111110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  315Flag is: xxxx, data at address 0000000000111111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000001000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  325Flag is: xxxx, data at address 0000000001000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000001000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  335Flag is: xxxx, data at address 0000000001000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000001000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  345Flag is: xxxx, data at address 0000000001000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000001000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  355Flag is: xxxx, data at address 0000000001000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000001001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  365Flag is: xxxx, data at address 0000000001001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000001001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  375Flag is: xxxx, data at address 0000000001001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000001001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  385Flag is: xxxx, data at address 0000000001001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000001001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  395Flag is: xxxx, data at address 0000000001001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000001010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  405Flag is: xxxx, data at address 0000000001010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000001010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  415Flag is: xxxx, data at address 0000000001010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000001010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  425Flag is: xxxx, data at address 0000000001010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000001010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  435Flag is: xxxx, data at address 0000000001010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000001011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  445Flag is: xxxx, data at address 0000000001011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000001011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  455Flag is: xxxx, data at address 0000000001011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000001011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  465Flag is: xxxx, data at address 0000000001011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000001011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  475Flag is: xxxx, data at address 0000000001011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000001100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  485Flag is: xxxx, data at address 0000000001100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000001100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  495Flag is: xxxx, data at address 0000000001100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000001100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  505Flag is: xxxx, data at address 0000000001100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000001100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  515Flag is: xxxx, data at address 0000000001100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000001101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  525Flag is: xxxx, data at address 0000000001101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000001101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  535Flag is: xxxx, data at address 0000000001101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000001101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  545Flag is: xxxx, data at address 0000000001101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000001101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  555Flag is: xxxx, data at address 0000000001101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000110001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
# Compile of decode.v failed with 2 errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# Compile of decode.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.ram
# Loading work.decode
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000011110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000011111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000100000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000100110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000100111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000101000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000101110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000101111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000110000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of Simple_ALU.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of ram.v was successful.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.ram
# Loading work.simple_ALU
# ** Error (suppressible): (vsim-3389) Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
restart -f
# No Design Loaded!
vsim -gui work.wtf
# vsim -gui work.wtf 
# Start time: 19:00:12 on Dec 02,2021
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.decode
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Error (suppressible): (vsim-3389) Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# Error loading design
# End time: 19:27:18 on Dec 02,2021, Elapsed time: 0:27:06
# Errors: 2, Warnings: 33
# Compile of mainTestbenchCombo.v was successful.
vsim -gui work.wtf
# vsim -gui work.wtf 
# Start time: 19:27:56 on Dec 02,2021
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.decode
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000011110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000011111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000100000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000100110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000100111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000101000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000101110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000101111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000110000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   16Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000110001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000110001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1
#                   35Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000011101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000011110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000011111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000100101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000100110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000100111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000101101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000101110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000101111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   35Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   80Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  100Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  120Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  140Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  160Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  180Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  200Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  220Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  240Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  260Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  280Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  300Flag is: xxxx, data at address 0000000000011011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000011100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  320Flag is: xxxx, data at address 0000000000011101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000011110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  340Flag is: xxxx, data at address 0000000000011111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000100000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  360Flag is: xxxx, data at address 0000000000100001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000100010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  380Flag is: xxxx, data at address 0000000000100011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000100100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  400Flag is: xxxx, data at address 0000000000100101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000100110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  420Flag is: xxxx, data at address 0000000000100111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000101000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  440Flag is: xxxx, data at address 0000000000101001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000101010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  460Flag is: xxxx, data at address 0000000000101011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000101100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  480Flag is: xxxx, data at address 0000000000101101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000101110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  500Flag is: xxxx, data at address 0000000000101111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000110000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  520Flag is: xxxx, data at address 0000000000110001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000110010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  540Flag is: xxxx, data at address 0000000000110011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000110100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   35Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   40Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.decode
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1
#                   35Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of ram.v was successful with warnings.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1
#                   10Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1
#                   35Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of mainTestbenchCombo.v was successful.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.decode
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   35Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0
# Compile of mainTestbenchCombo.v was successful.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0
#                   30Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   50Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   70Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                   90Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  110Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  130Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  150Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  170Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  190Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  210Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  230Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  250Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  270Flag is: xxxx, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  290Flag is: xxxx, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  310Flag is: xxxx, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  330Flag is: xxxx, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  350Flag is: xxxx, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  370Flag is: xxxx, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  390Flag is: xxxx, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  410Flag is: xxxx, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  430Flag is: xxxx, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  450Flag is: xxxx, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  470Flag is: xxxx, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  490Flag is: xxxx, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  510Flag is: xxxx, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  530Flag is: xxxx, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
#                  550Flag is: xxxx, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v failed with 1 errors.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 1 failed with 1 error.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.decode
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decode1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/decode1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 14
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(14): [TFMPC] - Missing connection for port 'clkDecode'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'registers1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/registers1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(16): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(20): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'addressMux1'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(22): [TFMPC] - Missing connection for port 'clk'.
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: x, decode clock: x, fetch clk 0
#                    5Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: x, decode clock: x, fetch clk 1
#                   10Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: x, decode clock: 0, fetch clk 0
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 1
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   90Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  100Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  110Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  120Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  130Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  140Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  150Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  160Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  170Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  180Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  190Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  200Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  210Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  220Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  230Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  240Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  250Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  260Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  270Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  280Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  290Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  300Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  310Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  320Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  330Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  340Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  350Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  360Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  370Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  380Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  390Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  400Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  410Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  420Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  430Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  440Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  450Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  460Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  470Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  480Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  490Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  500Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  510Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  520Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  530Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  540Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  550Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decode1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/decode1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 14
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(14): [TFMPC] - Missing connection for port 'clkDecode'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'registers1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/registers1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(16): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(20): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'addressMux1'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(22): [TFMPC] - Missing connection for port 'clk'.
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: x, decode clock: x, fetch clk 0
#                    5Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: x, decode clock: 0, fetch clk 0
#                   10Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: x, decode clock: 1, fetch clk 1
#                   15Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 1
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 0
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   70Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   90Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  100Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  110Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  120Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  130Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  140Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  150Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  160Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  170Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  180Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  190Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  200Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  210Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  220Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  230Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  240Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  250Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  260Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  270Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  280Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  290Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  300Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  310Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  320Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  330Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  340Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  350Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  360Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  370Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  380Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  390Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  400Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  410Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  420Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  430Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  440Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  450Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  460Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  470Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  480Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  490Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  500Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  510Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  520Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  530Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  540Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  550Flag is: xxxx, data at address 0000000000011011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decode1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/decode1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 14
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(14): [TFMPC] - Missing connection for port 'clkDecode'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'registers1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/registers1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(16): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(20): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'addressMux1'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(22): [TFMPC] - Missing connection for port 'clk'.
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: x, decode clock: x, fetch clk 0
#                   10Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 0, execute clock: x, decode clock: x, fetch clk 0
#                   20Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: x, fetch clk 1
#                   30Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 1, fetch clk 0
#                   40Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 0, fetch clk 1
#                   50Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 1, fetch clk 0
#                   60Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                   70Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                   80Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                   90Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  100Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  110Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  120Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  130Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  140Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  150Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  160Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  170Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  180Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  190Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  200Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  210Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  220Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  230Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  240Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  250Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  260Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  270Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  280Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  290Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  300Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  310Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  320Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  330Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  340Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  350Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  360Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  370Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  380Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  390Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  400Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  410Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  420Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  430Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  440Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  450Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  460Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  470Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  480Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  490Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  500Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  510Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  520Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  530Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
#                  540Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1
#                  550Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0
# Compile of mainTestbenchCombo.v was successful.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decode1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/decode1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 14
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(14): [TFMPC] - Missing connection for port 'clkDecode'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'registers1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/registers1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(16): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(20): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'addressMux1'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(22): [TFMPC] - Missing connection for port 'clk'.
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: x, decode clock: x, fetch clk 0
#                   10Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: x, fetch clk 1
#                   20Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: x, fetch clk 0
#                   30Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 1, fetch clk 1
#                   40Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 0, fetch clk 0
#                   50Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 1, fetch clk 1
#                   60Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   70Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   80Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   90Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  100Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  110Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  120Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  130Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  140Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  150Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  160Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  170Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  180Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  190Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  200Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  210Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  220Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  230Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  240Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  250Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  260Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  270Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  280Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  290Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  300Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  310Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  320Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  330Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  340Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  350Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  360Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  370Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  380Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  390Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  400Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  410Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  420Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  430Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  440Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  450Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  460Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  470Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  480Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  490Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  500Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  510Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  520Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  530Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  540Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  550Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decode1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/decode1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 14
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(14): [TFMPC] - Missing connection for port 'clkDecode'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'registers1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/registers1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(16): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(20): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'addressMux1'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(22): [TFMPC] - Missing connection for port 'clk'.
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: x, decode clock: x, fetch clk 0
#                   10Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: x, decode clock: x, fetch clk 1
#                   20Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: x, decode clock: x, fetch clk 0
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 1, fetch clk 1
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 0, fetch clk 0
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: x, decode clock: 1, fetch clk 1
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   70Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                   80Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                   90Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  100Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  110Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  120Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  130Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  140Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  150Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  160Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  170Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  180Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  190Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  200Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  210Flag is: xxxx, data at address 0000000000001010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  220Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  230Flag is: xxxx, data at address 0000000000001011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  240Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  250Flag is: xxxx, data at address 0000000000001100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  260Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  270Flag is: xxxx, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  280Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  290Flag is: xxxx, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  300Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  310Flag is: xxxx, data at address 0000000000001111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  320Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  330Flag is: xxxx, data at address 0000000000010000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  340Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  350Flag is: xxxx, data at address 0000000000010001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  360Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  370Flag is: xxxx, data at address 0000000000010010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  380Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  390Flag is: xxxx, data at address 0000000000010011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  400Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  410Flag is: xxxx, data at address 0000000000010100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  420Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  430Flag is: xxxx, data at address 0000000000010101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  440Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  450Flag is: xxxx, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  460Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  470Flag is: xxxx, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  480Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  490Flag is: xxxx, data at address 0000000000011000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  500Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  510Flag is: xxxx, data at address 0000000000011001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  520Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  530Flag is: xxxx, data at address 0000000000011010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
#                  540Flag is: xxxx, data at address 0000000000011011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0
#                  550Flag is: xxxx, data at address 0000000000011011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decode1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/decode1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 14
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(14): [TFMPC] - Missing connection for port 'clkDecode'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'registers1'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/registers1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 16
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(16): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(20): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'addressMux1'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(22): [TFMPC] - Missing connection for port 'clk'.
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  210Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  240Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  270Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  300Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  330Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  360Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  390Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  420Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  450Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  480Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  510Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  540Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v failed with 5 errors.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 1 failed with 5 errors.
# Compile of addBusMux.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.decode
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 20
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(20): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 22
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  210Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  240Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  270Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  300Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  330Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  360Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  390Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  420Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  450Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  480Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  510Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  540Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  210Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  240Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  270Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  300Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  330Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  360Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  390Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  420Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  450Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  480Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  510Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  540Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v failed with 2 errors.
# Compile of decode.v was successful.
# 42 compiles, 1 failed with 2 errors.
# Compile of fetchCycle.v was successful.
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  210Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  240Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  270Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  300Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  330Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  360Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  390Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  420Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  450Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  480Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
#                  510Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1
#                  540Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: xxxx, data at address 0000000000000100 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: xxxx, data at address 0000000000000101 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: xxxx, data at address 0000000000000110 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: xxxx, data at address 0000000000000111 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: xxxx, data at address 0000000000001000 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: xxxx, data at address 0000000000001001 is 00000110000110000000000000100000, first fetch is 0, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#############  Autofindloop Analysis  ###############
#############  Loop found at time 600 ps ###############
#   Active process: /wtf/addressMux1/#IMPLICIT-WIRE(addressOut)#23 @ sub-iteration 0
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:23
#   Active process: /wtf/control/#IMPLICIT-WIRE(DataOut_toRAM)#21 @ sub-iteration 0
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:21
#   Active process: /wtf/control/#IMPLICIT-WIRE(AddressOut)#21 @ sub-iteration 0
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:21
#   Active process: /wtf/ram1/#IMPLICIT-WIRE(dout)#12 @ sub-iteration 1
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:12
#   Active process: /wtf/control/#IMPLICIT-WIRE(RW_Out)#21 @ sub-iteration 3
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:21
#   Active process: /wtf/control/#IMPLICIT-WIRE(Add_bus_sel)#21 @ sub-iteration 3
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:21
#   Active process: /wtf/registers1/#IMPLICIT-WIRE(DataOut2)#17 @ sub-iteration 3
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:17
#   Active process: /wtf/registers1/#IMPLICIT-WIRE(DataOut1)#17 @ sub-iteration 3
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:17
#   Active process: /wtf/addressMux1/#IMPLICIT-WIRE(addressOut)#23 @ sub-iteration 3
#     Source: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v:23
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 600 ps.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v failed with 1 errors.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 1 failed with 1 error.
# Compile of mainTestbenchCombo.v failed with 1 errors.
# Compile of Memory_Control.v was successful.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 600 ps.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 600 ps.
# Compile of Memory_Control.v was successful.
# Compile of addBusMux.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_control
# Loading work.addBusMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 600 ps.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# Compile of addBusMux.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.addBusMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 600 ps.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of mainTestbenchCombo.v was successful.
# Compile of Memory_Control.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.memory_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 23
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of Memory_Control.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.ram
# Loading work.memory_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v failed with 3 errors.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 1 failed with 3 errors.
# Compile of ram.v was successful with warnings.
# Compile of Memory_Control.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of Memory_Control.v was successful.
# Compile of ram.v was successful with warnings.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ram
# Loading work.memory_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 11, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'din2'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of Memory_Control.v was successful.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
restart -f -nolist -nowave -nolog -novirtuals -noassertions -nofcovers -noatv
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Break in Module memory_control at C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v line 12
step
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Break in Module memory_control at C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v line 12
step
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Break in Module memory_control at C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v line 13
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Break in Module memory_control at C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v line 13
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3722) C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v(21): [TFMPC] - Missing connection for port 'DataIn_fromRAM'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful with warnings.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'AddressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Memory_Control.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of ram.v was successful with warnings.
# Compile of Memory_Control.v failed with 5 errors.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control.v failed with 4 errors.
# Compile of Memory_Control.v failed with 4 errors.
# Compile of Memory_Control.v failed with 2 errors.
# Compile of Memory_Control.v failed with 1 errors.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of Memory_Control.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.ram
# Loading work.memory_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Error (suppressible): (vsim-3389) Port 'Source1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Error (suppressible): (vsim-3389) Port 'Source2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Error (suppressible): (vsim-3389) Port 'DataOut_toRAM' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Error (suppressible): (vsim-3389) Port 'DataOut_toReg' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Error (suppressible): (vsim-3389) Port 'AddressOut' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# Compile of mainTestbenchCombo.v was successful.
restart -f
# No Design Loaded!
vsim -gui work.wtf
# vsim -gui work.wtf 
# Start time: 19:27:56 on Dec 02,2021
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of ram.v was successful with warnings.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 540 ps.
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: xxxx, data at address 0000000000000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: xxxx, data at address 0000000000000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: xxxx, data at address 0000000000000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: xxxx, data at address 0000000000000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: xxxx, data at address 0000000000000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: xxxx, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: xxxx, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: xxxx, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: xxxx, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: xxxx, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: xxxx, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
restart -f
# No Design Loaded!
vsim -gui work.wtf
# vsim -gui work.wtf 
# Start time: 19:27:56 on Dec 02,2021
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'clk'.
#    Time: 0 ps  Iteration: 0  Instance: /wtf/control File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# Error loading design
# End time: 22:02:42 on Dec 02,2021, Elapsed time: 2:34:46
# Errors: 2, Warnings: 31
# Compile of Memory_Control.v was successful.
vsim -gui work.wtf
# vsim -gui work.wtf 
# Start time: 22:03:59 on Dec 02,2021
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  720Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  750Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  780Flag is: 1000, data at address 0000000000001101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  720Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  750Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  780Flag is: 1000, data at address 0000000000001101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  810Flag is: 1000, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  840Flag is: 1000, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  870Flag is: 1000, data at address 0000000000001110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  900Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  930Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  960Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  990Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1020Flag is: 1000, data at address 0000000000010001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1050Flag is: 1000, data at address 0000000000010001 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1080Flag is: 1000, data at address 0000000000010010 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1110Flag is: 1000, data at address 0000000000010010 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1140Flag is: 1000, data at address 0000000000010011 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1170Flag is: 1000, data at address 0000000000010011 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1200Flag is: 1000, data at address 0000000000010100 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1230Flag is: 1000, data at address 0000000000010100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1260Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1290Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1320Flag is: 1000, data at address 0000000000010110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1350Flag is: 1000, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1380Flag is: 1000, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1410Flag is: 1000, data at address 0000000000010111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1440Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1470Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1500Flag is: 1000, data at address 0000000000011001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  720Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  750Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  780Flag is: 1000, data at address 0000000000001101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  810Flag is: 1000, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  840Flag is: 1000, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  870Flag is: 1000, data at address 0000000000001110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  900Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  930Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  960Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  990Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1020Flag is: 1000, data at address 0000000000010001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1050Flag is: 1000, data at address 0000000000010001 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1080Flag is: 1000, data at address 0000000000010010 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1110Flag is: 1000, data at address 0000000000010010 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1140Flag is: 1000, data at address 0000000000010011 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1170Flag is: 1000, data at address 0000000000010011 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1200Flag is: 1000, data at address 0000000000010100 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1230Flag is: 1000, data at address 0000000000010100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1260Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1290Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1320Flag is: 1000, data at address 0000000000010110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1350Flag is: 1000, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1380Flag is: 1000, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1410Flag is: 1000, data at address 0000000000010111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1440Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1470Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1500Flag is: 1000, data at address 0000000000011001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001010 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001011 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  780Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  810Flag is: 1000, data at address 0000000000001101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  840Flag is: 1000, data at address 0000000000001101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  870Flag is: 1000, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  900Flag is: 1000, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  930Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  960Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  990Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1020Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1050Flag is: 1000, data at address 0000000000010001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1080Flag is: 1000, data at address 0000000000010001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1110Flag is: 1000, data at address 0000000000010010 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1140Flag is: 1000, data at address 0000000000010010 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1170Flag is: 1000, data at address 0000000000010011 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1200Flag is: 1000, data at address 0000000000010011 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1230Flag is: 1000, data at address 0000000000010100 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1260Flag is: 1000, data at address 0000000000010100 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1290Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1320Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1350Flag is: 1000, data at address 0000000000010110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1380Flag is: 1000, data at address 0000000000010110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1410Flag is: 1000, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1440Flag is: 1000, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1470Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1500Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1530Flag is: 1000, data at address 0000000000011001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1560Flag is: 1000, data at address 0000000000011001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1620Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1680Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1740Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1800Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1860Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1920Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1980Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  720Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  750Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  780Flag is: 1000, data at address 0000000000001101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  810Flag is: 1000, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  840Flag is: 1000, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  870Flag is: 1000, data at address 0000000000001110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  900Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  930Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  960Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  990Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1020Flag is: 1000, data at address 0000000000010001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1050Flag is: 1000, data at address 0000000000010001 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1080Flag is: 1000, data at address 0000000000010010 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1110Flag is: 1000, data at address 0000000000010010 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1140Flag is: 1000, data at address 0000000000010011 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1170Flag is: 1000, data at address 0000000000010011 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1200Flag is: 1000, data at address 0000000000010100 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1230Flag is: 1000, data at address 0000000000010100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1260Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1290Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1320Flag is: 1000, data at address 0000000000010110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1350Flag is: 1000, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1380Flag is: 1000, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1410Flag is: 1000, data at address 0000000000010111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1440Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1470Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1500Flag is: 1000, data at address 0000000000011001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
# Compile of Simple_ALU.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.simple_ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  720Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  750Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  780Flag is: 1000, data at address 0000000000001101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  810Flag is: 1000, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  840Flag is: 1000, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  870Flag is: 1000, data at address 0000000000001110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  900Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  930Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  960Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  990Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1020Flag is: 1000, data at address 0000000000010001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1050Flag is: 1000, data at address 0000000000010001 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1080Flag is: 1000, data at address 0000000000010010 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1110Flag is: 1000, data at address 0000000000010010 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1140Flag is: 1000, data at address 0000000000010011 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1170Flag is: 1000, data at address 0000000000010011 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1200Flag is: 1000, data at address 0000000000010100 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1230Flag is: 1000, data at address 0000000000010100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1260Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1290Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1320Flag is: 1000, data at address 0000000000010110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1350Flag is: 1000, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1380Flag is: 1000, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1410Flag is: 1000, data at address 0000000000010111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1440Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1470Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1500Flag is: 1000, data at address 0000000000011001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is 00000110010010000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is 00001001010101001000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  720Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  750Flag is: 1000, data at address 0000000000001100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  780Flag is: 1000, data at address 0000000000001101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  810Flag is: 1000, data at address 0000000000001101 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  840Flag is: 1000, data at address 0000000000001110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  870Flag is: 1000, data at address 0000000000001110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  900Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  930Flag is: 1000, data at address 0000000000001111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                  960Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                  990Flag is: 1000, data at address 0000000000010000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1020Flag is: 1000, data at address 0000000000010001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1050Flag is: 1000, data at address 0000000000010001 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1080Flag is: 1000, data at address 0000000000010010 is 00000110010110000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1110Flag is: 1000, data at address 0000000000010010 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1140Flag is: 1000, data at address 0000000000010011 is 00000110001100110100101000011000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1170Flag is: 1000, data at address 0000000000010011 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 1
#                 1200Flag is: 1000, data at address 0000000000010100 is 00001010000001011011000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 1
#                 1230Flag is: 1000, data at address 0000000000010100 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1260Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1290Flag is: 1000, data at address 0000000000010101 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1320Flag is: 1000, data at address 0000000000010110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1350Flag is: 1000, data at address 0000000000010110 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1380Flag is: 1000, data at address 0000000000010111 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1410Flag is: 1000, data at address 0000000000010111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1440Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1470Flag is: 1000, data at address 0000000000011000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1500Flag is: 1000, data at address 0000000000011001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: 0
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: 0
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of Memory_Control.v was successful.
# Compile of addBusMux.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_control
# Loading work.addBusMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of Register_Bank.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.register_bank
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 0100, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 0100, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 0100, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 0100, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 0100, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 0100, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 0100, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 0100, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 0100, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 0100, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 0100, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 0100, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 0100, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 0100, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 0100, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 0100, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 0100, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of Memory_Control.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of mainTestbenchCombo.v was successful.
# Compile of addBusMux.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.addBusMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  500Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  520Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  530Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  550Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  560Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  580Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  590Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  610Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  620Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  640Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  650Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  670Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  680Flag is: 1000, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 1000, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  700Flag is: 1000, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  710Flag is: 1000, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 1000, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  730Flag is: 1000, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  740Flag is: 1000, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 1000, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  760Flag is: 1000, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  770Flag is: 1000, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 1000, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  790Flag is: 1000, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  800Flag is: 1000, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 1000, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  820Flag is: 1000, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  830Flag is: 1000, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 1000, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  850Flag is: 1000, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  860Flag is: 1000, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 1000, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  880Flag is: 1000, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  890Flag is: 1000, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 1000, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  910Flag is: 1000, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  920Flag is: 1000, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 1000, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  940Flag is: 1000, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  950Flag is: 1000, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 1000, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  970Flag is: 1000, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  980Flag is: 1000, data at address 0000000000110001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 1000, data at address 0000000000110001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1000Flag is: 1000, data at address 0000000000110010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1010Flag is: 1000, data at address 0000000000110010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1020Flag is: 1000, data at address 0000000000110011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1030Flag is: 1000, data at address 0000000000110011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1040Flag is: 1000, data at address 0000000000110100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1050Flag is: 1000, data at address 0000000000110100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1060Flag is: 1000, data at address 0000000000110101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1070Flag is: 1000, data at address 0000000000110101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1080Flag is: 1000, data at address 0000000000110110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1090Flag is: 1000, data at address 0000000000110110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1100Flag is: 1000, data at address 0000000000110111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1110Flag is: 1000, data at address 0000000000110111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1120Flag is: 1000, data at address 0000000000111000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1130Flag is: 1000, data at address 0000000000111000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1140Flag is: 1000, data at address 0000000000111001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1150Flag is: 1000, data at address 0000000000111001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1160Flag is: 1000, data at address 0000000000111010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1170Flag is: 1000, data at address 0000000000111010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1180Flag is: 1000, data at address 0000000000111011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1190Flag is: 1000, data at address 0000000000111011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1200Flag is: 1000, data at address 0000000000111100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1210Flag is: 1000, data at address 0000000000111100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1220Flag is: 1000, data at address 0000000000111101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1230Flag is: 1000, data at address 0000000000111101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1240Flag is: 1000, data at address 0000000000111110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1250Flag is: 1000, data at address 0000000000111110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1260Flag is: 1000, data at address 0000000000111111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1270Flag is: 1000, data at address 0000000000111111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1280Flag is: 1000, data at address 0000000001000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1290Flag is: 1000, data at address 0000000001000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1300Flag is: 1000, data at address 0000000001000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1310Flag is: 1000, data at address 0000000001000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1320Flag is: 1000, data at address 0000000001000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1330Flag is: 1000, data at address 0000000001000010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1340Flag is: 1000, data at address 0000000001000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1350Flag is: 1000, data at address 0000000001000011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1360Flag is: 1000, data at address 0000000001000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1370Flag is: 1000, data at address 0000000001000100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1380Flag is: 1000, data at address 0000000001000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1390Flag is: 1000, data at address 0000000001000101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1400Flag is: 1000, data at address 0000000001000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1410Flag is: 1000, data at address 0000000001000110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1420Flag is: 1000, data at address 0000000001000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1430Flag is: 1000, data at address 0000000001000111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1440Flag is: 1000, data at address 0000000001001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1450Flag is: 1000, data at address 0000000001001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1460Flag is: 1000, data at address 0000000001001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1470Flag is: 1000, data at address 0000000001001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1480Flag is: 1000, data at address 0000000001001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1490Flag is: 1000, data at address 0000000001001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1500Flag is: 1000, data at address 0000000001001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1510Flag is: 1000, data at address 0000000001001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1520Flag is: 1000, data at address 0000000001001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1530Flag is: 1000, data at address 0000000001001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1540Flag is: 1000, data at address 0000000001001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1550Flag is: 1000, data at address 0000000001001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1560Flag is: 1000, data at address 0000000001001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1570Flag is: 1000, data at address 0000000001001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1580Flag is: 1000, data at address 0000000001001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1590Flag is: 1000, data at address 0000000001001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1600Flag is: 1000, data at address 0000000001010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1610Flag is: 1000, data at address 0000000001010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1620Flag is: 1000, data at address 0000000001010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1630Flag is: 1000, data at address 0000000001010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1640Flag is: 1000, data at address 0000000001010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1650Flag is: 1000, data at address 0000000001010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1660Flag is: 1000, data at address 0000000001010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1670Flag is: 1000, data at address 0000000001010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1680Flag is: 1000, data at address 0000000001010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1690Flag is: 1000, data at address 0000000001010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1700Flag is: 1000, data at address 0000000001010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1710Flag is: 1000, data at address 0000000001010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1720Flag is: 1000, data at address 0000000001010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1730Flag is: 1000, data at address 0000000001010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1740Flag is: 1000, data at address 0000000001010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1750Flag is: 1000, data at address 0000000001010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1760Flag is: 1000, data at address 0000000001011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1770Flag is: 1000, data at address 0000000001011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1780Flag is: 1000, data at address 0000000001011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1790Flag is: 1000, data at address 0000000001011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1800Flag is: 1000, data at address 0000000001011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1810Flag is: 1000, data at address 0000000001011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1820Flag is: 1000, data at address 0000000001011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1830Flag is: 1000, data at address 0000000001011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1840Flag is: 1000, data at address 0000000001011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1850Flag is: 1000, data at address 0000000001011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1860Flag is: 1000, data at address 0000000001011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1870Flag is: 1000, data at address 0000000001011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1880Flag is: 1000, data at address 0000000001011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1890Flag is: 1000, data at address 0000000001011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1900Flag is: 1000, data at address 0000000001011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1910Flag is: 1000, data at address 0000000001011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1920Flag is: 1000, data at address 0000000001100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1930Flag is: 1000, data at address 0000000001100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1940Flag is: 1000, data at address 0000000001100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1950Flag is: 1000, data at address 0000000001100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1960Flag is: 1000, data at address 0000000001100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1970Flag is: 1000, data at address 0000000001100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                 1980Flag is: 1000, data at address 0000000001100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                 1990Flag is: 1000, data at address 0000000001100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of addBusMux.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.addBusMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of Register_Bank.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.register_bank
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of ram.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000011 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: 1000, data at address 0000000000000101 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000111 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000110001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of fetchCycle.v was successful.
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
# Compile of ram.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                   80Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                   90Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  110Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  160Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  180Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  200Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  220Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  240Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  260Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  280Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  300Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  320Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  340Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  360Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  380Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  400Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  420Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  440Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  460Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
#                  480Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 1, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 0, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   14Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   24Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of ram.v was successful.
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.ram
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of Register_Bank.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.register_bank
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of Memory_Control.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_control
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of Simple_ALU.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.simple_ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 1000, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 1000, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 1000, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 1000, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 1000, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
run
#                  500Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  510Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  520Flag is: 0100, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  530Flag is: 0100, data at address 0000000000011001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  540Flag is: 0100, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  550Flag is: 0100, data at address 0000000000011010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  560Flag is: 0100, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  570Flag is: 0100, data at address 0000000000011011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  580Flag is: 0100, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  590Flag is: 0100, data at address 0000000000011100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  600Flag is: 0100, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  610Flag is: 0100, data at address 0000000000011101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  620Flag is: 0100, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  630Flag is: 0100, data at address 0000000000011110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  640Flag is: 0100, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  650Flag is: 0100, data at address 0000000000011111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  660Flag is: 0100, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  670Flag is: 0100, data at address 0000000000100000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  680Flag is: 0100, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  690Flag is: 0100, data at address 0000000000100001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  700Flag is: 0100, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  710Flag is: 0100, data at address 0000000000100010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  720Flag is: 0100, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  730Flag is: 0100, data at address 0000000000100011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  740Flag is: 0100, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  750Flag is: 0100, data at address 0000000000100100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  760Flag is: 0100, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  770Flag is: 0100, data at address 0000000000100101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  780Flag is: 0100, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  790Flag is: 0100, data at address 0000000000100110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  800Flag is: 0100, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  810Flag is: 0100, data at address 0000000000100111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  820Flag is: 0100, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  830Flag is: 0100, data at address 0000000000101000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  840Flag is: 0100, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  850Flag is: 0100, data at address 0000000000101001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  860Flag is: 0100, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  870Flag is: 0100, data at address 0000000000101010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  880Flag is: 0100, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  890Flag is: 0100, data at address 0000000000101011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  900Flag is: 0100, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  910Flag is: 0100, data at address 0000000000101100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  920Flag is: 0100, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  930Flag is: 0100, data at address 0000000000101101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  940Flag is: 0100, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  950Flag is: 0100, data at address 0000000000101110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  960Flag is: 0100, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  970Flag is: 0100, data at address 0000000000101111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  980Flag is: 0100, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  990Flag is: 0100, data at address 0000000000110000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                    5Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of fetchCycle.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.fetch
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                    5Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is x, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: xxxx, data at address xxxxxxxxxxxxxxxx is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                    5Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000001 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  100Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  110Flag is: 1000, data at address 0000000000000010 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  140Flag is: 0100, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  150Flag is: 0100, data at address 0000000000000011 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  180Flag is: 0100, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  190Flag is: 0100, data at address 0000000000000100 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  220Flag is: 0100, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  230Flag is: 1000, data at address 0000000000000101 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  260Flag is: 1000, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  270Flag is: 1000, data at address 0000000000000110 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  300Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  310Flag is: 1000, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  340Flag is: 1000, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  350Flag is: 1000, data at address 0000000000001000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  380Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  390Flag is: 1000, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  420Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  430Flag is: 1000, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
#                  460Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 1, read/write: x
#                  470Flag is: 1000, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 1000, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 0, read/write: x
# Compile of mainTestbenchCombo.v was successful.
# Compile of addBusMux.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.addBusMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                    5Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   25Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   70Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                   80Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                   90Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  130Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  140Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  150Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 0, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 1, fetch clk 0, read/write: x
#                    5Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   15Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of mainTestbenchCombo.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
# Compile of 32_bit_adder.v was successful.
# Compile of 32_bit_multiplier.v was successful.
# Compile of 32_bit_subtractor.v was successful.
# Compile of 32_bitwise_AND.v was successful.
# Compile of 32_bitwise_OR.v was successful.
# Compile of 32_bitwise_XOR.v was successful.
# Compile of addBusMux.v was successful.
# Compile of addBusMux_tb.v was successful.
# Compile of CMP.v was successful.
# Compile of codition.v was successful.
# Compile of flag_set.v was successful.
# Compile of IMM_Mov.v was successful.
# Compile of main.v was successful.
# Compile of main_tb.v was successful.
# Compile of Memory_Control.v was successful.
# Compile of Memory_Control_tb.v was successful.
# Compile of mov_register.v was successful.
# Compile of parameter_left_shift.v was successful.
# Compile of parameter_right_shift.v was successful.
# Compile of paremeter_rotate_right.v was successful.
# Compile of ram.v was successful.
# Compile of ram_tb.v was successful.
# Compile of Register_Bank.v was successful.
# Compile of Register_Bank_tb.v was successful.
# Compile of regMux.v was successful.
# Compile of regMux_tb.v was successful.
# Compile of Simple_ALU.v was successful.
# Compile of test_mem_read.v was successful.
# Compile of test_mem_write.v was successful.
# Compile of testbench_adder.v was successful.
# Compile of Testbench_ALU.v was successful.
# Compile of testbench_AND.v was successful.
# Compile of testbench_leftshift.v was successful.
# Compile of testbench_multiplier.v was successful.
# Compile of testbench_OR.v was successful.
# Compile of testbench_rightshift.v was successful.
# Compile of testbench_rotateright.v was successful.
# Compile of Testbench_subtractor.v was successful.
# Compile of testbench_XOR.v was successful.
# Compile of mainTestbenchCombo.v was successful.
# Compile of fetchCycle.v was successful.
# Compile of decode.v was successful.
# 42 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wtf
# Loading work.fetch
# Loading work.ram
# Loading work.register_bank
# Loading work.simple_ALU
# Loading work.flag_set
# Loading work.conditions
# Loading work.shift_right_register
# Loading work.shift_left_register
# Loading work.rotate_right_register
# Loading work.move_IMM
# Loading work.bit_adder
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# Loading work.bitwise_OR
# Loading work.bitwise_and
# Loading work.bitwise_XOR
# Loading work.memory_control
# Loading work.addBusMux
# Loading work.regMux
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'R2'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/flag_set.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/set File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'r1'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/IMM_Mov.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/imed File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none4 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/none6 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op14 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op16 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op24 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op26 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_OR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op34 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'out'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/32_bitwise_XOR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/ALU1/op36 File: C:/Users/Jonny Lake/Documents/468/468-Project/Simple_ALU.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressIn'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'pcInstruction'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'addressOut'. The port definition is at: C:/Users/Jonny Lake/Documents/468/468-Project/addBusMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wtf/addressMux1 File: C:/Users/Jonny Lake/Documents/468/468-Project/mainTestbenchCombo.v Line: 25
run
#                    0Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   10Flag is: xxxx, data at address 0000000000000000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 1, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   20Flag is: xxxx, data at address 0000000000000001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   30Flag is: xxxx, data at address 0000000000000001 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   40Flag is: xxxx, data at address 0000000000000010 is 00000110000110000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   50Flag is: xxxx, data at address 0000000000000010 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   60Flag is: xxxx, data at address 0000000000000011 is 00000110010000000000000000100000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   70Flag is: 1000, data at address 0000000000000011 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                   80Flag is: 1000, data at address 0000000000000100 is 00001000000000011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                   90Flag is: 1000, data at address 0000000000000100 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  100Flag is: 1000, data at address 0000000000000101 is 00100000000010011100000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  110Flag is: 1000, data at address 0000000000000101 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  120Flag is: 1000, data at address 0000000000000110 is 00010010000100011100000001000001, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  130Flag is: 0100, data at address 0000000000000110 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  140Flag is: 0100, data at address 0000000000000111 is 00000001101111000001000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  150Flag is: 0100, data at address 0000000000000111 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  160Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  170Flag is: 0100, data at address 0000000000001000 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  180Flag is: 0100, data at address 0000000000001001 is 00001111000000000000000000000000, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  190Flag is: 0100, data at address 0000000000001001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  200Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  210Flag is: 0100, data at address 0000000000001010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  220Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  230Flag is: 0100, data at address 0000000000001011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  240Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  250Flag is: 0100, data at address 0000000000001100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  260Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  270Flag is: 0100, data at address 0000000000001101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  280Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  290Flag is: 0100, data at address 0000000000001110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  300Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  310Flag is: 0100, data at address 0000000000001111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  320Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  330Flag is: 0100, data at address 0000000000010000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  340Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  350Flag is: 0100, data at address 0000000000010001 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  360Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  370Flag is: 0100, data at address 0000000000010010 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  380Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  390Flag is: 0100, data at address 0000000000010011 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  400Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  410Flag is: 0100, data at address 0000000000010100 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  420Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  430Flag is: 0100, data at address 0000000000010101 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  440Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  450Flag is: 0100, data at address 0000000000010110 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  460Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  470Flag is: 0100, data at address 0000000000010111 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
#                  480Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 0, decode clock: 0, fetch clk 0, read/write: x
#                  490Flag is: 0100, data at address 0000000000011000 is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, first fetch is 1, reset bit: 0, execute clock: 1, decode clock: 1, fetch clk 1, read/write: x
