$date
	Fri May 21 12:00:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_bits_counter $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var wire 1 # out0 $end
$var reg 1 $ cp $end
$var reg 1 % rst $end
$scope module U1 $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var wire 1 # out0 $end
$var reg 3 & count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
x#
x"
x!
$end
#10
0#
0"
0!
b0 &
1$
#20
1%
0$
#30
1#
b1 &
1$
#40
0$
#50
0#
1"
b10 &
1$
#60
0$
#70
1#
b11 &
1$
#80
0$
#90
0#
0"
1!
b100 &
1$
#100
0$
#110
1#
b101 &
1$
#120
0$
#130
0#
1"
b110 &
1$
#140
0$
#150
1#
b111 &
1$
#160
0$
#170
0#
0"
0!
b0 &
1$
#180
0$
#190
1#
b1 &
1$
#200
0$
#210
0#
1"
b10 &
1$
#220
0$
#230
1#
b11 &
1$
#240
0$
#250
0#
0"
1!
b100 &
1$
#260
0$
#270
1#
b101 &
1$
#280
0$
#290
0#
1"
b110 &
1$
#300
0$
#310
1#
b111 &
1$
#320
0$
#330
0#
0"
0!
b0 &
1$
#340
0%
0$
#350
1$
#360
0$
#370
1$
#380
0$
#390
1$
