[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"output/"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_rdata_2",
    "sources":[
      "~RegisterFile|RegisterFile>io_raddr_2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_rdata_4",
    "sources":[
      "~RegisterFile|RegisterFile>io_raddr_4"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_rdata_3",
    "sources":[
      "~RegisterFile|RegisterFile>io_raddr_3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_rdata_1",
    "sources":[
      "~RegisterFile|RegisterFile>io_raddr_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_rdata_6",
    "sources":[
      "~RegisterFile|RegisterFile>io_raddr_6"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_rdata_5",
    "sources":[
      "~RegisterFile|RegisterFile>io_raddr_5"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_rdata_7",
    "sources":[
      "~RegisterFile|RegisterFile>io_raddr_7"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegisterFile|RegisterFile>io_rdata_0",
    "sources":[
      "~RegisterFile|RegisterFile>io_raddr_0"
    ]
  }
]