

================================================================
== Vivado HLS Report for 'BfW_Coeff_Gen'
================================================================
* Date:           Thu Mar 11 18:04:39 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        bfW_Coeff_Gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     1.326|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8194|  8194|  8194|  8194|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8192|  8192|         2|          1|          1|  8192|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      42|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       57|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|      20|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       57|      0|      20|      96|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        3|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_U  |BfW_Coeff_Gen_coeff  |       57|  0|   0|    0|  8192|  128|     1|      1048576|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |       57|  0|   0|    0|  8192|  128|     1|      1048576|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |j_fu_88_p2                 |     +    |      0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln9_fu_82_p2          |   icmp   |      0|  0|  13|          14|          15|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  42|          33|          21|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |bfw_coeff_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |j_0_reg_71                 |   9|          2|   14|         28|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         11|   17|         37|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln9_reg_99          |   1|   0|    1|          0|
    |j_0_reg_71               |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   | Source Object |    C Type    |
+----------------------+-----+-----+--------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none | BfW_Coeff_Gen | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none | BfW_Coeff_Gen | return value |
|bfw_coeff_V_V_TDATA   | out |  128|     axis     | bfw_coeff_V_V |    pointer   |
|bfw_coeff_V_V_TVALID  | out |    1|     axis     | bfw_coeff_V_V |    pointer   |
|bfw_coeff_V_V_TREADY  |  in |    1|     axis     | bfw_coeff_V_V |    pointer   |
+----------------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %bfw_coeff_V_V), !map !22"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @BfW_Coeff_Gen_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mat_coeff_gen.cpp:5]   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %bfw_coeff_V_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mat_coeff_gen.cpp:6]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8192 x i128]* @coeff, [1 x i8]* @p_str1, [12 x i8]* @p_str1004, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mat_coeff_gen.cpp:8]   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "br label %1" [mat_coeff_gen.cpp:9]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j_0 = phi i14 [ 0, %0 ], [ %j, %hls_label_0 ]"   --->   Operation 11 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.03ns)   --->   "%icmp_ln9 = icmp eq i14 %j_0, -8192" [mat_coeff_gen.cpp:9]   --->   Operation 12 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.83ns)   --->   "%j = add i14 %j_0, 1" [mat_coeff_gen.cpp:9]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %hls_label_0" [mat_coeff_gen.cpp:9]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i14 %j_0 to i64" [mat_coeff_gen.cpp:11]   --->   Operation 16 'zext' 'zext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr [8192 x i128]* @coeff, i64 0, i64 %zext_ln11" [mat_coeff_gen.cpp:11]   --->   Operation 17 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.23ns)   --->   "%tmp_V = load i128* %coeff_addr, align 16" [mat_coeff_gen.cpp:11]   --->   Operation 18 'load' 'tmp_V' <Predicate = (!icmp_ln9)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1005)" [mat_coeff_gen.cpp:9]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mat_coeff_gen.cpp:10]   --->   Operation 20 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (1.23ns)   --->   "%tmp_V = load i128* %coeff_addr, align 16" [mat_coeff_gen.cpp:11]   --->   Operation 21 'load' 'tmp_V' <Predicate = (!icmp_ln9)> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 8192> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P(i128* %bfw_coeff_V_V, i128 %tmp_V)" [mat_coeff_gen.cpp:11]   --->   Operation 22 'write' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1005, i32 %tmp)" [mat_coeff_gen.cpp:12]   --->   Operation 23 'specregionend' 'empty_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %1" [mat_coeff_gen.cpp:9]   --->   Operation 24 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [mat_coeff_gen.cpp:15]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ bfw_coeff_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coeff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln5 (specinterface    ) [ 00000]
specinterface_ln6 (specinterface    ) [ 00000]
specmemcore_ln8   (specmemcore      ) [ 00000]
br_ln9            (br               ) [ 01110]
j_0               (phi              ) [ 00100]
icmp_ln9          (icmp             ) [ 00110]
empty             (speclooptripcount) [ 00000]
j                 (add              ) [ 01110]
br_ln9            (br               ) [ 00000]
zext_ln11         (zext             ) [ 00000]
coeff_addr        (getelementptr    ) [ 00110]
tmp               (specregionbegin  ) [ 00000]
specpipeline_ln10 (specpipeline     ) [ 00000]
tmp_V             (load             ) [ 00000]
write_ln11        (write            ) [ 00000]
empty_2           (specregionend    ) [ 00000]
br_ln9            (br               ) [ 01110]
ret_ln15          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bfw_coeff_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bfw_coeff_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coeff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="BfW_Coeff_Gen_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1004"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1005"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln11_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="128" slack="0"/>
<pin id="53" dir="0" index="2" bw="128" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="coeff_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="128" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="14" slack="0"/>
<pin id="61" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="13" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="j_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="14" slack="1"/>
<pin id="73" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="j_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="14" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln9_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="14" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln11_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="icmp_ln9_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="103" class="1005" name="j_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="108" class="1005" name="coeff_addr_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="1"/>
<pin id="110" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="46" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="64" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="70"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="75" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="75" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="75" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="102"><net_src comp="82" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="88" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="111"><net_src comp="57" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="64" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bfw_coeff_V_V | {3 }
 - Input state : 
	Port: BfW_Coeff_Gen : coeff | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		j : 1
		br_ln9 : 2
		zext_ln11 : 1
		coeff_addr : 2
		tmp_V : 3
	State 3
		write_ln11 : 1
		empty_2 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |         j_fu_88        |    0    |    21   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln9_fu_82     |    0    |    13   |
|----------|------------------------|---------|---------|
|   write  | write_ln11_write_fu_50 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     zext_ln11_fu_94    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    34   |
|----------|------------------------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|coeff|   57   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   57   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|coeff_addr_reg_108|   13   |
|  icmp_ln9_reg_99 |    1   |
|    j_0_reg_71    |   14   |
|     j_reg_103    |   14   |
+------------------+--------+
|       Total      |   42   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  0.656  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   34   |    -   |
|   Memory  |   57   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   42   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   57   |    0   |   42   |   43   |    0   |
+-----------+--------+--------+--------+--------+--------+
