runtime
SQ_CYCLES
SQ_BUSY_CYCLES
SQ_BUSY_CU_CYCLES
SQ_WAVES
SQ_WAVE_CYCLES
SQC_TC_INST_REQ
SQC_TC_DATA_WRITE_REQ
GRBM_COUNT
GRBM_GUI_ACTIVE
TCP_GATE_EN1_sum
TCP_GATE_EN2_sum
TCP_TD_TCP_STALL_CYCLES_sum
TCP_TCR_TCP_STALL_CYCLES_sum
TA_TA_BUSY_sum
TA_BUFFER_WAVEFRONTS_sum
TD_TD_BUSY_sum
TD_TC_STALL_sum
SPI_CSN_WINDOW_VALID
SPI_CSN_BUSY
CPC_CPC_STAT_BUSY
CPC_CPC_STAT_IDLE
CPF_CPF_STAT_BUSY
CPF_CPF_STAT_STALL
TCC_CYCLE_sum
TCC_BUSY_sum
TCC_PROBE_sum
TCC_PROBE_ALL_sum
LDS_Per_Workgroup
SQC_DCACHE_REQ_READ_16
SQC_ICACHE_REQ
SQC_ICACHE_HITS
SQC_ICACHE_MISSES_DUPLICATE
GRBM_SPI_BUSY
TCP_READ_TAGCONFLICT_STALL_CYCLES_sum
TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum
TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum
TCP_TA_TCP_STATE_READ_sum
TA_BUFFER_READ_WAVEFRONTS_sum
TA_BUFFER_WRITE_WAVEFRONTS_sum
TD_SPI_STALL_sum
TD_LOAD_WAVEFRONT_sum
SPI_CSN_NUM_THREADGROUPS
SPI_CSN_WAVE
CPC_CPC_TCIU_IDLE
CPF_CPF_TCIU_BUSY
CPF_CPF_TCIU_STALL
TCC_NC_REQ_sum
TCC_UC_REQ_sum
TCC_CC_REQ_sumVALU_Util=>derived
GPU_Activity=>derived
GPU_Occupancy=>derived
SALU_Util=>derived
VALU_threads_per_wave_avg=>derived
TCC_RW_REQ_sum
wave_size_2
SQC_DCACHE_INPUT_VALID_READYB
SQC_DCACHE_ATOMIC
SQC_DCACHE_REQ_READ_8
SQC_DCACHE_REQ
SQC_DCACHE_HITS
SQC_DCACHE_MISSES_DUPLICATE
SQC_DCACHE_REQ_READ_1
TCP_VOLATILE_sum
TCP_TOTAL_ACCESSES_sum
TCP_TOTAL_READ_sum
TCP_TOTAL_WRITE_sum
TA_BUFFER_ATOMIC_WAVEFRONTS_sum
TA_BUFFER_TOTAL_CYCLES_sum
TD_ATOMIC_WAVEFRONT_sum
TD_STORE_WAVEFRONT_sum
SPI_RA_REQ_NO_ALLOC
SPI_RA_REQ_NO_ALLOC_CSN
CPC_CPC_STAT_STALL
CPC_UTCL1_STALL_ON_TRANSLATION
CPF_CPF_STAT_IDLE
CPF_CPF_TCIU_IDLE
TCC_REQ_sum
TCC_STREAMING_REQ_sum
TCC_HIT_sum
TCC_MISS_sum
wave_size_3
SQC_DCACHE_REQ_READ_2
SQC_DCACHE_REQ_READ_4
SQ_INSTS_VALU_CVT
SQ_INSTS_VMEM_WR
SQ_INSTS_VMEM_RD
SQ_INSTS_VMEM
SQ_INSTS_SALU
SQ_INSTS_VSKIPPED
TCP_TOTAL_ATOMIC_WITH_RET_sum
TCP_TOTAL_ATOMIC_WITHOUT_RET_sum
TCP_TOTAL_WRITEBACK_INVALIDATES_sum
TCP_TOTAL_CACHE_ACCESSES_sum
TA_BUFFER_COALESCED_READ_CYCLES_sum
TA_BUFFER_COALESCED_WRITE_CYCLES_sum
TD_COALESCABLE_WAVEFRONT_sum
SPI_RA_RES_STALL_CSN
SPI_RA_TMP_STALL_CSN
CPC_CPC_UTCL2IU_BUSY
CPC_CPC_UTCL2IU_IDLE
CPF_CMP_UTCL1_STALL_ON_TRANSLATION
TCC_READ_sum
TCC_WRITE_sum
TCC_ATOMIC_sum
TCC_WRITEBACK_sum
wave_size_4
SQ_INSTS
SQ_INSTS_VALU
SQ_INSTS_VALU_ADD_F16
SQ_INSTS_VALU_MUL_F16
SQ_INSTS_VALU_FMA_F16
SQ_INSTS_VALU_TRANS_F16
SQ_INSTS_VALU_ADD_F32
SQ_INSTS_VALU_MUL_F32
TCP_UTCL1_TRANSLATION_MISS_sum
TCP_UTCL1_TRANSLATION_HIT_sum
TCP_UTCL1_PERMISSION_MISS_sum
TCP_UTCL1_REQUEST_sum
TA_ADDR_STALLED_BY_TC_CYCLES_sum
TA_TOTAL_WAVEFRONTS_sum
SPI_RA_WAVE_SIMD_FULL_CSN
SPI_RA_VGPR_SIMD_FULL_CSN
CPC_CPC_UTCL2IU_STALL
CPC_ME1_BUSY_FOR_PACKET_DECODE
TCC_EA_WRREQ_sum
TCC_EA_WRREQ_64B_sum
TCC_EA_WR_UNCACHED_32B_sum
TCC_EA_WRREQ_STALL_sum
wave_size_5
SQ_INSTS_VALU_FMA_F32
SQ_INSTS_VALU_TRANS_F32
SQ_INSTS_VALU_ADD_F64
SQ_INSTS_VALU_MUL_F64
SQ_INSTS_VALU_FMA_F64
SQ_INSTS_VALU_TRANS_F64
SQ_INSTS_VALU_INT32
SQ_INSTS_VALU_INT64
TCP_TCP_LATENCY_sum
TCP_TCC_READ_REQ_LATENCY_sum
TCP_TCC_WRITE_REQ_LATENCY_sum
TCP_TCC_READ_REQ_sum
TA_ADDR_STALLED_BY_TD_CYCLES_sum
TA_DATA_STALLED_BY_TC_CYCLES_sum
SPI_RA_SGPR_SIMD_FULL_CSN
SPI_RA_LDS_CU_FULL_CSN
CPC_ME1_DC0_SPI_BUSY
TCC_EA_WRREQ_IO_CREDIT_STALL_sum
TCC_EA_WRREQ_GMI_CREDIT_STALL_sum
TCC_EA_WRREQ_DRAM_CREDIT_STALL_sum
TCC_TOO_MANY_EA_WRREQS_STALL_sum
wave_size_6
SQ_INSTS_SMEM
SQ_INSTS_FLAT
SQ_INSTS_LDS
SQ_INSTS_GDS
SQ_INSTS_EXP_GDS
SQ_INSTS_BRANCH
SQ_INSTS_SENDMSG
SQ_WAIT_ANY
TCP_TCC_WRITE_REQ_sum
TCP_TCC_ATOMIC_WITH_RET_REQ_sum
TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum
TCP_TCC_NC_READ_REQ_sum
TA_FLAT_WAVEFRONTS_sum
TA_FLAT_READ_WAVEFRONTS_sum
SPI_RA_BAR_CU_FULL_CSN
SPI_RA_TGLIM_CU_FULL_CSN
TCC_EA_ATOMIC_sum
TCC_EA_RDREQ_sum
TCC_EA_RDREQ_32B_sum
TCC_EA_RD_UNCACHED_32B_sum
wave_size_7
SQ_WAIT_INST_ANY
SQ_ACTIVE_INST_ANY
SQ_ACTIVE_INST_VMEM
SQ_ACTIVE_INST_LDS
SQ_ACTIVE_INST_VALU
SQ_ACTIVE_INST_SCA
SQ_ACTIVE_INST_EXP_GDS
SQ_ACTIVE_INST_MISC
TCP_TCC_NC_WRITE_REQ_sum
TCP_TCC_NC_ATOMIC_REQ_sum
TCP_TCC_UC_READ_REQ_sum
TCP_TCC_UC_WRITE_REQ_sum
TA_FLAT_WRITE_WAVEFRONTS_sum
TA_FLAT_ATOMIC_WAVEFRONTS_sum
SPI_RA_WVLIM_STALL_CSN
SPI_SWC_CSC_WR
TCC_EA_RDREQ_IO_CREDIT_STALL_sum
TCC_EA_RDREQ_GMI_CREDIT_STALL_sum
TCC_EA_RDREQ_DRAM_CREDIT_STALL_sum
TCC_TAG_STALL_sum
wave_size_8
SQ_ACTIVE_INST_FLAT
SQ_INST_CYCLES_VMEM_WR
SQ_INST_CYCLES_VMEM_RD
SQ_INST_CYCLES_SMEM
SQ_INST_CYCLES_SALU
SQ_THREAD_CYCLES_VALU
SQ_IFETCH
SQ_LDS_BANK_CONFLICT
TCP_TCC_UC_ATOMIC_REQ_sum
TCP_TCC_CC_READ_REQ_sum
TCP_TCC_CC_WRITE_REQ_sum
TCP_TCC_CC_ATOMIC_REQ_sum
SPI_VWC_CSC_WR
SPI_RA_BULKY_CU_FULL_CSN
TCC_NORMAL_WRITEBACK_sum
TCC_ALL_TC_OP_WB_WRITEBACK_sum
TCC_NORMAL_EVICT_sum
TCC_ALL_TC_OP_INV_EVICT_sum
wave_size_9
SQ_LDS_ADDR_CONFLICT
SQ_LDS_UNALIGNED_STALL
SQ_WAVES_EQ_64
SQ_WAVES_LT_64
SQ_WAVES_LT_48
SQ_WAVES_LT_32
SQ_WAVES_LT_16
SQ_ITEMS
TCP_TCC_RW_READ_REQ_sum
TCP_TCC_RW_WRITE_REQ_sum
TCP_TCC_RW_ATOMIC_REQ_sum
TCP_PENDING_STALL_CYCLES_sum
TCC_EA_RDREQ_DRAM_sum
TCC_EA_WRREQ_DRAM_sum
TCC_EA_RDREQ_LEVEL_sum
TCC_EA_WRREQ_LEVEL_sum
wave_size_10
SQ_LDS_MEM_VIOLATIONS
SQ_LDS_ATOMIC_RETURN
SQ_LDS_IDX_ACTIVE
SQ_WAVES_RESTORED
SQ_WAVES_SAVED
SQ_INSTS_SMEM_NORM
SQ_INSTS_MFMA
SQ_INSTS_VALU_MFMA_I8
TCC_EA_ATOMIC_LEVEL_sum
wave_size_11
SQ_INSTS_VALU_MFMA_F16
SQ_INSTS_VALU_MFMA_BF16
SQ_INSTS_VALU_MFMA_F32
SQ_INSTS_VALU_MFMA_F64
SQ_VALU_MFMA_BUSY_CYCLES
SQ_INSTS_FLAT_LDS_ONLY
SQ_INSTS_VALU_MFMA_MOPS_I8
SQ_INSTS_VALU_MFMA_MOPS_F16
TCC_ATOMIC[0]
TCC_CYCLE[0]
TCC_EA_ATOMIC[0]
TCC_EA_ATOMIC_LEVEL[0]
TCC_ATOMIC[1]
TCC_CYCLE[1]
TCC_EA_ATOMIC[1]
TCC_EA_ATOMIC_LEVEL[1]
TCC_ATOMIC[2]
TCC_CYCLE[2]
TCC_EA_ATOMIC[2]
TCC_EA_ATOMIC_LEVEL[2]
TCC_ATOMIC[3]
TCC_CYCLE[3]
TCC_EA_ATOMIC[3]
TCC_EA_ATOMIC_LEVEL[3]
TCC_ATOMIC[4]
TCC_CYCLE[4]
TCC_EA_ATOMIC[4]
TCC_EA_ATOMIC_LEVEL[4]
TCC_ATOMIC[5]
TCC_CYCLE[5]
TCC_EA_ATOMIC[5]
TCC_EA_ATOMIC_LEVEL[5]
TCC_ATOMIC[6]
TCC_CYCLE[6]
TCC_EA_ATOMIC[6]
TCC_EA_ATOMIC_LEVEL[6]
TCC_ATOMIC[7]
TCC_CYCLE[7]
TCC_EA_ATOMIC[7]
TCC_EA_ATOMIC_LEVEL[7]
TCC_ATOMIC[8]
TCC_CYCLE[8]
TCC_EA_ATOMIC[8]
TCC_EA_ATOMIC_LEVEL[8]
TCC_ATOMIC[9]
TCC_CYCLE[9]
TCC_EA_ATOMIC[9]
TCC_EA_ATOMIC_LEVEL[9]
TCC_ATOMIC[10]
TCC_CYCLE[10]
TCC_EA_ATOMIC[10]
TCC_EA_ATOMIC_LEVEL[10]
TCC_ATOMIC[11]
TCC_CYCLE[11]
TCC_EA_ATOMIC[11]
TCC_EA_ATOMIC_LEVEL[11]
TCC_ATOMIC[12]
TCC_CYCLE[12]
TCC_EA_ATOMIC[12]
TCC_EA_ATOMIC_LEVEL[12]
TCC_ATOMIC[13]
TCC_CYCLE[13]
TCC_EA_ATOMIC[13]
TCC_EA_ATOMIC_LEVEL[13]
TCC_ATOMIC[14]
TCC_CYCLE[14]
TCC_EA_ATOMIC[14]
TCC_EA_ATOMIC_LEVEL[14]
TCC_ATOMIC[15]
TCC_CYCLE[15]
TCC_EA_ATOMIC[15]
TCC_EA_ATOMIC_LEVEL[15]
TCC_ATOMIC[16]
TCC_CYCLE[16]
TCC_EA_ATOMIC[16]
TCC_EA_ATOMIC_LEVEL[16]
TCC_ATOMIC[17]
TCC_CYCLE[17]
TCC_EA_ATOMIC[17]
TCC_EA_ATOMIC_LEVEL[17]
TCC_ATOMIC[18]
TCC_CYCLE[18]
TCC_EA_ATOMIC[18]
TCC_EA_ATOMIC_LEVEL[18]
TCC_ATOMIC[19]
TCC_CYCLE[19]
TCC_EA_ATOMIC[19]
TCC_EA_ATOMIC_LEVEL[19]
TCC_ATOMIC[20]
TCC_CYCLE[20]
TCC_EA_ATOMIC[20]
TCC_EA_ATOMIC_LEVEL[20]
TCC_ATOMIC[21]
TCC_CYCLE[21]
TCC_EA_ATOMIC[21]
TCC_EA_ATOMIC_LEVEL[21]
TCC_ATOMIC[22]
TCC_CYCLE[22]
TCC_EA_ATOMIC[22]
TCC_EA_ATOMIC_LEVEL[22]
TCC_ATOMIC[23]
TCC_CYCLE[23]
TCC_EA_ATOMIC[23]
TCC_EA_ATOMIC_LEVEL[23]
TCC_ATOMIC[24]
TCC_CYCLE[24]
TCC_EA_ATOMIC[24]
TCC_EA_ATOMIC_LEVEL[24]
TCC_ATOMIC[25]
TCC_CYCLE[25]
TCC_EA_ATOMIC[25]
TCC_EA_ATOMIC_LEVEL[25]
TCC_ATOMIC[26]
TCC_CYCLE[26]
TCC_EA_ATOMIC[26]
TCC_EA_ATOMIC_LEVEL[26]
TCC_ATOMIC[27]
TCC_CYCLE[27]
TCC_EA_ATOMIC[27]
TCC_EA_ATOMIC_LEVEL[27]
TCC_ATOMIC[28]
TCC_CYCLE[28]
TCC_EA_ATOMIC[28]
TCC_EA_ATOMIC_LEVEL[28]
TCC_ATOMIC[29]
TCC_CYCLE[29]
TCC_EA_ATOMIC[29]
TCC_EA_ATOMIC_LEVEL[29]
TCC_ATOMIC[30]
TCC_CYCLE[30]
TCC_EA_ATOMIC[30]
TCC_EA_ATOMIC_LEVEL[30]
TCC_ATOMIC[31]
TCC_CYCLE[31]
TCC_EA_ATOMIC[31]
TCC_EA_ATOMIC_LEVEL[31]
wave_size_12
SQ_INSTS_VALU_MFMA_MOPS_BF16
SQ_INSTS_VALU_MFMA_MOPS_F32
SQ_INSTS_VALU_MFMA_MOPS_F64
TCC_EA_RDREQ[0]
TCC_EA_RDREQ_32B[0]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[0]
TCC_EA_RDREQ_GMI_CREDIT_STALL[0]
TCC_EA_RDREQ[1]
TCC_EA_RDREQ_32B[1]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[1]
TCC_EA_RDREQ_GMI_CREDIT_STALL[1]
TCC_EA_RDREQ[2]
TCC_EA_RDREQ_32B[2]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[2]
TCC_EA_RDREQ_GMI_CREDIT_STALL[2]
TCC_EA_RDREQ[3]
TCC_EA_RDREQ_32B[3]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[3]
TCC_EA_RDREQ_GMI_CREDIT_STALL[3]
TCC_EA_RDREQ[4]
TCC_EA_RDREQ_32B[4]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[4]
TCC_EA_RDREQ_GMI_CREDIT_STALL[4]
TCC_EA_RDREQ[5]
TCC_EA_RDREQ_32B[5]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[5]
TCC_EA_RDREQ_GMI_CREDIT_STALL[5]
TCC_EA_RDREQ[6]
TCC_EA_RDREQ_32B[6]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[6]
TCC_EA_RDREQ_GMI_CREDIT_STALL[6]
TCC_EA_RDREQ[7]
TCC_EA_RDREQ_32B[7]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[7]
TCC_EA_RDREQ_GMI_CREDIT_STALL[7]
TCC_EA_RDREQ[8]
TCC_EA_RDREQ_32B[8]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[8]
TCC_EA_RDREQ_GMI_CREDIT_STALL[8]
TCC_EA_RDREQ[9]
TCC_EA_RDREQ_32B[9]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[9]
TCC_EA_RDREQ_GMI_CREDIT_STALL[9]
TCC_EA_RDREQ[10]
TCC_EA_RDREQ_32B[10]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[10]
TCC_EA_RDREQ_GMI_CREDIT_STALL[10]
TCC_EA_RDREQ[11]
TCC_EA_RDREQ_32B[11]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[11]
TCC_EA_RDREQ_GMI_CREDIT_STALL[11]
TCC_EA_RDREQ[12]
TCC_EA_RDREQ_32B[12]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[12]
TCC_EA_RDREQ_GMI_CREDIT_STALL[12]
TCC_EA_RDREQ[13]
TCC_EA_RDREQ_32B[13]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[13]
TCC_EA_RDREQ_GMI_CREDIT_STALL[13]
TCC_EA_RDREQ[14]
TCC_EA_RDREQ_32B[14]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[14]
TCC_EA_RDREQ_GMI_CREDIT_STALL[14]
TCC_EA_RDREQ[15]
TCC_EA_RDREQ_32B[15]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[15]
TCC_EA_RDREQ_GMI_CREDIT_STALL[15]
TCC_EA_RDREQ[16]
TCC_EA_RDREQ_32B[16]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[16]
TCC_EA_RDREQ_GMI_CREDIT_STALL[16]
TCC_EA_RDREQ[17]
TCC_EA_RDREQ_32B[17]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[17]
TCC_EA_RDREQ_GMI_CREDIT_STALL[17]
TCC_EA_RDREQ[18]
TCC_EA_RDREQ_32B[18]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[18]
TCC_EA_RDREQ_GMI_CREDIT_STALL[18]
TCC_EA_RDREQ[19]
TCC_EA_RDREQ_32B[19]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[19]
TCC_EA_RDREQ_GMI_CREDIT_STALL[19]
TCC_EA_RDREQ[20]
TCC_EA_RDREQ_32B[20]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[20]
TCC_EA_RDREQ_GMI_CREDIT_STALL[20]
TCC_EA_RDREQ[21]
TCC_EA_RDREQ_32B[21]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[21]
TCC_EA_RDREQ_GMI_CREDIT_STALL[21]
TCC_EA_RDREQ[22]
TCC_EA_RDREQ_32B[22]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[22]
TCC_EA_RDREQ_GMI_CREDIT_STALL[22]
TCC_EA_RDREQ[23]
TCC_EA_RDREQ_32B[23]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[23]
TCC_EA_RDREQ_GMI_CREDIT_STALL[23]
TCC_EA_RDREQ[24]
TCC_EA_RDREQ_32B[24]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[24]
TCC_EA_RDREQ_GMI_CREDIT_STALL[24]
TCC_EA_RDREQ[25]
TCC_EA_RDREQ_32B[25]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[25]
TCC_EA_RDREQ_GMI_CREDIT_STALL[25]
TCC_EA_RDREQ[26]
TCC_EA_RDREQ_32B[26]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[26]
TCC_EA_RDREQ_GMI_CREDIT_STALL[26]
TCC_EA_RDREQ[27]
TCC_EA_RDREQ_32B[27]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[27]
TCC_EA_RDREQ_GMI_CREDIT_STALL[27]
TCC_EA_RDREQ[28]
TCC_EA_RDREQ_32B[28]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[28]
TCC_EA_RDREQ_GMI_CREDIT_STALL[28]
TCC_EA_RDREQ[29]
TCC_EA_RDREQ_32B[29]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[29]
TCC_EA_RDREQ_GMI_CREDIT_STALL[29]
TCC_EA_RDREQ[30]
TCC_EA_RDREQ_32B[30]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[30]
TCC_EA_RDREQ_GMI_CREDIT_STALL[30]
TCC_EA_RDREQ[31]
TCC_EA_RDREQ_32B[31]
TCC_EA_RDREQ_DRAM_CREDIT_STALL[31]
TCC_EA_RDREQ_GMI_CREDIT_STALL[31]
wave_size_13
TCC_EA_RDREQ_IO_CREDIT_STALL[0]
TCC_EA_RDREQ_LEVEL[0]
TCC_EA_WRREQ[0]
TCC_EA_WRREQ_64B[0]
TCC_EA_RDREQ_IO_CREDIT_STALL[1]
TCC_EA_RDREQ_LEVEL[1]
TCC_EA_WRREQ[1]
TCC_EA_WRREQ_64B[1]
TCC_EA_RDREQ_IO_CREDIT_STALL[2]
TCC_EA_RDREQ_LEVEL[2]
TCC_EA_WRREQ[2]
TCC_EA_WRREQ_64B[2]
TCC_EA_RDREQ_IO_CREDIT_STALL[3]
TCC_EA_RDREQ_LEVEL[3]
TCC_EA_WRREQ[3]
TCC_EA_WRREQ_64B[3]
TCC_EA_RDREQ_IO_CREDIT_STALL[4]
TCC_EA_RDREQ_LEVEL[4]
TCC_EA_WRREQ[4]
TCC_EA_WRREQ_64B[4]
TCC_EA_RDREQ_IO_CREDIT_STALL[5]
TCC_EA_RDREQ_LEVEL[5]
TCC_EA_WRREQ[5]
TCC_EA_WRREQ_64B[5]
TCC_EA_RDREQ_IO_CREDIT_STALL[6]
TCC_EA_RDREQ_LEVEL[6]
TCC_EA_WRREQ[6]
TCC_EA_WRREQ_64B[6]
TCC_EA_RDREQ_IO_CREDIT_STALL[7]
TCC_EA_RDREQ_LEVEL[7]
TCC_EA_WRREQ[7]
TCC_EA_WRREQ_64B[7]
TCC_EA_RDREQ_IO_CREDIT_STALL[8]
TCC_EA_RDREQ_LEVEL[8]
TCC_EA_WRREQ[8]
TCC_EA_WRREQ_64B[8]
TCC_EA_RDREQ_IO_CREDIT_STALL[9]
TCC_EA_RDREQ_LEVEL[9]
TCC_EA_WRREQ[9]
TCC_EA_WRREQ_64B[9]
TCC_EA_RDREQ_IO_CREDIT_STALL[10]
TCC_EA_RDREQ_LEVEL[10]
TCC_EA_WRREQ[10]
TCC_EA_WRREQ_64B[10]
TCC_EA_RDREQ_IO_CREDIT_STALL[11]
TCC_EA_RDREQ_LEVEL[11]
TCC_EA_WRREQ[11]
TCC_EA_WRREQ_64B[11]
TCC_EA_RDREQ_IO_CREDIT_STALL[12]
TCC_EA_RDREQ_LEVEL[12]
TCC_EA_WRREQ[12]
TCC_EA_WRREQ_64B[12]
TCC_EA_RDREQ_IO_CREDIT_STALL[13]
TCC_EA_RDREQ_LEVEL[13]
TCC_EA_WRREQ[13]
TCC_EA_WRREQ_64B[13]
TCC_EA_RDREQ_IO_CREDIT_STALL[14]
TCC_EA_RDREQ_LEVEL[14]
TCC_EA_WRREQ[14]
TCC_EA_WRREQ_64B[14]
TCC_EA_RDREQ_IO_CREDIT_STALL[15]
TCC_EA_RDREQ_LEVEL[15]
TCC_EA_WRREQ[15]
TCC_EA_WRREQ_64B[15]
TCC_EA_RDREQ_IO_CREDIT_STALL[16]
TCC_EA_RDREQ_LEVEL[16]
TCC_EA_WRREQ[16]
TCC_EA_WRREQ_64B[16]
TCC_EA_RDREQ_IO_CREDIT_STALL[17]
TCC_EA_RDREQ_LEVEL[17]
TCC_EA_WRREQ[17]
TCC_EA_WRREQ_64B[17]
TCC_EA_RDREQ_IO_CREDIT_STALL[18]
TCC_EA_RDREQ_LEVEL[18]
TCC_EA_WRREQ[18]
TCC_EA_WRREQ_64B[18]
TCC_EA_RDREQ_IO_CREDIT_STALL[19]
TCC_EA_RDREQ_LEVEL[19]
TCC_EA_WRREQ[19]
TCC_EA_WRREQ_64B[19]
TCC_EA_RDREQ_IO_CREDIT_STALL[20]
TCC_EA_RDREQ_LEVEL[20]
TCC_EA_WRREQ[20]
TCC_EA_WRREQ_64B[20]
TCC_EA_RDREQ_IO_CREDIT_STALL[21]
TCC_EA_RDREQ_LEVEL[21]
TCC_EA_WRREQ[21]
TCC_EA_WRREQ_64B[21]
TCC_EA_RDREQ_IO_CREDIT_STALL[22]
TCC_EA_RDREQ_LEVEL[22]
TCC_EA_WRREQ[22]
TCC_EA_WRREQ_64B[22]
TCC_EA_RDREQ_IO_CREDIT_STALL[23]
TCC_EA_RDREQ_LEVEL[23]
TCC_EA_WRREQ[23]
TCC_EA_WRREQ_64B[23]
TCC_EA_RDREQ_IO_CREDIT_STALL[24]
TCC_EA_RDREQ_LEVEL[24]
TCC_EA_WRREQ[24]
TCC_EA_WRREQ_64B[24]
TCC_EA_RDREQ_IO_CREDIT_STALL[25]
TCC_EA_RDREQ_LEVEL[25]
TCC_EA_WRREQ[25]
TCC_EA_WRREQ_64B[25]
TCC_EA_RDREQ_IO_CREDIT_STALL[26]
TCC_EA_RDREQ_LEVEL[26]
TCC_EA_WRREQ[26]
TCC_EA_WRREQ_64B[26]
TCC_EA_RDREQ_IO_CREDIT_STALL[27]
TCC_EA_RDREQ_LEVEL[27]
TCC_EA_WRREQ[27]
TCC_EA_WRREQ_64B[27]
TCC_EA_RDREQ_IO_CREDIT_STALL[28]
TCC_EA_RDREQ_LEVEL[28]
TCC_EA_WRREQ[28]
TCC_EA_WRREQ_64B[28]
TCC_EA_RDREQ_IO_CREDIT_STALL[29]
TCC_EA_RDREQ_LEVEL[29]
TCC_EA_WRREQ[29]
TCC_EA_WRREQ_64B[29]
TCC_EA_RDREQ_IO_CREDIT_STALL[30]
TCC_EA_RDREQ_LEVEL[30]
TCC_EA_WRREQ[30]
TCC_EA_WRREQ_64B[30]
TCC_EA_RDREQ_IO_CREDIT_STALL[31]
TCC_EA_RDREQ_LEVEL[31]
TCC_EA_WRREQ[31]
TCC_EA_WRREQ_64B[31]
wave_size_14
TCC_EA_WRREQ_DRAM_CREDIT_STALL[0]
TCC_EA_WRREQ_GMI_CREDIT_STALL[0]
TCC_EA_WRREQ_IO_CREDIT_STALL[0]
TCC_EA_WRREQ_LEVEL[0]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[1]
TCC_EA_WRREQ_GMI_CREDIT_STALL[1]
TCC_EA_WRREQ_IO_CREDIT_STALL[1]
TCC_EA_WRREQ_LEVEL[1]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[2]
TCC_EA_WRREQ_GMI_CREDIT_STALL[2]
TCC_EA_WRREQ_IO_CREDIT_STALL[2]
TCC_EA_WRREQ_LEVEL[2]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[3]
TCC_EA_WRREQ_GMI_CREDIT_STALL[3]
TCC_EA_WRREQ_IO_CREDIT_STALL[3]
TCC_EA_WRREQ_LEVEL[3]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[4]
TCC_EA_WRREQ_GMI_CREDIT_STALL[4]
TCC_EA_WRREQ_IO_CREDIT_STALL[4]
TCC_EA_WRREQ_LEVEL[4]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[5]
TCC_EA_WRREQ_GMI_CREDIT_STALL[5]
TCC_EA_WRREQ_IO_CREDIT_STALL[5]
TCC_EA_WRREQ_LEVEL[5]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[6]
TCC_EA_WRREQ_GMI_CREDIT_STALL[6]
TCC_EA_WRREQ_IO_CREDIT_STALL[6]
TCC_EA_WRREQ_LEVEL[6]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[7]
TCC_EA_WRREQ_GMI_CREDIT_STALL[7]
TCC_EA_WRREQ_IO_CREDIT_STALL[7]
TCC_EA_WRREQ_LEVEL[7]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[8]
TCC_EA_WRREQ_GMI_CREDIT_STALL[8]
TCC_EA_WRREQ_IO_CREDIT_STALL[8]
TCC_EA_WRREQ_LEVEL[8]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[9]
TCC_EA_WRREQ_GMI_CREDIT_STALL[9]
TCC_EA_WRREQ_IO_CREDIT_STALL[9]
TCC_EA_WRREQ_LEVEL[9]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[10]
TCC_EA_WRREQ_GMI_CREDIT_STALL[10]
TCC_EA_WRREQ_IO_CREDIT_STALL[10]
TCC_EA_WRREQ_LEVEL[10]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[11]
TCC_EA_WRREQ_GMI_CREDIT_STALL[11]
TCC_EA_WRREQ_IO_CREDIT_STALL[11]
TCC_EA_WRREQ_LEVEL[11]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[12]
TCC_EA_WRREQ_GMI_CREDIT_STALL[12]
TCC_EA_WRREQ_IO_CREDIT_STALL[12]
TCC_EA_WRREQ_LEVEL[12]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[13]
TCC_EA_WRREQ_GMI_CREDIT_STALL[13]
TCC_EA_WRREQ_IO_CREDIT_STALL[13]
TCC_EA_WRREQ_LEVEL[13]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[14]
TCC_EA_WRREQ_GMI_CREDIT_STALL[14]
TCC_EA_WRREQ_IO_CREDIT_STALL[14]
TCC_EA_WRREQ_LEVEL[14]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[15]
TCC_EA_WRREQ_GMI_CREDIT_STALL[15]
TCC_EA_WRREQ_IO_CREDIT_STALL[15]
TCC_EA_WRREQ_LEVEL[15]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[16]
TCC_EA_WRREQ_GMI_CREDIT_STALL[16]
TCC_EA_WRREQ_IO_CREDIT_STALL[16]
TCC_EA_WRREQ_LEVEL[16]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[17]
TCC_EA_WRREQ_GMI_CREDIT_STALL[17]
TCC_EA_WRREQ_IO_CREDIT_STALL[17]
TCC_EA_WRREQ_LEVEL[17]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[18]
TCC_EA_WRREQ_GMI_CREDIT_STALL[18]
TCC_EA_WRREQ_IO_CREDIT_STALL[18]
TCC_EA_WRREQ_LEVEL[18]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[19]
TCC_EA_WRREQ_GMI_CREDIT_STALL[19]
TCC_EA_WRREQ_IO_CREDIT_STALL[19]
TCC_EA_WRREQ_LEVEL[19]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[20]
TCC_EA_WRREQ_GMI_CREDIT_STALL[20]
TCC_EA_WRREQ_IO_CREDIT_STALL[20]
TCC_EA_WRREQ_LEVEL[20]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[21]
TCC_EA_WRREQ_GMI_CREDIT_STALL[21]
TCC_EA_WRREQ_IO_CREDIT_STALL[21]
TCC_EA_WRREQ_LEVEL[21]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[22]
TCC_EA_WRREQ_GMI_CREDIT_STALL[22]
TCC_EA_WRREQ_IO_CREDIT_STALL[22]
TCC_EA_WRREQ_LEVEL[22]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[23]
TCC_EA_WRREQ_GMI_CREDIT_STALL[23]
TCC_EA_WRREQ_IO_CREDIT_STALL[23]
TCC_EA_WRREQ_LEVEL[23]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[24]
TCC_EA_WRREQ_GMI_CREDIT_STALL[24]
TCC_EA_WRREQ_IO_CREDIT_STALL[24]
TCC_EA_WRREQ_LEVEL[24]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[25]
TCC_EA_WRREQ_GMI_CREDIT_STALL[25]
TCC_EA_WRREQ_IO_CREDIT_STALL[25]
TCC_EA_WRREQ_LEVEL[25]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[26]
TCC_EA_WRREQ_GMI_CREDIT_STALL[26]
TCC_EA_WRREQ_IO_CREDIT_STALL[26]
TCC_EA_WRREQ_LEVEL[26]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[27]
TCC_EA_WRREQ_GMI_CREDIT_STALL[27]
TCC_EA_WRREQ_IO_CREDIT_STALL[27]
TCC_EA_WRREQ_LEVEL[27]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[28]
TCC_EA_WRREQ_GMI_CREDIT_STALL[28]
TCC_EA_WRREQ_IO_CREDIT_STALL[28]
TCC_EA_WRREQ_LEVEL[28]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[29]
TCC_EA_WRREQ_GMI_CREDIT_STALL[29]
TCC_EA_WRREQ_IO_CREDIT_STALL[29]
TCC_EA_WRREQ_LEVEL[29]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[30]
TCC_EA_WRREQ_GMI_CREDIT_STALL[30]
TCC_EA_WRREQ_IO_CREDIT_STALL[30]
TCC_EA_WRREQ_LEVEL[30]
TCC_EA_WRREQ_DRAM_CREDIT_STALL[31]
TCC_EA_WRREQ_GMI_CREDIT_STALL[31]
TCC_EA_WRREQ_IO_CREDIT_STALL[31]
TCC_EA_WRREQ_LEVEL[31]
wave_size_15
TCC_HIT[0]
TCC_MISS[0]
TCC_READ[0]
TCC_REQ[0]
TCC_HIT[1]
TCC_MISS[1]
TCC_READ[1]
TCC_REQ[1]
TCC_HIT[2]
TCC_MISS[2]
TCC_READ[2]
TCC_REQ[2]
TCC_HIT[3]
TCC_MISS[3]
TCC_READ[3]
TCC_REQ[3]
TCC_HIT[4]
TCC_MISS[4]
TCC_READ[4]
TCC_REQ[4]
TCC_HIT[5]
TCC_MISS[5]
TCC_READ[5]
TCC_REQ[5]
TCC_HIT[6]
TCC_MISS[6]
TCC_READ[6]
TCC_REQ[6]
TCC_HIT[7]
TCC_MISS[7]
TCC_READ[7]
TCC_REQ[7]
TCC_HIT[8]
TCC_MISS[8]
TCC_READ[8]
TCC_REQ[8]
TCC_HIT[9]
TCC_MISS[9]
TCC_READ[9]
TCC_REQ[9]
TCC_HIT[10]
TCC_MISS[10]
TCC_READ[10]
TCC_REQ[10]
TCC_HIT[11]
TCC_MISS[11]
TCC_READ[11]
TCC_REQ[11]
TCC_HIT[12]
TCC_MISS[12]
TCC_READ[12]
TCC_REQ[12]
TCC_HIT[13]
TCC_MISS[13]
TCC_READ[13]
TCC_REQ[13]
TCC_HIT[14]
TCC_MISS[14]
TCC_READ[14]
TCC_REQ[14]
TCC_HIT[15]
TCC_MISS[15]
TCC_READ[15]
TCC_REQ[15]
TCC_HIT[16]
TCC_MISS[16]
TCC_READ[16]
TCC_REQ[16]
TCC_HIT[17]
TCC_MISS[17]
TCC_READ[17]
TCC_REQ[17]
TCC_HIT[18]
TCC_MISS[18]
TCC_READ[18]
TCC_REQ[18]
TCC_HIT[19]
TCC_MISS[19]
TCC_READ[19]
TCC_REQ[19]
TCC_HIT[20]
TCC_MISS[20]
TCC_READ[20]
TCC_REQ[20]
TCC_HIT[21]
TCC_MISS[21]
TCC_READ[21]
TCC_REQ[21]
TCC_HIT[22]
TCC_MISS[22]
TCC_READ[22]
TCC_REQ[22]
TCC_HIT[23]
TCC_MISS[23]
TCC_READ[23]
TCC_REQ[23]
TCC_HIT[24]
TCC_MISS[24]
TCC_READ[24]
TCC_REQ[24]
TCC_HIT[25]
TCC_MISS[25]
TCC_READ[25]
TCC_REQ[25]
TCC_HIT[26]
TCC_MISS[26]
TCC_READ[26]
TCC_REQ[26]
TCC_HIT[27]
TCC_MISS[27]
TCC_READ[27]
TCC_REQ[27]
TCC_HIT[28]
TCC_MISS[28]
TCC_READ[28]
TCC_REQ[28]
TCC_HIT[29]
TCC_MISS[29]
TCC_READ[29]
TCC_REQ[29]
TCC_HIT[30]
TCC_MISS[30]
TCC_READ[30]
TCC_REQ[30]
TCC_HIT[31]
TCC_MISS[31]
TCC_READ[31]
TCC_REQ[31]
wave_size_16
TCC_RW_REQ[0]
TCC_TOO_MANY_EA_WRREQS_STALL[0]
TCC_WRITE[0]
TCC_RW_REQ[1]
TCC_TOO_MANY_EA_WRREQS_STALL[1]
TCC_WRITE[1]
TCC_RW_REQ[2]
TCC_TOO_MANY_EA_WRREQS_STALL[2]
TCC_WRITE[2]
TCC_RW_REQ[3]
TCC_TOO_MANY_EA_WRREQS_STALL[3]
TCC_WRITE[3]
TCC_RW_REQ[4]
TCC_TOO_MANY_EA_WRREQS_STALL[4]
TCC_WRITE[4]
TCC_RW_REQ[5]
TCC_TOO_MANY_EA_WRREQS_STALL[5]
TCC_WRITE[5]
TCC_RW_REQ[6]
TCC_TOO_MANY_EA_WRREQS_STALL[6]
TCC_WRITE[6]
TCC_RW_REQ[7]
TCC_TOO_MANY_EA_WRREQS_STALL[7]
TCC_WRITE[7]
TCC_RW_REQ[8]
TCC_TOO_MANY_EA_WRREQS_STALL[8]
TCC_WRITE[8]
TCC_RW_REQ[9]
TCC_TOO_MANY_EA_WRREQS_STALL[9]
TCC_WRITE[9]
TCC_RW_REQ[10]
TCC_TOO_MANY_EA_WRREQS_STALL[10]
TCC_WRITE[10]
TCC_RW_REQ[11]
TCC_TOO_MANY_EA_WRREQS_STALL[11]
TCC_WRITE[11]
TCC_RW_REQ[12]
TCC_TOO_MANY_EA_WRREQS_STALL[12]
TCC_WRITE[12]
TCC_RW_REQ[13]
TCC_TOO_MANY_EA_WRREQS_STALL[13]
TCC_WRITE[13]
TCC_RW_REQ[14]
TCC_TOO_MANY_EA_WRREQS_STALL[14]
TCC_WRITE[14]
TCC_RW_REQ[15]
TCC_TOO_MANY_EA_WRREQS_STALL[15]
TCC_WRITE[15]
TCC_RW_REQ[16]
TCC_TOO_MANY_EA_WRREQS_STALL[16]
TCC_WRITE[16]
TCC_RW_REQ[17]
TCC_TOO_MANY_EA_WRREQS_STALL[17]
TCC_WRITE[17]
TCC_RW_REQ[18]
TCC_TOO_MANY_EA_WRREQS_STALL[18]
TCC_WRITE[18]
TCC_RW_REQ[19]
TCC_TOO_MANY_EA_WRREQS_STALL[19]
TCC_WRITE[19]
TCC_RW_REQ[20]
TCC_TOO_MANY_EA_WRREQS_STALL[20]
TCC_WRITE[20]
TCC_RW_REQ[21]
TCC_TOO_MANY_EA_WRREQS_STALL[21]
TCC_WRITE[21]
TCC_RW_REQ[22]
TCC_TOO_MANY_EA_WRREQS_STALL[22]
TCC_WRITE[22]
TCC_RW_REQ[23]
TCC_TOO_MANY_EA_WRREQS_STALL[23]
TCC_WRITE[23]
TCC_RW_REQ[24]
TCC_TOO_MANY_EA_WRREQS_STALL[24]
TCC_WRITE[24]
TCC_RW_REQ[25]
TCC_TOO_MANY_EA_WRREQS_STALL[25]
TCC_WRITE[25]
TCC_RW_REQ[26]
TCC_TOO_MANY_EA_WRREQS_STALL[26]
TCC_WRITE[26]
TCC_RW_REQ[27]
TCC_TOO_MANY_EA_WRREQS_STALL[27]
TCC_WRITE[27]
TCC_RW_REQ[28]
TCC_TOO_MANY_EA_WRREQS_STALL[28]
TCC_WRITE[28]
TCC_RW_REQ[29]
TCC_TOO_MANY_EA_WRREQS_STALL[29]
TCC_WRITE[29]
TCC_RW_REQ[30]
TCC_TOO_MANY_EA_WRREQS_STALL[30]
TCC_WRITE[30]
TCC_RW_REQ[31]
TCC_TOO_MANY_EA_WRREQS_STALL[31]
TCC_WRITE[31]
GRBM_COUNT.1
GRBM_GUI_ACTIVE.1
SQ_WAVES.1
SQ_IFETCH.1
SQ_IFETCH_LEVEL
SQ_ACCUM_PREV_HIRES
SQ_INSTS_LDS.1
SQ_INST_LEVEL_LDS
SQ_ACCUM_PREV_HIRES.1
SQ_INSTS_SMEM.1
SQ_INST_LEVEL_SMEM
SQ_ACCUM_PREV_HIRES.2
SQ_INSTS_VMEM.1
SQ_INST_LEVEL_VMEM
SQ_ACCUM_PREV_HIRES.3
SQ_INSTS_VMEM.2
SQ_INST_LEVEL_VMEM.1
SQ_ACCUM_PREV_HIRES.4
GRBM_COUNT.2
GRBM_GUI_ACTIVE.2
CPC_ME1_BUSY_FOR_PACKET_DECODE.1
SQ_CYCLES.1
SQ_WAVES.2
SQ_WAVE_CYCLES.1
SQ_BUSY_CYCLES.1
SQ_LEVEL_WAVES
SQ_ACCUM_PREV_HIRES.5
CPC_CPC_TCIU_BUSY
SQC_DCACHE_MISSES
SQC_ICACHE_MISSES
SQC_TC_DATA_READ_REQ
TCC_EA_RDREQ_DRAM_CREDIT_STALL_std
TCC_EA_RDREQ_LEVEL_std
TCC_EA_RDREQ_std
TCC_EA_WRREQ_64B_std
TCC_EA_WRREQ_DRAM_CREDIT_STALL_std
TCC_EA_WRREQ_LEVEL_std
TCC_EA_WRREQ_std
TCC_HIT_std
TCC_MISS_std
TCC_READ_std
TCC_REQ_std
TCC_RW_REQ_std
TCC_WRITE_std
TCC_CYCLE_std
VALU_Util
GPU_Activity
GPU_Occupancy
SALU_Util
VALU_threads_per_wave_avg
SSoLSoL_VALU_FLOPs
SSoLSoL_VALU_IOPs
SSoLSoL_Active_CUs
SSoLSoL_SALU_Util
SSoLSoL_VALU_Util
SSoLSoL_VALU_Active_Threads/Wave
SSoLSoL_IPC_-_Issue
SSoLSoL_Instr_Cache_Hit_Rate
SSoLSoL_Instr_Cache_BW
SSoLSoL_Scalar_L1D_Cache_Hit_Rate
SSoLSoL_Scalar_L1D_Cache_BW
SSoLSoL_Vector_L1D_Cache_BW
SSoLSoL_L2_Cache_Hit_Rate
SSoLSoL_L2-Fabric_Read_BW
SSoLSoL_L2-Fabric_Write_BW
SSoLSoL_L2-Fabric_Read_Latency
SSoLSoL_L2-Fabric_Write_Latency
SSoLSoL_Wave_Occupancy
SSoLSoL_Instr_Fetch_BW
SSoLSoL_Instr_Fetch_Latency
CPF_GPU_Busy_Cycles_avg
CPF_GPU_Busy_Cycles_min
CPF_GPU_Busy_Cycles_max
CPF_CPF_Busy_avg
CPF_CPF_Busy_min
CPF_CPF_Busy_max
CPF_CPF_Util_avg
CPF_CPF_Util_min
CPF_CPF_Util_max
CPF_CPF_Stall_avg
CPF_CPF_Stall_max
CPF_L2Cache_Intf_Busy_avg
CPF_L2Cache_Intf_Busy_min
CPF_L2Cache_Intf_Busy_max
CPF_L2Cache_Intf_Util_avg
CPF_L2Cache_Intf_Util_min
CPF_L2Cache_Intf_Util_max
CPF_UTCL1_Stall_avg
CPF_UTCL1_Stall_max
CPC_GPU_Busy_Cycles_avg
CPC_GPU_Busy_Cycles_min
CPC_GPU_Busy_Cycles_max
CPC_CPC_Busy_Cycles_avg
CPC_CPC_Busy_Cycles_min
CPC_CPC_Busy_Cycles_max
CPC_CPC_Util_avg
CPC_CPC_Util_min
CPC_CPC_Util_max
CPC_CPC_Stall_Cycles_avg
CPC_CPC_Stall_Cycles_min
CPC_CPC_Stall_Cycles_max
CPC_CPC_Stall_Rate_avg
CPC_CPC_Stall_Rate_min
CPC_CPC_Stall_Rate_max
CPC_CPC_Packet_Decoding_avg
CPC_CPC_Packet_Decoding_min
CPC_CPC_Packet_Decoding_max
CPC_SPI_Intf_Busy_Cycles_avg
CPC_SPI_Intf_Busy_Cycles_min
CPC_SPI_Intf_Busy_Cycles_max
CPC_SPI_Intf_Util_avg
CPC_SPI_Intf_Util_min
CPC_SPI_Intf_Util_max
CPC_L2Cache_Intf_Util_avg
CPC_L2Cache_Intf_Util_min
CPC_L2Cache_Intf_Util_max
CPC_UTCL1_Stall_Cycles_avg
CPC_UTCL1_Stall_Cycles_min
CPC_UTCL1_Stall_Cycles_max
CPC_UTCL2_Intf_Busy_Cycles_avg
CPC_UTCL2_Intf_Busy_Cycles_min
CPC_UTCL2_Intf_Busy_Cycles_max
CPC_UTCL2_Intf_Util_avg
CPC_UTCL2_Intf_Util_min
CPC_UTCL2_Intf_Util_max
SS_GPU_Busy_avg
SS_GPU_Busy_min
SS_GPU_Busy_max
SS_CS_Busy_avg
SS_CS_Busy_min
SS_CS_Busy_max
SS_SPI_Busy_avg
SS_SPI_Busy_min
SS_SPI_Busy_max
SS_SQ_Busy_avg
SS_SQ_Busy_min
SS_SQ_Busy_max
SS_Dispatched_Workgroups_avg
SS_Dispatched_Workgroups_min
SS_Dispatched_Workgroups_max
SS_Dispatched_Wavefronts_avg
SS_Dispatched_Wavefronts_min
SS_Dispatched_Wavefronts_max
SS_Wave_Alloc_Failed_avg
SS_Wave_Alloc_Failed_min
SS_Wave_Alloc_Failed_max
SS_Wave_Alloc_Failed_-_CS_avg
SS_Wave_Alloc_Failed_-_CS_min
SS_Wave_Alloc_Failed_-_CS_max
SRA_Wave_request_Failed_(CS)_avg
SRA_Wave_request_Failed_(CS)_min
SRA_Wave_request_Failed_(CS)_max
SRA_CS_Stall_avg
SRA_CS_Stall_min
SRA_CS_Stall_max
SRA_CS_Stall_Rate_avg
SRA_CS_Stall_Rate_min
SRA_CS_Stall_Rate_max
SRA_Insufficient_SIMD_Waveslots_avg
SRA_Insufficient_SIMD_Waveslots_min
SRA_Insufficient_SIMD_Waveslots_max
SRA_Insufficient_SIMD_VGPRs_avg
SRA_Insufficient_SIMD_VGPRs_min
SRA_Insufficient_SIMD_VGPRs_max
SRA_VGPR_Writes_avg
SRA_VGPR_Writes_min
SRA_VGPR_Writes_max
SRA_SGPR_Writes_avg
SRA_SGPR_Writes_min
SRA_SGPR_Writes_max
WLS_Grid_Size_avg
WLS_Grid_Size_min
WLS_Grid_Size_max
WLS_Workgroup_Size_avg
WLS_Workgroup_Size_min
WLS_Workgroup_Size_max
WLS_Total_Wavefronts_avg
WLS_Total_Wavefronts_min
WLS_Total_Wavefronts_max
WLS_Restored_Wavefronts_avg
WLS_Restored_Wavefronts_max
WLS_VGPRs_avg
WLS_VGPRs_min
WLS_VGPRs_max
WLS_AGPRs_avg
WLS_AGPRs_min
WLS_AGPRs_max
WLS_SGPRs_avg
WLS_SGPRs_min
WLS_SGPRs_max
WRS_Kernel_Time_(Nanosec)_avg
WRS_Kernel_Time_(Nanosec)_min
WRS_Kernel_Time_(Nanosec)_max
WRS_Kernel_Time_(Cycles)_avg
WRS_Kernel_Time_(Cycles)_min
WRS_Kernel_Time_(Cycles)_max
WRS_Instr/wavefront_avg
WRS_Instr/wavefront_min
WRS_Instr/wavefront_max
WRS_Wave_Cycles_avg
WRS_Wave_Cycles_min
WRS_Wave_Cycles_max
WRS_Dependency_Wait_Cycles_avg
WRS_Dependency_Wait_Cycles_min
WRS_Dependency_Wait_Cycles_max
WRS_Issue_Wait_Cycles_avg
WRS_Issue_Wait_Cycles_min
WRS_Issue_Wait_Cycles_max
WRS_Active_Cycles_avg
WRS_Active_Cycles_min
WRS_Active_Cycles_max
WRS_Wavefront_Occupancy_avg
WRS_Wavefront_Occupancy_min
WRS_Wavefront_Occupancy_max
IM_VALU_-_Vector_avg
IM_VALU_-_Vector_min
IM_VALU_-_Vector_max
IM_VMEM_avg
IM_VMEM_min
IM_VMEM_max
IM_SALU_avg
IM_SALU_min
IM_SALU_max
IM_SMEM_avg
IM_SMEM_min
IM_SMEM_max
IM_Branch_avg
IM_Branch_min
IM_Branch_max
VAIM_INT32_avg
VAIM_INT32_min
VAIM_INT32_max
VAIM_INT64_avg
VAIM_INT64_min
VAIM_INT64_max
VAIM_F32-ADD_avg
VAIM_F32-ADD_min
VAIM_F32-ADD_max
VAIM_F32-MUL_avg
VAIM_F32-MUL_min
VAIM_F32-MUL_max
VAIM_F32-Trans_avg
VAIM_F32-Trans_min
VAIM_F32-Trans_max
VAIM_Conversion_avg
VAIM_Conversion_min
VAIM_Conversion_max
CUCPSoL_valu_flops_pop
PS_IPC_(Avg)_avg
PS_IPC_(Avg)_min
PS_IPC_(Avg)_max
PS_IPC_(Issue)_avg
PS_IPC_(Issue)_min
PS_IPC_(Issue)_max
PS_SALU_Util_avg
PS_SALU_Util_min
PS_SALU_Util_max
PS_VALU_Util_avg
PS_VALU_Util_min
PS_VALU_Util_max
PS_VALU_Active_Threads_avg
PS_VALU_Active_Threads_min
PS_VALU_Active_Threads_max
AO_FLOPs_(Total)_avg
AO_FLOPs_(Total)_min
AO_FLOPs_(Total)_max
AO_F32_OPs_avg
AO_F32_OPs_min
AO_F32_OPs_max
ICSoL_Bandwidth
ICSoL_Cache_Hit
ICA_Req_min
ICA_Req_max
ICA_Req_mean
ICA_Hits_min
ICA_Hits_max
ICA_Hits_mean
ICA_Misses_-_Non_Duplicated_max
ICA_Misses_-_Non_Duplicated_mean
ICA_Misses_-_Duplicated_max
ICA_Misses_-_Duplicated_mean
ICA_Cache_Hit_min
ICA_Cache_Hit_max
ICA_Cache_Hit_mean
SL1LDCSoL_Bandwidth
SL1LDCSoL_Cache_Hit
SL1DCA_Req_min
SL1DCA_Req_max
SL1DCA_Req_mean
SL1DCA_Hits_min
SL1DCA_Hits_max
SL1DCA_Hits_mean
SL1DCA_Misses_-_Non_Duplicated_min
SL1DCA_Misses_-_Non_Duplicated_max
SL1DCA_Misses_-_Non_Duplicated_mean
SL1DCA_Misses-_Duplicated_min
SL1DCA_Misses-_Duplicated_max
SL1DCA_Misses-_Duplicated_mean
SL1DCA_Cache_Hit_min
SL1DCA_Cache_Hit_max
SL1DCA_Cache_Hit_mean
SL1DCA_Read_Req_(Total)_min
SL1DCA_Read_Req_(Total)_max
SL1DCA_Read_Req_(Total)_mean
SL1DCA_Read_Req_(1_DWord)_min
SL1DCA_Read_Req_(1_DWord)_max
SL1DCA_Read_Req_(1_DWord)_mean
SL1DCA_Read_Req_(4_DWord)_min
SL1DCA_Read_Req_(4_DWord)_max
SL1DCA_Read_Req_(4_DWord)_mean
SL1DCA_Read_Req_(16_DWord)_max
SL1DCA_Read_Req_(16_DWord)_mean
SL1DCL2LI_Read_Req_min
SL1DCL2LI_Read_Req_max
SL1DCL2LI_Read_Req_mean
SL1DCL2LI_Write_Req_max
SL1DCL2LI_Write_Req_mean
SL1DCL2LI_Stall_max
TA_TA_Busy_avg
TA_TA_Busy_min
TA_TA_Busy_max
TA_TC2TA_Addr_Stall_avg
TA_TC2TA_Addr_Stall_min
TA_TC2TA_Addr_Stall_max
TA_TC2TA_Data_Stall_avg
TA_TC2TA_Data_Stall_min
TA_TC2TA_Data_Stall_max
TA_Total_Instructions_avg
TA_Total_Instructions_min
TA_Total_Instructions_max
TA_Flat_Instr_avg
TA_Flat_Instr_min
TA_Flat_Instr_max
TA_Flat_Read_Instr_avg
TA_Flat_Read_Instr_min
TA_Flat_Read_Instr_max
TA_Flat_Write_Instr_avg
TA_Flat_Write_Instr_min
TA_Flat_Write_Instr_max
TA_Buffer_Instr_avg
TA_Buffer_Instr_max
TA_Buffer_Read_Instr_avg
TA_Buffer_Read_Instr_max
TA_Buffer_Write_Instr_avg
TA_Buffer_Write_Instr_max
TA_Buffer_Total_Cylces_avg
TA_Buffer_Total_Cylces_max
TD_TD_Busy_avg
TD_TD_Busy_min
TD_TD_Busy_max
TD_TC2TD_Stall_avg
TD_TC2TD_Stall_min
TD_TC2TD_Stall_max
TD_SPI2TD_Stall_max
TD_Load_Instr_avg
TD_Load_Instr_min
TD_Load_Instr_max
TD_Store_Instr_avg
TD_Store_Instr_min
TD_Store_Instr_max
VL1LDCSoL_Buffer_Coalescing
VL1LDCSoL_Cache_Util
VL1LDCSoL_Cache_BW
L1DS_Stalled_on_L2_Data_min
L1DS_Stalled_on_L2_Data_max
L1DS_Stalled_on_L2_Data_mean
L1DS_Stalled_on_L2_Req_min
L1DS_Stalled_on_L2_Req_max
L1DS_Stalled_on_L2_Req_mean
L1DA_Total_Req_avg
L1DA_Total_Req_min
L1DA_Total_Req_max
L1DA_Read_Req_avg
L1DA_Read_Req_min
L1DA_Read_Req_max
L1DA_Write_Req_avg
L1DA_Write_Req_min
L1DA_Write_Req_max
L1DA_Cache_BW_avg
L1DA_Cache_BW_min
L1DA_Cache_BW_max
L1DA_Cache_Accesses_avg
L1DA_Cache_Accesses_min
L1DA_Cache_Accesses_max
L1DA_Cache_Hits_avg
L1DA_Cache_Hits_min
L1DA_Cache_Hit_Rate_min
L1DA_L1-L2_BW_avg
L1DA_L1-L2_BW_min
L1DA_L1-L2_BW_max
L1DA_L1-L2_Read_avg
L1DA_L1-L2_Read_min
L1DA_L1-L2_Read_max
L1DA_L1-L2_Write_avg
L1DA_L1-L2_Write_min
L1DA_L1-L2_Write_max
L1DA_L1_Access_Latency_avg
L1DA_L1_Access_Latency_min
L1DA_L1_Access_Latency_max
L1DA_L1-L2_Read_Latency_avg
L1DA_L1-L2_Read_Latency_min
L1DA_L1-L2_Read_Latency_max
L1DA_L1-L2_Write_Latency_avg
L1DA_L1-L2_Write_Latency_min
L1DA_L1-L2_Write_Latency_max
L1D2LT_RW_-_Read_avg
L1D2LT_RW_-_Read_min
L1D2LT_RW_-_Read_max
L1D2LT_RW_-_Write_avg
L1D2LT_RW_-_Write_min
L1D2LT_RW_-_Write_max
L1D2LT_NC_-_Write_avg
L1D2LT_NC_-_Write_max
L1DT_Req_min
L1DT_Req_max
L1DT_Req_mean
L1DT_Hit_Ratio_min
L1DT_Hit_Ratio_max
L1DT_Hit_Ratio_mean
L1DT_Hits_min
L1DT_Hits_max
L1DT_Hits_mean
L1DT_Misses_(Translation)_min
L1DT_Misses_(Translation)_max
L1DT_Misses_(Translation)_mean
L2CSoL_L2_Util
L2CSoL_Cache_Hit
L2CSoL_L2-EA_Rd_BW
L2CSoL_L2-EA_Wr_BW
L2FT_Read_BW_avg
L2FT_Read_BW_min
L2FT_Read_BW_max
L2FT_Write_BW_avg
L2FT_Write_BW_max
L2FT_Read_(Uncached_32B)_avg
L2FT_Read_(Uncached_32B)_max
L2FT_Read_(64B)_avg
L2FT_Read_(64B)_min
L2FT_Read_(64B)_max
L2FT_HBM_Read_avg
L2FT_HBM_Read_min
L2FT_HBM_Read_max
L2FT_Write_(64B)_avg
L2FT_Write_(64B)_max
L2FT_HBM_Write_avg
L2FT_HBM_Write_max
L2FT_Read_Latency_avg
L2FT_Read_Latency_min
L2FT_Read_Latency_max
L2FT_Write_Latency_avg
L2FT_Write_Latency_min
L2FT_Write_Latency_max
L2FT_Read_Stall_avg
L2FT_Read_Stall_max
L2FT_Write_Stall_avg
L2FT_Write_Stall_max
L2CA_Req_avg
L2CA_Req_min
L2CA_Req_max
L2CA_Streaming_Req_avg
L2CA_Streaming_Req_max
L2CA_Read_Req_avg
L2CA_Read_Req_min
L2CA_Read_Req_max
L2CA_Write_Req_avg
L2CA_Write_Req_min
L2CA_Write_Req_max
L2CA_Probe_Req_avg
L2CA_Probe_Req_max
L2CA_Hits_avg
L2CA_Hits_min
L2CA_Hits_max
L2CA_Misses_avg
L2CA_Misses_min
L2CA_Misses_max
L2CA_Cache_Hit_avg
L2CA_Cache_Hit_min
L2CA_Cache_Hit_max
L2CA_Writeback_avg
L2CA_Writeback_max
L2CA_NC_Req_avg
L2CA_NC_Req_min
L2CA_NC_Req_max
L2CA_UC_Req_avg
L2CA_UC_Req_max
L2CA_RW_Req_avg
L2CA_RW_Req_min
L2CA_RW_Req_max
L2CA_Writeback_(Normal)_avg
L2CA_Writeback_(Normal)_max
L2CA_Writeback_(TC_Req)_avg
L2CA_Writeback_(TC_Req)_max
L2CA_Evict_(Normal)_avg
L2CA_Evict_(Normal)_max
L2FIS_Read_-_Remote_Socket_Stall_avg
L2FIS_Read_-_Remote_Socket_Stall_max
L2FIS_Read_-_HBM_Stall_avg
L2FIS_Read_-_HBM_Stall_max
L2FIS_Write_-_Remote_Socket_Stall_avg
L2FIS_Write_-_Remote_Socket_Stall_max
L2FIS_Write_-_HBM_Stall_avg
L2FIS_Write_-_HBM_Stall_max
ASA3c_L2_Cache_Hit_Rate_min
ASA3c_L2_Cache_Hit_Rate_max
ASA3c_L2_Cache_Hit_Rate_mean
ASA3c_L2_Cache_Hit_Rate_std
ASA3c_Req_min
ASA3c_Req_max
ASA3c_Req_mean
ASA3c_Req_std
ASA3c_L1_-_L2_Read_Req_min
ASA3c_L1_-_L2_Read_Req_max
ASA3c_L1_-_L2_Read_Req_mean
ASA3c_L1_-_L2_Read_Req_std
ASA3c_L1_-_L2_Write_Req_min
ASA3c_L1_-_L2_Write_Req_max
ASA3c_L1_-_L2_Write_Req_mean
ASA3c_L1_-_L2_Write_Req_std
ASA3c_L2_-_EA_Read_Req_max
ASA3c_L2_-_EA_Read_Req_mean
ASA3c_L2_-_EA_Read_Req_std
ASA3c_L2_-_EA_Write_Req_max
ASA3c_L2_-_EA_Write_Req_mean
ASA3c_L2_-_EA_Write_Req_std
ASA3c_L2_-_EA_Read_Lat_min
ASA3c_L2_-_EA_Read_Lat_max
ASA3c_L2_-_EA_Read_Lat_mean
ASA3c_L2_-_EA_Read_Lat_std
ASA3c_L2_-_EA_Write_Lat_min
ASA3c_L2_-_EA_Write_Lat_max
ASA3c_L2_-_EA_Write_Lat_mean
ASA3c_L2_-_EA_Write_Lat_std
ASA3c_L2_-_EA_Read_Stall_(IO)_max
ASA3c_L2_-_EA_Read_Stall_(IO)_mean
ASA3c_L2_-_EA_Read_Stall_(IO)_std
ASA3c_L2_-_EA_Read_Stall_(DRAM)_max
ASA3c_L2_-_EA_Read_Stall_(DRAM)_mean
ASA3c_L2_-_EA_Read_Stall_(DRAM)_std
ASA3c_L2_-_EA_Write_Stall_(DRAM)_max
ASA3c_L2_-_EA_Write_Stall_(DRAM)_mean
ASA3c_L2_-_EA_Write_Stall_(DRAM)_std
ASA3c_L2_-_EA_Read_Req_min
ASA3c_L2_-_EA_Write_Req_min
ASA3c_L2_-_EA_Write_Stall_(DRAM)_min
L1DA_Cache_Hit_Rate_avg
L1DA_Cache_Hit_Rate_max
L1DA_Cache_Hit_Rate_min
L1DA_Cache_Hits_max
L2CA_Evict_(Normal)_min
L2CA_Writeback_(Normal)_min
L2CA_Writeback_min
L2FIS_Read_-_HBM_Stall_min
L2FIS_Write_-_HBM_Stall_min
L2FT_HBM_Write_min
L2FT_Read_Stall_min
L2FT_Write_(64B)_min
L2FT_Write_BW_min
L2FT_Write_Stall_min
SL1DCA_Read_Req_(2_DWord)_max
SL1DCA_Read_Req_(2_DWord)_mean
SL1DCA_Read_Req_(2_DWord)_min
SRA_Insufficient_CU_LDS_avg
SRA_Insufficient_CU_LDS_max
SRA_Insufficient_CU_LDS_min
SSoLSoL_Vector_L1D_Cache_Hit_Rate
TD_SPI2TD_Stall_avg
TD_SPI2TD_Stall_min
TD_SPI2TD_Stall_max
VL1LDCSoL_Cache_Hit
WLS_LDS_Allocation_avg
WLS_LDS_Allocation_max
WLS_LDS_Allocation_min
derived_v1D_stalled_L2_data
L2CSoL_Cache_Miss
DecTr_L2_miss_Std_Sig
DecTr_L2CSoL_Cache_Miss
DecTr_VL1LDCSoL_Cache_Miss
DecTr_SL1LDCSoL_Cache_Miss
DecTr_Workgroup_load
DecTr_GPU_Occupancy
DecTr_GPU_Activity
accum_vgpr
DecTr_Relative_WG_LD
DecTr_Wave_Occ_Perc
DecTr_Relative_SALU_Util_2
DecTr_Relative_SALU_Util_1
DecTr_SALU_ins_percentage
DecTr_Relative_VALU_Util_2
DecTr_Relative_VALU_Util_1
DecTr_VALU_ins_percentage
Accum_VGPR
Accum_VGPR.1
Accum_VGPR.2
Accum_VGPR.3
Accum_VGPR.4
Accum_VGPR.5
Accum_VGPR.6
Arch_VGPR
Arch_VGPR.1
Arch_VGPR.2
Arch_VGPR.3
Arch_VGPR.4
Arch_VGPR.5
Arch_VGPR.6
End_Timestamp
End_Timestamp.1
End_Timestamp.2
End_Timestamp.3
End_Timestamp.4
End_Timestamp.5
End_Timestamp.6
Start_Timestamp
Start_Timestamp.1
Start_Timestamp.2
Start_Timestamp.3
Start_Timestamp.4
Start_Timestamp.5
Start_Timestamp.6
Grid_Size
Grid_Size.1
Grid_Size.2
Grid_Size.3
Grid_Size.4
Grid_Size.5
Grid_Size.6
LDS_Per_Workgroup
LDS_Per_Workgroup.1
LDS_Per_Workgroup.2
LDS_Per_Workgroup.3
LDS_Per_Workgroup.4
LDS_Per_Workgroup.5
LDS_Per_Workgroup.6
SGPR
SGPR.1
SGPR.2
SGPR.3
SGPR.4
SGPR.5
SGPR.6
SQC_TC_REQ
Unnamed: 0
wave_size
wave_size_1
wave_size_2
wave_size_3
wave_size_4
wave_size_5
wave_size_6
wave_size_7
wave_size_8
wave_size_9
wave_size_10
wave_size_11
wave_size_12
wave_size_13
wave_size_14
wave_size_15
wave_size_16
wave_size_17
wave_size_18
Workgroup_Size
Workgroup_Size.1
Workgroup_Size.2
Workgroup_Size.3
Workgroup_Size.4
Workgroup_Size.5
Workgroup_Size.6
MFMA_Util
GRBM_GUI_ACTIVE_PER_XCD
SQC_TC_STALL
TCC_EA_RDREQ_IO_CREDIT_STALL_std
OI_HBM
OI_LDS
OI_L1D
OI_L2D
VALU_ops
MFMA_ops
LDS_bytes
L1D_bytes
L2D_bytes
HBM_bytes
total_flops
Unnamed: 0.1

