Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: music2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "music2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "music2"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : music2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "music2.v" in library work
Module <music2> compiled
No errors in compilation
Analysis of file <"music2.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <music2> in library <work> with parameters.
	doo = "00000000000000001011101001011101"
	fa = "00000000000000001000101111101000"
	la = "00000000000000000110111011111001"
	mi = "00000000000000001001001111110110"
	re = "00000000000000001010011000010101"
	si = "00000000000000000110001011010111"
	sol = "00000000000000000111110010001111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <music2>.
	doo = 32'sb00000000000000001011101001011101
	fa = 32'sb00000000000000001000101111101000
	la = 32'sb00000000000000000110111011111001
	mi = 32'sb00000000000000001001001111110110
	re = 32'sb00000000000000001010011000010101
	si = 32'sb00000000000000000110001011010111
	sol = 32'sb00000000000000000111110010001111
WARNING:Xst:905 - "music2.v" line 42: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <onoff>, <s_do>, <s_re>, <s_mi>, <s_fa>, <s_sol>, <s_la>, <s_si>
Module <music2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <music2>.
    Related source file is "music2.v".
WARNING:Xst:1780 - Signal <sclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit down counter for signal <cnt1>.
    Found 32-bit down counter for signal <cnt2>.
    Found 32-bit down counter for signal <cnt3>.
    Found 32-bit down counter for signal <cnt4>.
    Found 32-bit down counter for signal <cnt5>.
    Found 32-bit down counter for signal <cnt6>.
    Found 32-bit down counter for signal <cnt7>.
    Found 1-bit register for signal <s_do>.
    Found 1-bit register for signal <s_fa>.
    Found 1-bit register for signal <s_la>.
    Found 1-bit register for signal <s_mi>.
    Found 1-bit register for signal <s_re>.
    Found 1-bit register for signal <s_si>.
    Found 1-bit register for signal <s_sol>.
    Found 3-bit up counter for signal <state>.
    Summary:
	inferred   9 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <music2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 9
 3-bit up counter                                      : 1
 32-bit down counter                                   : 7
 32-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 9
 3-bit up counter                                      : 1
 32-bit down counter                                   : 7
 32-bit up counter                                     : 1
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <music2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block music2, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 266
 Flip-Flops                                            : 266

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : music2.ngr
Top Level Output File Name         : music2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 909
#      GND                         : 1
#      INV                         : 227
#      LUT1                        : 38
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 69
#      MUXCY                       : 312
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 256
# FlipFlops/Latches                : 266
#      FDE                         : 7
#      FDR                         : 162
#      FDRE                        : 35
#      FDS                         : 62
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      190  out of   1920     9%  
 Number of Slice Flip Flops:            266  out of   3840     6%  
 Number of 4 input LUTs:                337  out of   3840     8%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of     97     3%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 266   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.194ns (Maximum Frequency: 122.039MHz)
   Minimum input arrival time before clock: 6.460ns
   Maximum output required time after clock: 10.965ns
   Maximum combinational path delay: 10.026ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.194ns (frequency: 122.039MHz)
  Total number of paths / destination ports: 12749 / 532
-------------------------------------------------------------------------
Delay:               8.194ns (Levels of Logic = 10)
  Source:            cnt_8 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_8 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.216  cnt_8 (cnt_8)
     LUT4:I0->O            1   0.551   0.000  state_cmp_eq0000_wg_lut<0> (state_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  state_cmp_eq0000_wg_cy<0> (state_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<1> (state_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<2> (state_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<3> (state_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<4> (state_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<5> (state_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  state_cmp_eq0000_wg_cy<6> (state_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           4   0.281   1.112  state_cmp_eq0000_wg_cy<7> (state_cmp_eq0000)
     LUT2:I1->O           32   0.551   1.853  cnt_and00001 (cnt_and0000)
     FDRE:R                    1.026          cnt_0
    ----------------------------------------
    Total                      8.194ns (4.013ns logic, 4.181ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 67 / 67
-------------------------------------------------------------------------
Offset:              6.460ns (Levels of Logic = 2)
  Source:            onoff (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: onoff to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.821   2.209  onoff_IBUF (onoff_IBUF)
     LUT2:I0->O           32   0.551   1.853  cnt_and00001 (cnt_and0000)
     FDRE:R                    1.026          cnt_0
    ----------------------------------------
    Total                      6.460ns (2.398ns logic, 4.062ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 19 / 1
-------------------------------------------------------------------------
Offset:              10.965ns (Levels of Logic = 4)
  Source:            state_0 (FF)
  Destination:       o (PAD)
  Source Clock:      clk rising

  Data Path: state_0 to o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.720   1.342  state_0 (state_0)
     LUT4:I0->O            1   0.551   0.000  sp87_F (N8)
     MUXF5:I0->O           1   0.360   0.996  sp87 (sp87)
     LUT4:I1->O            1   0.551   0.801  sp113 (o_OBUF)
     OBUF:I->O                 5.644          o_OBUF (o)
    ----------------------------------------
    Total                     10.965ns (7.826ns logic, 3.139ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               10.026ns (Levels of Logic = 3)
  Source:            onoff (PAD)
  Destination:       o (PAD)

  Data Path: onoff to o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.821   2.209  onoff_IBUF (onoff_IBUF)
     LUT4:I0->O            1   0.551   0.801  sp113 (o_OBUF)
     OBUF:I->O                 5.644          o_OBUF (o)
    ----------------------------------------
    Total                     10.026ns (7.016ns logic, 3.010ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.64 secs
 
--> 

Total memory usage is 208236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

