-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layer4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    corr3_out_V_valid_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_valid_V_empty_n : IN STD_LOGIC;
    corr3_out_V_valid_V_read : OUT STD_LOGIC;
    corr3_out_V_data_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    corr3_out_V_data_V_empty_n : IN STD_LOGIC;
    corr3_out_V_data_V_read : OUT STD_LOGIC;
    corr3_out_V_keep_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    corr3_out_V_keep_V_empty_n : IN STD_LOGIC;
    corr3_out_V_keep_V_read : OUT STD_LOGIC;
    corr3_out_V_user_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_user_V_empty_n : IN STD_LOGIC;
    corr3_out_V_user_V_read : OUT STD_LOGIC;
    corr3_out_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_last_V_empty_n : IN STD_LOGIC;
    corr3_out_V_last_V_read : OUT STD_LOGIC;
    corr3_out_V_id_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_id_V_empty_n : IN STD_LOGIC;
    corr3_out_V_id_V_read : OUT STD_LOGIC;
    corr3_out_V_dest_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr3_out_V_dest_V_empty_n : IN STD_LOGIC;
    corr3_out_V_dest_V_read : OUT STD_LOGIC;
    corr4_out_V_valid_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_valid_V_full_n : IN STD_LOGIC;
    corr4_out_V_valid_V_write : OUT STD_LOGIC;
    corr4_out_V_data_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    corr4_out_V_data_V_full_n : IN STD_LOGIC;
    corr4_out_V_data_V_write : OUT STD_LOGIC;
    corr4_out_V_keep_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    corr4_out_V_keep_V_full_n : IN STD_LOGIC;
    corr4_out_V_keep_V_write : OUT STD_LOGIC;
    corr4_out_V_user_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_user_V_full_n : IN STD_LOGIC;
    corr4_out_V_user_V_write : OUT STD_LOGIC;
    corr4_out_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_last_V_full_n : IN STD_LOGIC;
    corr4_out_V_last_V_write : OUT STD_LOGIC;
    corr4_out_V_id_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_id_V_full_n : IN STD_LOGIC;
    corr4_out_V_id_V_write : OUT STD_LOGIC;
    corr4_out_V_dest_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_dest_V_full_n : IN STD_LOGIC;
    corr4_out_V_dest_V_write : OUT STD_LOGIC );
end;


architecture behav of layer4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_40 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_const_lv13_41 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv12_630 : STD_LOGIC_VECTOR (11 downto 0) := "011000110000";
    constant ap_const_lv12_631 : STD_LOGIC_VECTOR (11 downto 0) := "011000110001";
    constant ap_const_lv12_670 : STD_LOGIC_VECTOR (11 downto 0) := "011001110000";
    constant ap_const_lv12_671 : STD_LOGIC_VECTOR (11 downto 0) := "011001110001";
    constant ap_const_lv11_318 : STD_LOGIC_VECTOR (10 downto 0) := "01100011000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv8_C6 : STD_LOGIC_VECTOR (7 downto 0) := "11000110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_118 : STD_LOGIC_VECTOR (8 downto 0) := "100011000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal biases_layer4_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal biases_layer4_V_ce0 : STD_LOGIC;
    signal biases_layer4_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal weights_layer4_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal weights_layer4_V_ce0 : STD_LOGIC;
    signal weights_layer4_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal corr3_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln585_fu_2113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln604_fu_2247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal corr3_out_V_data_V_blk_n : STD_LOGIC;
    signal corr3_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr3_out_V_user_V_blk_n : STD_LOGIC;
    signal corr3_out_V_last_V_blk_n : STD_LOGIC;
    signal corr3_out_V_id_V_blk_n : STD_LOGIC;
    signal corr3_out_V_dest_V_blk_n : STD_LOGIC;
    signal corr4_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal corr4_out_V_data_V_blk_n : STD_LOGIC;
    signal corr4_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr4_out_V_user_V_blk_n : STD_LOGIC;
    signal corr4_out_V_last_V_blk_n : STD_LOGIC;
    signal corr4_out_V_id_V_blk_n : STD_LOGIC;
    signal corr4_out_V_dest_V_blk_n : STD_LOGIC;
    signal index_input_element2_14_reg_1503 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_reg_1559 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_line_0_reg_1570 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element2_16_reg_1581 : STD_LOGIC_VECTOR (6 downto 0);
    signal row_idx_fu_1685_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal row_idx_reg_2966 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_1697_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_2974 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln563_fu_1711_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln563_reg_2979 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln562_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln570_fu_1715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln570_reg_2984 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln582_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln582_reg_2988 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln601_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln601_reg_2992 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln620_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln620_reg_2996 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln321_fu_1775_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln321_reg_3000 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln601_fu_1779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln601_reg_3006 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_1791_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal current_input_channe_8_fu_1817_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_8_reg_3021 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln572_fu_1823_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln572_reg_3026 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln567_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln638_reg_3032 : STD_LOGIC_VECTOR (0 downto 0);
    signal filter_line_fu_1833_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal filter_line_reg_3039 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln321_83_fu_1902_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_83_reg_3044 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln572_fu_1827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_85_fu_1971_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_85_reg_3049 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_87_fu_1998_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_87_reg_3054 : STD_LOGIC_VECTOR (12 downto 0);
    signal img_channel_valid_V_69_reg_3059 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_70_reg_3064 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_71_reg_3069 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_72_reg_3074 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_50_reg_3079 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_51_reg_3084 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_52_reg_3089 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_53_reg_3094 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_51_reg_3099 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_52_reg_3104 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_53_reg_3109 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_54_reg_3114 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_49_reg_3119 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_50_reg_3124 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_51_reg_3129 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_52_reg_3134 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_51_reg_3139 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_52_reg_3144 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_53_reg_3149 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_54_reg_3154 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_51_reg_3159 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_52_reg_3164 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_53_reg_3169 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_54_reg_3174 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_51_reg_3179 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_52_reg_3184 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_53_reg_3189 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_54_reg_3194 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_fu_2072_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_reg_3202 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln574_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_91_fu_2098_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_91_reg_3212 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_input_element_23_fu_2139_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op249 : STD_LOGIC;
    signal ap_block_state9 : BOOLEAN;
    signal add_ln321_95_fu_2179_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_95_reg_3255 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal img_channel_valid_V_76_reg_3260 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_77_reg_3265 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_78_reg_3270 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_79_reg_3275 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_55_reg_3280 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_56_reg_3285 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_57_reg_3290 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_58_reg_3295 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_56_reg_3300 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_57_reg_3305 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_58_reg_3310 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_59_reg_3315 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_54_reg_3320 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_55_reg_3325 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_56_reg_3330 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_57_reg_3335 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_56_reg_3340 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_57_reg_3345 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_58_reg_3350 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_59_reg_3355 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_56_reg_3360 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_57_reg_3365 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_58_reg_3370 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_59_reg_3375 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_56_reg_3380 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_57_reg_3385 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_58_reg_3390 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_59_reg_3395 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_26_fu_2273_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op367 : STD_LOGIC;
    signal ap_block_state11 : BOOLEAN;
    signal add_ln321_100_fu_2307_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_100_reg_3408 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal add_ln321_102_fu_2330_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_102_reg_3413 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln622_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln622_reg_3418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state13_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal index_input_element_27_fu_2342_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal add_ln321_104_fu_2372_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_104_reg_3432 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_106_fu_2421_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_106_reg_3467 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add_ln321_107_fu_2427_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_107_reg_3472 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_28_fu_2439_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_28_reg_3480 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln631_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_109_fu_2469_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_109_reg_3490 : STD_LOGIC_VECTOR (11 downto 0);
    signal current_filter_fu_2490_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_filter_reg_3528 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal zext_ln646_fu_2496_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln646_reg_3533 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln640_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln162_fu_2500_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln162_reg_3538 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln642_fu_2512_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln642_reg_3543 : STD_LOGIC_VECTOR (10 downto 0);
    signal current_input_channe_9_fu_2522_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_9_reg_3552 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal zext_ln203_55_fu_2528_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_55_reg_3557 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln642_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_33_fu_2544_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_33_reg_3562 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln644_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal subfilter_element_fu_2556_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_element_reg_3576 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln203_35_fu_2597_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_35_reg_3581 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln648_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln648_reg_3591 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state23_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state25_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln648_reg_3591_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln648_fu_2622_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal select_ln653_fu_2640_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln653_reg_3600 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln653_1_fu_2648_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln653_1_reg_3606 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_86_fu_2668_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_86_reg_3612 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln203_36_fu_2690_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_36_reg_3617 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln203_fu_2695_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln203_reg_3622 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_24_fu_2699_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln203_40_fu_2766_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_40_reg_3637 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_input_element_25_fu_2782_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_25_reg_3645 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal out_layer_data_V_add_5_reg_3650 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln657_fu_2776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1265_fu_2814_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1265_reg_3660 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal sext_ln703_fu_2818_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_reg_3665 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_input_element_22_fu_2828_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_22_reg_3673 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal icmp_ln662_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_data_V_add_6_reg_3684 : STD_LOGIC_VECTOR (9 downto 0);
    signal aux_sum_V_fu_2853_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal aux_sum_V_reg_3689 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal add_ln203_fu_2858_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_reg_3695 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_53_reg_3700 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_valid_V_reg_3730 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state13 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state23 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal subfilter_layer_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_layer_V_ce0 : STD_LOGIC;
    signal subfilter_layer_V_we0 : STD_LOGIC;
    signal subfilter_layer_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal subfilter_layer_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal correlate_img_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal correlate_img_ce0 : STD_LOGIC;
    signal correlate_img_we0 : STD_LOGIC;
    signal correlate_img_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_ce0 : STD_LOGIC;
    signal img_channel_valid_V_we0 : STD_LOGIC;
    signal img_channel_valid_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_ce1 : STD_LOGIC;
    signal img_channel_valid_V_we1 : STD_LOGIC;
    signal img_channel_valid_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_ce0 : STD_LOGIC;
    signal img_channel_data_V_we0 : STD_LOGIC;
    signal img_channel_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_ce1 : STD_LOGIC;
    signal img_channel_data_V_we1 : STD_LOGIC;
    signal img_channel_data_V_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_ce0 : STD_LOGIC;
    signal img_channel_keep_V_we0 : STD_LOGIC;
    signal img_channel_keep_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_ce1 : STD_LOGIC;
    signal img_channel_keep_V_we1 : STD_LOGIC;
    signal img_channel_keep_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_ce0 : STD_LOGIC;
    signal img_channel_user_V_we0 : STD_LOGIC;
    signal img_channel_user_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_ce1 : STD_LOGIC;
    signal img_channel_user_V_we1 : STD_LOGIC;
    signal img_channel_user_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_ce0 : STD_LOGIC;
    signal img_channel_last_V_we0 : STD_LOGIC;
    signal img_channel_last_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_ce1 : STD_LOGIC;
    signal img_channel_last_V_we1 : STD_LOGIC;
    signal img_channel_last_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_ce0 : STD_LOGIC;
    signal img_channel_id_V_we0 : STD_LOGIC;
    signal img_channel_id_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_ce1 : STD_LOGIC;
    signal img_channel_id_V_we1 : STD_LOGIC;
    signal img_channel_id_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_ce0 : STD_LOGIC;
    signal img_channel_dest_V_we0 : STD_LOGIC;
    signal img_channel_dest_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_ce1 : STD_LOGIC;
    signal img_channel_dest_V_we1 : STD_LOGIC;
    signal img_channel_dest_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal channel_from_prev_ou_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal channel_from_prev_ou_ce0 : STD_LOGIC;
    signal channel_from_prev_ou_we0 : STD_LOGIC;
    signal channel_from_prev_ou_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_valid_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_layer_valid_V_ce0 : STD_LOGIC;
    signal out_layer_data_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_layer_data_V_ce0 : STD_LOGIC;
    signal out_layer_data_V_we0 : STD_LOGIC;
    signal out_layer_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_CORRELATE_1_fu_1614_ap_start : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_ap_done : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_ap_idle : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_ap_ready : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_prev_output_channel_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_CORRELATE_1_fu_1614_prev_output_channel_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_filter_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_CORRELATE_1_fu_1614_filter_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_correlate_img_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CORRELATE_1_fu_1614_correlate_img_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_correlate_img_V_we0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_correlate_img_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_idx_0_reg_1413 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_0_reg_1425 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln563_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln559_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_reg_1436 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_channe_reg_1447 : STD_LOGIC_VECTOR (3 downto 0);
    signal filter_line_0_reg_1459 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element_s_reg_1470 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal index_input_element1_reg_1481 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element2_reg_1492 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element2_15_reg_1514 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal current_filter_0_reg_1525 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_13_reg_1536 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_element_0_reg_1547 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_phi_mux_input_line_0_phi_fu_1574_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal index_input_element2_17_reg_1592 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal index_input_element2_18_reg_1603 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op714 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1614_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal zext_ln203_54_fu_1806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_132_fu_2021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_131_fu_2004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_133_fu_2038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_134_fu_2055_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_136_fu_2087_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_137_fu_2103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_141_fu_2128_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_146_fu_2202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_145_fu_2185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_147_fu_2219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_148_fu_2236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_150_fu_2262_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_156_fu_2361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln321_157_fu_2377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_163_fu_2458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_164_fu_2474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_59_fu_2602_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln646_1_fu_2606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_66_fu_2761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_67_fu_2772_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1265_6_fu_2802_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln659_fu_2788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln162_5_fu_2843_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_139_fu_2884_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln703_fu_2807_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1621_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_78_fu_1703_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln620_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1745_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_77_fu_1757_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln321_fu_1753_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_125_fu_1765_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln321_fu_1769_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_fu_1797_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_32_fu_1801_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_80_fu_1839_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_81_fu_1851_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln321_126_fu_1847_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_127_fu_1859_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln321_7_fu_1863_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln321_16_fu_1869_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln321_fu_1873_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_fu_1878_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_51_fu_1890_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_17_fu_1898_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_cast_fu_1882_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_82_fu_1908_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_83_fu_1920_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln321_128_fu_1916_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_129_fu_1928_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln321_8_fu_1932_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln321_18_fu_1938_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln321_84_fu_1942_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_6_fu_1947_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_52_fu_1959_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_19_fu_1967_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl33_cast_fu_1951_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_130_fu_1977_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_86_fu_1981_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_fu_1986_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_7_fu_1992_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln321_fu_2015_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_88_fu_2032_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_89_fu_2049_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_135_fu_2078_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_90_fu_2082_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_140_fu_2119_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_93_fu_2123_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_88_fu_2145_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_89_fu_2157_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_143_fu_2165_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_142_fu_2153_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_94_fu_2169_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_144_fu_2175_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_96_fu_2196_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_97_fu_2213_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_98_fu_2230_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_149_fu_2253_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_99_fu_2257_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_90_fu_2283_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_91_fu_2295_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_152_fu_2291_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_153_fu_2303_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_151_fu_2279_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_101_fu_2313_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_8_fu_2318_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_9_fu_2324_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_155_fu_2352_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_103_fu_2356_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_154_fu_2348_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_92_fu_2387_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_93_fu_2399_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_159_fu_2407_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_158_fu_2395_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_105_fu_2411_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_160_fu_2417_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_162_fu_2449_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_108_fu_2453_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_161_fu_2445_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_79_fu_2504_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_84_fu_2532_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_56_fu_2540_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_57_fu_2562_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_34_fu_2566_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_2579_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl37_cast_fu_2571_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_58_fu_2587_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_fu_2591_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln650_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_line_fu_2628_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_85_fu_2656_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_60_fu_2664_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_62_fu_2676_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln203_4_fu_2680_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln203_8_fu_2686_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_2715_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln203_9_fu_2722_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl39_cast_fu_2708_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_87_fu_2732_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_61_fu_2705_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_63_fu_2739_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_37_fu_2726_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln203_65_fu_2752_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_39_fu_2755_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_38_fu_2743_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_64_fu_2749_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1265_fu_2793_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1265_fu_2797_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1265_fu_2814_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln703_fu_2818_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln162_4_fu_2834_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln162_fu_2838_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln703_fu_2849_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_138_fu_2871_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln321_92_fu_2874_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_20_fu_2880_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln7_fu_2898_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln_fu_2908_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_fu_2904_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_fu_2893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_fu_2922_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_fu_2929_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_2916_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln728_fu_2937_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1192_fu_2941_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_fu_2945_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component CORRELATE_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        prev_output_channel_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        prev_output_channel_V_ce0 : OUT STD_LOGIC;
        prev_output_channel_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        filter_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        filter_V_ce0 : OUT STD_LOGIC;
        filter_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        correlate_img_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        correlate_img_V_ce0 : OUT STD_LOGIC;
        correlate_img_V_we0 : OUT STD_LOGIC;
        correlate_img_V_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer4_biases_layRg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component layer4_weights_laShg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component layer3_subfilter_Ffa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer1_correlate_fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_img_channeHfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer3_img_channeIfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_img_channeJfO IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component layer2_channel_fryd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer2_out_layer_zec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer2_out_layer_Aem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    biases_layer4_V_U : component layer4_biases_layRg6
    generic map (
        DataWidth => 4,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => biases_layer4_V_address0,
        ce0 => biases_layer4_V_ce0,
        q0 => biases_layer4_V_q0);

    weights_layer4_V_U : component layer4_weights_laShg
    generic map (
        DataWidth => 6,
        AddressRange => 1296,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights_layer4_V_address0,
        ce0 => weights_layer4_V_ce0,
        q0 => weights_layer4_V_q0);

    subfilter_layer_V_U : component layer3_subfilter_Ffa
    generic map (
        DataWidth => 12,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => subfilter_layer_V_address0,
        ce0 => subfilter_layer_V_ce0,
        we0 => subfilter_layer_V_we0,
        d0 => subfilter_layer_V_d0,
        q0 => subfilter_layer_V_q0);

    correlate_img_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => correlate_img_address0,
        ce0 => correlate_img_ce0,
        we0 => correlate_img_we0,
        d0 => grp_CORRELATE_1_fu_1614_correlate_img_V_d0,
        q0 => correlate_img_q0);

    img_channel_valid_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_valid_V_address0,
        ce0 => img_channel_valid_V_ce0,
        we0 => img_channel_valid_V_we0,
        d0 => img_channel_valid_V_d0,
        q0 => img_channel_valid_V_q0,
        address1 => img_channel_valid_V_address1,
        ce1 => img_channel_valid_V_ce1,
        we1 => img_channel_valid_V_we1,
        d1 => img_channel_valid_V_d1,
        q1 => img_channel_valid_V_q1);

    img_channel_data_V_U : component layer3_img_channeIfE
    generic map (
        DataWidth => 12,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_data_V_address0,
        ce0 => img_channel_data_V_ce0,
        we0 => img_channel_data_V_we0,
        d0 => img_channel_data_V_d0,
        q0 => img_channel_data_V_q0,
        address1 => img_channel_data_V_address1,
        ce1 => img_channel_data_V_ce1,
        we1 => img_channel_data_V_we1,
        d1 => img_channel_data_V_d1,
        q1 => img_channel_data_V_q1);

    img_channel_keep_V_U : component layer3_img_channeJfO
    generic map (
        DataWidth => 4,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_keep_V_address0,
        ce0 => img_channel_keep_V_ce0,
        we0 => img_channel_keep_V_we0,
        d0 => img_channel_keep_V_d0,
        q0 => img_channel_keep_V_q0,
        address1 => img_channel_keep_V_address1,
        ce1 => img_channel_keep_V_ce1,
        we1 => img_channel_keep_V_we1,
        d1 => img_channel_keep_V_d1,
        q1 => img_channel_keep_V_q1);

    img_channel_user_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_user_V_address0,
        ce0 => img_channel_user_V_ce0,
        we0 => img_channel_user_V_we0,
        d0 => img_channel_user_V_d0,
        q0 => img_channel_user_V_q0,
        address1 => img_channel_user_V_address1,
        ce1 => img_channel_user_V_ce1,
        we1 => img_channel_user_V_we1,
        d1 => img_channel_user_V_d1,
        q1 => img_channel_user_V_q1);

    img_channel_last_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_last_V_address0,
        ce0 => img_channel_last_V_ce0,
        we0 => img_channel_last_V_we0,
        d0 => img_channel_last_V_d0,
        q0 => img_channel_last_V_q0,
        address1 => img_channel_last_V_address1,
        ce1 => img_channel_last_V_ce1,
        we1 => img_channel_last_V_we1,
        d1 => img_channel_last_V_d1,
        q1 => img_channel_last_V_q1);

    img_channel_id_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_id_V_address0,
        ce0 => img_channel_id_V_ce0,
        we0 => img_channel_id_V_we0,
        d0 => img_channel_id_V_d0,
        q0 => img_channel_id_V_q0,
        address1 => img_channel_id_V_address1,
        ce1 => img_channel_id_V_ce1,
        we1 => img_channel_id_V_we1,
        d1 => img_channel_id_V_d1,
        q1 => img_channel_id_V_q1);

    img_channel_dest_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_dest_V_address0,
        ce0 => img_channel_dest_V_ce0,
        we0 => img_channel_dest_V_we0,
        d0 => img_channel_dest_V_d0,
        q0 => img_channel_dest_V_q0,
        address1 => img_channel_dest_V_address1,
        ce1 => img_channel_dest_V_ce1,
        we1 => img_channel_dest_V_we1,
        d1 => img_channel_dest_V_d1,
        q1 => img_channel_dest_V_q1);

    channel_from_prev_ou_U : component layer2_channel_fryd2
    generic map (
        DataWidth => 12,
        AddressRange => 5508,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => channel_from_prev_ou_address0,
        ce0 => channel_from_prev_ou_ce0,
        we0 => channel_from_prev_ou_we0,
        d0 => img_channel_data_V_q0,
        q0 => channel_from_prev_ou_q0);

    out_layer_valid_V_U : component layer2_out_layer_zec
    generic map (
        DataWidth => 1,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_valid_V_address0,
        ce0 => out_layer_valid_V_ce0,
        q0 => out_layer_valid_V_q0);

    out_layer_data_V_U : component layer2_out_layer_Aem
    generic map (
        DataWidth => 12,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_data_V_address0,
        ce0 => out_layer_data_V_ce0,
        we0 => out_layer_data_V_we0,
        d0 => out_layer_data_V_d0,
        q0 => out_layer_data_V_q0);

    grp_CORRELATE_1_fu_1614 : component CORRELATE_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CORRELATE_1_fu_1614_ap_start,
        ap_done => grp_CORRELATE_1_fu_1614_ap_done,
        ap_idle => grp_CORRELATE_1_fu_1614_ap_idle,
        ap_ready => grp_CORRELATE_1_fu_1614_ap_ready,
        prev_output_channel_V_address0 => grp_CORRELATE_1_fu_1614_prev_output_channel_V_address0,
        prev_output_channel_V_ce0 => grp_CORRELATE_1_fu_1614_prev_output_channel_V_ce0,
        prev_output_channel_V_q0 => channel_from_prev_ou_q0,
        filter_V_address0 => grp_CORRELATE_1_fu_1614_filter_V_address0,
        filter_V_ce0 => grp_CORRELATE_1_fu_1614_filter_V_ce0,
        filter_V_q0 => subfilter_layer_V_q0,
        correlate_img_V_address0 => grp_CORRELATE_1_fu_1614_correlate_img_V_address0,
        correlate_img_V_ce0 => grp_CORRELATE_1_fu_1614_correlate_img_V_ce0,
        correlate_img_V_we0 => grp_CORRELATE_1_fu_1614_correlate_img_V_we0,
        correlate_img_V_d0 => grp_CORRELATE_1_fu_1614_correlate_img_V_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln559_fu_1679_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = and_ln620_reg_2996) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state13))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state13);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_lv1_1 = and_ln620_reg_2996) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state23) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln644_fu_2550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state23)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state23);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif (((icmp_ln644_fu_2550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_CORRELATE_1_fu_1614_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CORRELATE_1_fu_1614_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_CORRELATE_1_fu_1614_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CORRELATE_1_fu_1614_ap_ready = ap_const_logic_1)) then 
                    grp_CORRELATE_1_fu_1614_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    current_filter_0_reg_1525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln567_fu_1811_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (grp_fu_1631_p2 = ap_const_lv1_0))) then 
                current_filter_0_reg_1525 <= ap_const_lv4_0;
            elsif (((icmp_ln662_fu_2822_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                current_filter_0_reg_1525 <= current_filter_reg_3528;
            end if; 
        end if;
    end process;

    current_input_channe_13_reg_1536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln657_fu_2776_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
                current_input_channe_13_reg_1536 <= current_input_channe_9_reg_3552;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln640_fu_2484_p2 = ap_const_lv1_0) and (icmp_ln638_reg_3032 = ap_const_lv1_0))) then 
                current_input_channe_13_reg_1536 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    current_input_channe_reg_1447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln562_fu_1691_p2 = ap_const_lv1_1))) then 
                current_input_channe_reg_1447 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and ((icmp_ln631_fu_2433_p2 = ap_const_lv1_1) or (icmp_ln601_reg_2992 = ap_const_lv1_0)))) then 
                current_input_channe_reg_1447 <= current_input_channe_8_reg_3021;
            end if; 
        end if;
    end process;

    filter_line_0_reg_1459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln574_fu_2066_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                filter_line_0_reg_1459 <= filter_line_reg_3039;
            elsif (((icmp_ln570_reg_2984 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln567_fu_1811_p2 = ap_const_lv1_0))) then 
                filter_line_0_reg_1459 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i_0_reg_1425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln559_fu_1679_p2 = ap_const_lv1_0))) then 
                i_0_reg_1425 <= ap_const_lv4_0;
            elsif (((icmp_ln563_fu_1785_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_0_reg_1425 <= i_reg_2974;
            end if; 
        end if;
    end process;

    index_input_element1_reg_1481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln582_reg_2988 = ap_const_lv1_1) and (icmp_ln570_reg_2984 = ap_const_lv1_0)) or ((icmp_ln572_fu_1827_p2 = ap_const_lv1_1) and (icmp_ln582_reg_2988 = ap_const_lv1_1))))) then 
                index_input_element1_reg_1481 <= ap_const_lv7_1;
            elsif ((not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
                index_input_element1_reg_1481 <= index_input_element_23_fu_2139_p2;
            end if; 
        end if;
    end process;

    index_input_element2_14_reg_1503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln620_reg_2996) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                index_input_element2_14_reg_1503 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_fu_2336_p2 = ap_const_lv1_0))) then 
                index_input_element2_14_reg_1503 <= index_input_element_27_fu_2342_p2;
            end if; 
        end if;
    end process;

    index_input_element2_15_reg_1514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln601_reg_2992 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                index_input_element2_15_reg_1514 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                index_input_element2_15_reg_1514 <= index_input_element_28_reg_3480;
            end if; 
        end if;
    end process;

    index_input_element2_16_reg_1581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln644_fu_2550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                index_input_element2_16_reg_1581 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln648_fu_2616_p2 = ap_const_lv1_0))) then 
                index_input_element2_16_reg_1581 <= index_input_element_24_fu_2699_p2;
            end if; 
        end if;
    end process;

    index_input_element2_17_reg_1592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                index_input_element2_17_reg_1592 <= index_input_element_25_reg_3645;
            elsif (((grp_CORRELATE_1_fu_1614_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                index_input_element2_17_reg_1592 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    index_input_element2_18_reg_1603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                index_input_element2_18_reg_1603 <= ap_const_lv7_0;
            elsif (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                index_input_element2_18_reg_1603 <= index_input_element_22_reg_3673;
            end if; 
        end if;
    end process;

    index_input_element2_reg_1492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (or_ln601_reg_3006 = ap_const_lv1_0))) then 
                index_input_element2_reg_1492 <= ap_const_lv7_1;
            elsif ((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
                index_input_element2_reg_1492 <= index_input_element_26_fu_2273_p2;
            end if; 
        end if;
    end process;

    index_input_element_s_reg_1470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln570_reg_2984 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln572_fu_1827_p2 = ap_const_lv1_0))) then 
                index_input_element_s_reg_1470 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                index_input_element_s_reg_1470 <= index_input_element_reg_3202;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln644_fu_2550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                indvar_flatten_reg_1559 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln648_fu_2616_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_1559 <= add_ln648_fu_2622_p2;
            end if; 
        end if;
    end process;

    input_line_0_reg_1570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln644_fu_2550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                input_line_0_reg_1570 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln648_reg_3591 = ap_const_lv1_0))) then 
                input_line_0_reg_1570 <= select_ln653_1_reg_3606;
            end if; 
        end if;
    end process;

    j_0_reg_1436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln562_fu_1691_p2 = ap_const_lv1_0))) then 
                j_0_reg_1436 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln563_fu_1785_p2 = ap_const_lv1_0))) then 
                j_0_reg_1436 <= j_fu_1791_p2;
            end if; 
        end if;
    end process;

    row_idx_0_reg_1413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_idx_0_reg_1413 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln640_fu_2484_p2 = ap_const_lv1_1) or (icmp_ln638_reg_3032 = ap_const_lv1_1)))) then 
                row_idx_0_reg_1413 <= row_idx_reg_2966;
            end if; 
        end if;
    end process;

    subfilter_element_0_reg_1547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln642_fu_2516_p2 = ap_const_lv1_0))) then 
                subfilter_element_0_reg_1547 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                subfilter_element_0_reg_1547 <= subfilter_element_reg_3576;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln642_fu_2516_p2 = ap_const_lv1_0))) then
                add_ln203_33_reg_3562 <= add_ln203_33_fu_2544_p2;
                    zext_ln203_55_reg_3557(3 downto 0) <= zext_ln203_55_fu_2528_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln644_fu_2550_p2 = ap_const_lv1_0))) then
                add_ln203_35_reg_3581 <= add_ln203_35_fu_2597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln648_fu_2616_p2 = ap_const_lv1_0))) then
                add_ln203_36_reg_3617 <= add_ln203_36_fu_2690_p2;
                select_ln653_reg_3600 <= select_ln653_fu_2640_p3;
                    tmp_86_reg_3612(3 downto 2) <= tmp_86_fu_2668_p3(3 downto 2);
                trunc_ln203_reg_3622 <= trunc_ln203_fu_2695_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln648_reg_3591 = ap_const_lv1_0))) then
                add_ln203_40_reg_3637 <= add_ln203_40_fu_2766_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                add_ln203_reg_3695 <= add_ln203_fu_2858_p2;
                aux_sum_V_reg_3689 <= aux_sum_V_fu_2853_p2;
                tmp_53_reg_3700 <= aux_sum_V_fu_2853_p2(11 downto 11);
                tmp_valid_V_reg_3730 <= out_layer_valid_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln620_reg_2996) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    add_ln321_100_reg_3408(10 downto 1) <= add_ln321_100_fu_2307_p2(10 downto 1);
                    add_ln321_102_reg_3413(12 downto 1) <= add_ln321_102_fu_2330_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_fu_2336_p2 = ap_const_lv1_0))) then
                add_ln321_104_reg_3432 <= add_ln321_104_fu_2372_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln601_reg_2992 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    add_ln321_106_reg_3467(10 downto 1) <= add_ln321_106_fu_2421_p2(10 downto 1);
                    add_ln321_107_reg_3472(11 downto 1) <= add_ln321_107_fu_2427_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln601_reg_2992 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln631_fu_2433_p2 = ap_const_lv1_0))) then
                add_ln321_109_reg_3490 <= add_ln321_109_fu_2469_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln570_reg_2984 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln572_fu_1827_p2 = ap_const_lv1_0))) then
                    add_ln321_83_reg_3044(12 downto 1) <= add_ln321_83_fu_1902_p2(12 downto 1);
                    add_ln321_85_reg_3049(12 downto 1) <= add_ln321_85_fu_1971_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln582_reg_2988 = ap_const_lv1_1) and (icmp_ln570_reg_2984 = ap_const_lv1_0)) or ((icmp_ln572_fu_1827_p2 = ap_const_lv1_1) and (icmp_ln582_reg_2988 = ap_const_lv1_1))))) then
                    add_ln321_87_reg_3054(12 downto 1) <= add_ln321_87_fu_1998_p2(12 downto 1);
                    img_channel_data_V_a_50_reg_3079(11 downto 1) <= zext_ln321_132_fu_2021_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_51_reg_3084(11 downto 1) <= zext_ln321_131_fu_2004_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_52_reg_3089(11 downto 1) <= zext_ln321_133_fu_2038_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_53_reg_3094(11 downto 1) <= zext_ln321_134_fu_2055_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_51_reg_3179(11 downto 1) <= zext_ln321_132_fu_2021_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_52_reg_3184(11 downto 1) <= zext_ln321_131_fu_2004_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_53_reg_3189(11 downto 1) <= zext_ln321_133_fu_2038_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_54_reg_3194(11 downto 1) <= zext_ln321_134_fu_2055_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_51_reg_3159(11 downto 1) <= zext_ln321_132_fu_2021_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_52_reg_3164(11 downto 1) <= zext_ln321_131_fu_2004_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_53_reg_3169(11 downto 1) <= zext_ln321_133_fu_2038_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_54_reg_3174(11 downto 1) <= zext_ln321_134_fu_2055_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_51_reg_3099(11 downto 1) <= zext_ln321_132_fu_2021_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_52_reg_3104(11 downto 1) <= zext_ln321_131_fu_2004_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_53_reg_3109(11 downto 1) <= zext_ln321_133_fu_2038_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_54_reg_3114(11 downto 1) <= zext_ln321_134_fu_2055_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_51_reg_3139(11 downto 1) <= zext_ln321_132_fu_2021_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_52_reg_3144(11 downto 1) <= zext_ln321_131_fu_2004_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_53_reg_3149(11 downto 1) <= zext_ln321_133_fu_2038_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_54_reg_3154(11 downto 1) <= zext_ln321_134_fu_2055_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_49_reg_3119(11 downto 1) <= zext_ln321_132_fu_2021_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_50_reg_3124(11 downto 1) <= zext_ln321_131_fu_2004_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_51_reg_3129(11 downto 1) <= zext_ln321_133_fu_2038_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_52_reg_3134(11 downto 1) <= zext_ln321_134_fu_2055_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_69_reg_3059(11 downto 1) <= zext_ln321_132_fu_2021_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_70_reg_3064(11 downto 1) <= zext_ln321_131_fu_2004_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_71_reg_3069(11 downto 1) <= zext_ln321_133_fu_2038_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_72_reg_3074(11 downto 1) <= zext_ln321_134_fu_2055_p1(12 - 1 downto 0)(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln574_fu_2066_p2 = ap_const_lv1_0))) then
                add_ln321_91_reg_3212 <= add_ln321_91_fu_2098_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (or_ln601_reg_3006 = ap_const_lv1_0))) then
                    add_ln321_95_reg_3255(11 downto 1) <= add_ln321_95_fu_2179_p2(11 downto 1);
                    img_channel_data_V_a_55_reg_3280(11 downto 1) <= zext_ln321_146_fu_2202_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_56_reg_3285(11 downto 1) <= zext_ln321_145_fu_2185_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_57_reg_3290(11 downto 1) <= zext_ln321_147_fu_2219_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_58_reg_3295(11 downto 1) <= zext_ln321_148_fu_2236_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_56_reg_3380(11 downto 1) <= zext_ln321_146_fu_2202_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_57_reg_3385(11 downto 1) <= zext_ln321_145_fu_2185_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_58_reg_3390(11 downto 1) <= zext_ln321_147_fu_2219_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_59_reg_3395(11 downto 1) <= zext_ln321_148_fu_2236_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_56_reg_3360(11 downto 1) <= zext_ln321_146_fu_2202_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_57_reg_3365(11 downto 1) <= zext_ln321_145_fu_2185_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_58_reg_3370(11 downto 1) <= zext_ln321_147_fu_2219_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_59_reg_3375(11 downto 1) <= zext_ln321_148_fu_2236_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_56_reg_3300(11 downto 1) <= zext_ln321_146_fu_2202_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_57_reg_3305(11 downto 1) <= zext_ln321_145_fu_2185_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_58_reg_3310(11 downto 1) <= zext_ln321_147_fu_2219_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_59_reg_3315(11 downto 1) <= zext_ln321_148_fu_2236_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_56_reg_3340(11 downto 1) <= zext_ln321_146_fu_2202_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_57_reg_3345(11 downto 1) <= zext_ln321_145_fu_2185_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_58_reg_3350(11 downto 1) <= zext_ln321_147_fu_2219_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_59_reg_3355(11 downto 1) <= zext_ln321_148_fu_2236_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_54_reg_3320(11 downto 1) <= zext_ln321_146_fu_2202_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_55_reg_3325(11 downto 1) <= zext_ln321_145_fu_2185_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_56_reg_3330(11 downto 1) <= zext_ln321_147_fu_2219_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_57_reg_3335(11 downto 1) <= zext_ln321_148_fu_2236_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_76_reg_3260(11 downto 1) <= zext_ln321_146_fu_2202_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_77_reg_3265(11 downto 1) <= zext_ln321_145_fu_2185_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_78_reg_3270(11 downto 1) <= zext_ln321_147_fu_2219_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_79_reg_3275(11 downto 1) <= zext_ln321_148_fu_2236_p1(12 - 1 downto 0)(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln562_fu_1691_p2 = ap_const_lv1_1))) then
                and_ln620_reg_2996 <= and_ln620_fu_1739_p2;
                icmp_ln570_reg_2984 <= icmp_ln570_fu_1715_p2;
                icmp_ln582_reg_2988 <= icmp_ln582_fu_1721_p2;
                icmp_ln601_reg_2992 <= icmp_ln601_fu_1727_p2;
                or_ln601_reg_3006 <= or_ln601_fu_1779_p2;
                    sext_ln321_reg_3000(12 downto 2) <= sext_ln321_fu_1775_p1(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln638_reg_3032 = ap_const_lv1_0))) then
                current_filter_reg_3528 <= current_filter_fu_2490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                current_input_channe_8_reg_3021 <= current_input_channe_8_fu_1817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                current_input_channe_9_reg_3552 <= current_input_channe_9_fu_2522_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln570_reg_2984 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                filter_line_reg_3039 <= filter_line_fu_1833_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_reg_2974 <= i_fu_1697_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln622_reg_3418 <= icmp_ln622_fu_2336_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln567_fu_1811_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln638_reg_3032 <= grp_fu_1631_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln648_reg_3591 <= icmp_ln648_fu_2616_p2;
                icmp_ln648_reg_3591_pp1_iter1_reg <= icmp_ln648_reg_3591;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                index_input_element_22_reg_3673 <= index_input_element_22_fu_2828_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                index_input_element_25_reg_3645 <= index_input_element_25_fu_2782_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln601_reg_2992 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                index_input_element_28_reg_3480 <= index_input_element_28_fu_2439_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                index_input_element_reg_3202 <= index_input_element_fu_2072_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln657_fu_2776_p2 = ap_const_lv1_0))) then
                out_layer_data_V_add_5_reg_3650 <= zext_ln1265_6_fu_2802_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln662_fu_2822_p2 = ap_const_lv1_0))) then
                out_layer_data_V_add_6_reg_3684 <= zext_ln162_5_fu_2843_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                row_idx_reg_2966 <= row_idx_fu_1685_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln648_fu_2616_p2 = ap_const_lv1_0))) then
                select_ln653_1_reg_3606 <= select_ln653_1_fu_2648_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                sext_ln1265_reg_3660 <= sext_ln1265_fu_2814_p1;
                sext_ln703_reg_3665 <= sext_ln703_fu_2818_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                subfilter_element_reg_3576 <= subfilter_element_fu_2556_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln640_fu_2484_p2 = ap_const_lv1_0) and (icmp_ln638_reg_3032 = ap_const_lv1_0))) then
                    zext_ln162_reg_3538(3 downto 0) <= zext_ln162_fu_2500_p1(3 downto 0);
                    zext_ln642_reg_3543(9 downto 6) <= zext_ln642_fu_2512_p1(9 downto 6);
                    zext_ln646_reg_3533(3 downto 0) <= zext_ln646_fu_2496_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln562_fu_1691_p2 = ap_const_lv1_0))) then
                    zext_ln563_reg_2979(9 downto 6) <= zext_ln563_fu_1711_p1(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln570_reg_2984 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln567_fu_1811_p2 = ap_const_lv1_0))) then
                    zext_ln572_reg_3026(3 downto 0) <= zext_ln572_fu_1823_p1(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln563_reg_2979(5 downto 0) <= "000000";
    zext_ln563_reg_2979(10) <= '0';
    sext_ln321_reg_3000(1 downto 0) <= "00";
    zext_ln572_reg_3026(7 downto 4) <= "0000";
    add_ln321_83_reg_3044(0) <= '0';
    add_ln321_85_reg_3049(0) <= '0';
    add_ln321_87_reg_3054(0) <= '0';
    img_channel_valid_V_69_reg_3059(0) <= '1';
    img_channel_valid_V_70_reg_3064(0) <= '0';
    img_channel_valid_V_71_reg_3069(0) <= '0';
    img_channel_valid_V_72_reg_3074(0) <= '1';
    img_channel_data_V_a_50_reg_3079(0) <= '1';
    img_channel_data_V_a_51_reg_3084(0) <= '0';
    img_channel_data_V_a_52_reg_3089(0) <= '0';
    img_channel_data_V_a_53_reg_3094(0) <= '1';
    img_channel_keep_V_a_51_reg_3099(0) <= '1';
    img_channel_keep_V_a_52_reg_3104(0) <= '0';
    img_channel_keep_V_a_53_reg_3109(0) <= '0';
    img_channel_keep_V_a_54_reg_3114(0) <= '1';
    img_channel_user_V_a_49_reg_3119(0) <= '1';
    img_channel_user_V_a_50_reg_3124(0) <= '0';
    img_channel_user_V_a_51_reg_3129(0) <= '0';
    img_channel_user_V_a_52_reg_3134(0) <= '1';
    img_channel_last_V_a_51_reg_3139(0) <= '1';
    img_channel_last_V_a_52_reg_3144(0) <= '0';
    img_channel_last_V_a_53_reg_3149(0) <= '0';
    img_channel_last_V_a_54_reg_3154(0) <= '1';
    img_channel_id_V_add_51_reg_3159(0) <= '1';
    img_channel_id_V_add_52_reg_3164(0) <= '0';
    img_channel_id_V_add_53_reg_3169(0) <= '0';
    img_channel_id_V_add_54_reg_3174(0) <= '1';
    img_channel_dest_V_a_51_reg_3179(0) <= '1';
    img_channel_dest_V_a_52_reg_3184(0) <= '0';
    img_channel_dest_V_a_53_reg_3189(0) <= '0';
    img_channel_dest_V_a_54_reg_3194(0) <= '1';
    add_ln321_95_reg_3255(0) <= '0';
    img_channel_valid_V_76_reg_3260(0) <= '1';
    img_channel_valid_V_77_reg_3265(0) <= '0';
    img_channel_valid_V_78_reg_3270(0) <= '0';
    img_channel_valid_V_79_reg_3275(0) <= '1';
    img_channel_data_V_a_55_reg_3280(0) <= '1';
    img_channel_data_V_a_56_reg_3285(0) <= '0';
    img_channel_data_V_a_57_reg_3290(0) <= '0';
    img_channel_data_V_a_58_reg_3295(0) <= '1';
    img_channel_keep_V_a_56_reg_3300(0) <= '1';
    img_channel_keep_V_a_57_reg_3305(0) <= '0';
    img_channel_keep_V_a_58_reg_3310(0) <= '0';
    img_channel_keep_V_a_59_reg_3315(0) <= '1';
    img_channel_user_V_a_54_reg_3320(0) <= '1';
    img_channel_user_V_a_55_reg_3325(0) <= '0';
    img_channel_user_V_a_56_reg_3330(0) <= '0';
    img_channel_user_V_a_57_reg_3335(0) <= '1';
    img_channel_last_V_a_56_reg_3340(0) <= '1';
    img_channel_last_V_a_57_reg_3345(0) <= '0';
    img_channel_last_V_a_58_reg_3350(0) <= '0';
    img_channel_last_V_a_59_reg_3355(0) <= '1';
    img_channel_id_V_add_56_reg_3360(0) <= '1';
    img_channel_id_V_add_57_reg_3365(0) <= '0';
    img_channel_id_V_add_58_reg_3370(0) <= '0';
    img_channel_id_V_add_59_reg_3375(0) <= '1';
    img_channel_dest_V_a_56_reg_3380(0) <= '1';
    img_channel_dest_V_a_57_reg_3385(0) <= '0';
    img_channel_dest_V_a_58_reg_3390(0) <= '0';
    img_channel_dest_V_a_59_reg_3395(0) <= '1';
    add_ln321_100_reg_3408(0) <= '0';
    add_ln321_102_reg_3413(0) <= '0';
    add_ln321_106_reg_3467(0) <= '0';
    add_ln321_107_reg_3472(0) <= '0';
    zext_ln646_reg_3533(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln162_reg_3538(11 downto 4) <= "00000000";
    zext_ln642_reg_3543(5 downto 0) <= "000000";
    zext_ln642_reg_3543(10) <= '0';
    zext_ln203_55_reg_3557(7 downto 4) <= "0000";
    tmp_86_reg_3612(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state33, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln562_fu_1691_p2, icmp_ln570_reg_2984, icmp_ln582_reg_2988, icmp_ln601_reg_2992, and_ln620_reg_2996, or_ln601_reg_3006, ap_CS_fsm_state4, ap_CS_fsm_state5, icmp_ln567_fu_1811_p2, icmp_ln638_reg_3032, ap_CS_fsm_state6, icmp_ln572_fu_1827_p2, ap_CS_fsm_state7, icmp_ln574_fu_2066_p2, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, icmp_ln622_fu_2336_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, icmp_ln631_fu_2433_p2, ap_CS_fsm_state18, icmp_ln640_fu_2484_p2, ap_CS_fsm_state19, icmp_ln642_fu_2516_p2, icmp_ln644_fu_2550_p2, ap_CS_fsm_state20, icmp_ln648_fu_2616_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state28, icmp_ln657_fu_2776_p2, ap_CS_fsm_state31, icmp_ln662_fu_2822_p2, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, grp_CORRELATE_1_fu_1614_ap_done, icmp_ln563_fu_1785_p2, icmp_ln559_fu_1679_p2, ap_CS_fsm_state27, io_acc_block_signal_op714)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln559_fu_1679_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln562_fu_1691_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln563_fu_1785_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln567_fu_1811_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln582_reg_2988 = ap_const_lv1_1) and (icmp_ln570_reg_2984 = ap_const_lv1_0)) or ((icmp_ln572_fu_1827_p2 = ap_const_lv1_1) and (icmp_ln582_reg_2988 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln582_reg_2988 = ap_const_lv1_0) and (icmp_ln570_reg_2984 = ap_const_lv1_0)) or ((icmp_ln572_fu_1827_p2 = ap_const_lv1_1) and (icmp_ln582_reg_2988 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln574_fu_2066_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state9 => 
                if ((not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif ((not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (or_ln601_reg_3006 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif ((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_lv1_1 = and_ln620_reg_2996) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln622_fu_2336_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln622_fu_2336_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and ((icmp_ln631_fu_2433_p2 = ap_const_lv1_1) or (icmp_ln601_reg_2992 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln640_fu_2484_p2 = ap_const_lv1_1) or (icmp_ln638_reg_3032 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln642_fu_2516_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state20 => 
                if (((icmp_ln644_fu_2550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln648_fu_2616_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln648_fu_2616_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_CORRELATE_1_fu_1614_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if (((icmp_ln657_fu_2776_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((icmp_ln662_fu_2822_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1265_fu_2797_p2 <= std_logic_vector(unsigned(zext_ln642_reg_3543) + unsigned(zext_ln1265_fu_2793_p1));
    add_ln162_fu_2838_p2 <= std_logic_vector(unsigned(zext_ln162_4_fu_2834_p1) + unsigned(zext_ln642_reg_3543));
    add_ln203_32_fu_1801_p2 <= std_logic_vector(unsigned(zext_ln563_reg_2979) + unsigned(zext_ln203_fu_1797_p1));
    add_ln203_33_fu_2544_p2 <= std_logic_vector(unsigned(zext_ln203_55_fu_2528_p1) + unsigned(zext_ln203_56_fu_2540_p1));
    add_ln203_34_fu_2566_p2 <= std_logic_vector(unsigned(zext_ln203_57_fu_2562_p1) + unsigned(add_ln203_33_reg_3562));
    add_ln203_35_fu_2597_p2 <= std_logic_vector(unsigned(zext_ln162_reg_3538) + unsigned(sub_ln203_fu_2591_p2));
    add_ln203_36_fu_2690_p2 <= std_logic_vector(signed(sext_ln203_8_fu_2686_p1) + signed(zext_ln203_55_reg_3557));
    add_ln203_37_fu_2726_p2 <= std_logic_vector(signed(sext_ln203_9_fu_2722_p1) + signed(p_shl39_cast_fu_2708_p3));
    add_ln203_38_fu_2743_p2 <= std_logic_vector(unsigned(zext_ln203_61_fu_2705_p1) + unsigned(zext_ln203_63_fu_2739_p1));
    add_ln203_39_fu_2755_p2 <= std_logic_vector(unsigned(add_ln203_37_fu_2726_p2) + unsigned(zext_ln203_65_fu_2752_p1));
    add_ln203_40_fu_2766_p2 <= std_logic_vector(unsigned(add_ln203_38_fu_2743_p2) + unsigned(zext_ln203_64_fu_2749_p1));
    add_ln203_fu_2858_p2 <= std_logic_vector(unsigned(trunc_ln703_fu_2849_p1) + unsigned(sext_ln703_reg_3665));
    add_ln321_100_fu_2307_p2 <= std_logic_vector(unsigned(zext_ln321_152_fu_2291_p1) + unsigned(zext_ln321_153_fu_2303_p1));
    add_ln321_101_fu_2313_p2 <= std_logic_vector(unsigned(zext_ln321_151_fu_2279_p1) + unsigned(sext_ln321_reg_3000));
    add_ln321_102_fu_2330_p2 <= std_logic_vector(unsigned(shl_ln321_8_fu_2318_p2) + unsigned(shl_ln321_9_fu_2324_p2));
    add_ln321_103_fu_2356_p2 <= std_logic_vector(unsigned(add_ln321_100_reg_3408) + unsigned(zext_ln321_155_fu_2352_p1));
    add_ln321_104_fu_2372_p2 <= std_logic_vector(unsigned(add_ln321_102_reg_3413) + unsigned(zext_ln321_154_fu_2348_p1));
    add_ln321_105_fu_2411_p2 <= std_logic_vector(unsigned(zext_ln321_159_fu_2407_p1) + unsigned(zext_ln321_158_fu_2395_p1));
    add_ln321_106_fu_2421_p2 <= std_logic_vector(unsigned(add_ln321_105_fu_2411_p2) + unsigned(ap_const_lv11_318));
    add_ln321_107_fu_2427_p2 <= std_logic_vector(unsigned(zext_ln321_160_fu_2417_p1) + unsigned(ap_const_lv12_630));
    add_ln321_108_fu_2453_p2 <= std_logic_vector(unsigned(add_ln321_106_reg_3467) + unsigned(zext_ln321_162_fu_2449_p1));
    add_ln321_109_fu_2469_p2 <= std_logic_vector(unsigned(add_ln321_107_reg_3472) + unsigned(zext_ln321_161_fu_2445_p1));
    add_ln321_83_fu_1902_p2 <= std_logic_vector(signed(sext_ln321_17_fu_1898_p1) + signed(p_shl_cast_fu_1882_p3));
    add_ln321_84_fu_1942_p2 <= std_logic_vector(signed(sext_ln321_18_fu_1938_p1) + signed(zext_ln572_reg_3026));
    add_ln321_85_fu_1971_p2 <= std_logic_vector(signed(sext_ln321_19_fu_1967_p1) + signed(p_shl33_cast_fu_1951_p3));
    add_ln321_86_fu_1981_p2 <= std_logic_vector(unsigned(zext_ln321_130_fu_1977_p1) + unsigned(sext_ln321_reg_3000));
    add_ln321_87_fu_1998_p2 <= std_logic_vector(unsigned(shl_ln321_fu_1986_p2) + unsigned(shl_ln321_7_fu_1992_p2));
    add_ln321_88_fu_2032_p2 <= std_logic_vector(unsigned(ap_const_lv13_40) + unsigned(add_ln321_87_fu_1998_p2));
    add_ln321_89_fu_2049_p2 <= std_logic_vector(unsigned(ap_const_lv13_41) + unsigned(add_ln321_87_fu_1998_p2));
    add_ln321_90_fu_2082_p2 <= std_logic_vector(unsigned(add_ln321_85_reg_3049) + unsigned(zext_ln321_135_fu_2078_p1));
    add_ln321_91_fu_2098_p2 <= std_logic_vector(unsigned(add_ln321_83_reg_3044) + unsigned(zext_ln321_135_fu_2078_p1));
    add_ln321_92_fu_2874_p2 <= std_logic_vector(signed(ap_const_lv9_118) + signed(zext_ln321_138_fu_2871_p1));
    add_ln321_93_fu_2123_p2 <= std_logic_vector(unsigned(add_ln321_87_reg_3054) + unsigned(zext_ln321_140_fu_2119_p1));
    add_ln321_94_fu_2169_p2 <= std_logic_vector(unsigned(zext_ln321_143_fu_2165_p1) + unsigned(zext_ln321_142_fu_2153_p1));
    add_ln321_95_fu_2179_p2 <= std_logic_vector(unsigned(zext_ln321_144_fu_2175_p1) + unsigned(ap_const_lv12_630));
    add_ln321_96_fu_2196_p2 <= std_logic_vector(unsigned(zext_ln321_144_fu_2175_p1) + unsigned(ap_const_lv12_631));
    add_ln321_97_fu_2213_p2 <= std_logic_vector(unsigned(zext_ln321_144_fu_2175_p1) + unsigned(ap_const_lv12_670));
    add_ln321_98_fu_2230_p2 <= std_logic_vector(unsigned(zext_ln321_144_fu_2175_p1) + unsigned(ap_const_lv12_671));
    add_ln321_99_fu_2257_p2 <= std_logic_vector(unsigned(add_ln321_95_reg_3255) + unsigned(zext_ln321_149_fu_2253_p1));
    add_ln321_fu_1873_p2 <= std_logic_vector(signed(sext_ln321_16_fu_1869_p1) + signed(zext_ln572_reg_3026));
    add_ln648_fu_2622_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_1559) + unsigned(ap_const_lv8_1));
    add_ln703_fu_2807_p2 <= std_logic_vector(unsigned(correlate_img_q0) + unsigned(out_layer_data_V_q0));
    and_ln620_fu_1739_p2 <= (icmp_ln620_fu_1733_p2 and grp_fu_1631_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(21);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state15 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(14);
    ap_CS_fsm_state17 <= ap_CS_fsm(15);
    ap_CS_fsm_state18 <= ap_CS_fsm(16);
    ap_CS_fsm_state19 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(18);
    ap_CS_fsm_state21 <= ap_CS_fsm(19);
    ap_CS_fsm_state22 <= ap_CS_fsm(20);
    ap_CS_fsm_state26 <= ap_CS_fsm(22);
    ap_CS_fsm_state27 <= ap_CS_fsm(23);
    ap_CS_fsm_state28 <= ap_CS_fsm(24);
    ap_CS_fsm_state29 <= ap_CS_fsm(25);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(26);
    ap_CS_fsm_state31 <= ap_CS_fsm(27);
    ap_CS_fsm_state32 <= ap_CS_fsm(28);
    ap_CS_fsm_state33 <= ap_CS_fsm(29);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state11_assign_proc : process(icmp_ln604_fu_2247_p2, io_acc_block_signal_op367)
    begin
                ap_block_state11 <= ((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0));
    end process;

        ap_block_state13_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_assign_proc : process(icmp_ln585_fu_2113_p2, io_acc_block_signal_op249)
    begin
                ap_block_state9 <= ((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state13_assign_proc : process(icmp_ln622_fu_2336_p2)
    begin
        if ((icmp_ln622_fu_2336_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state23_assign_proc : process(icmp_ln648_fu_2616_p2)
    begin
        if ((icmp_ln648_fu_2616_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state23 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln559_fu_1679_p2)
    begin
        if (((icmp_ln559_fu_1679_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_input_line_0_phi_fu_1574_p4_assign_proc : process(input_line_0_reg_1570, icmp_ln648_reg_3591, ap_CS_fsm_pp1_stage0, select_ln653_1_reg_3606, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln648_reg_3591 = ap_const_lv1_0))) then 
            ap_phi_mux_input_line_0_phi_fu_1574_p4 <= select_ln653_1_reg_3606;
        else 
            ap_phi_mux_input_line_0_phi_fu_1574_p4 <= input_line_0_reg_1570;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    aux_sum_V_fu_2853_p2 <= std_logic_vector(unsigned(out_layer_data_V_q0) + unsigned(sext_ln1265_reg_3660));
    biases_layer4_V_address0 <= zext_ln646_reg_3533(4 - 1 downto 0);

    biases_layer4_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            biases_layer4_V_ce0 <= ap_const_logic_1;
        else 
            biases_layer4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    channel_from_prev_ou_address0_assign_proc : process(ap_enable_reg_pp1_iter2, grp_CORRELATE_1_fu_1614_prev_output_channel_V_address0, ap_block_pp1_stage0, ap_CS_fsm_state27, zext_ln203_67_fu_2772_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            channel_from_prev_ou_address0 <= zext_ln203_67_fu_2772_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            channel_from_prev_ou_address0 <= grp_CORRELATE_1_fu_1614_prev_output_channel_V_address0;
        else 
            channel_from_prev_ou_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    channel_from_prev_ou_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2, grp_CORRELATE_1_fu_1614_prev_output_channel_V_ce0, ap_CS_fsm_state27)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            channel_from_prev_ou_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            channel_from_prev_ou_ce0 <= grp_CORRELATE_1_fu_1614_prev_output_channel_V_ce0;
        else 
            channel_from_prev_ou_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    channel_from_prev_ou_we0_assign_proc : process(ap_block_pp1_stage0_11001, icmp_ln648_reg_3591_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln648_reg_3591_pp1_iter1_reg = ap_const_lv1_0))) then 
            channel_from_prev_ou_we0 <= ap_const_logic_1;
        else 
            channel_from_prev_ou_we0 <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_data_V_blk_n_assign_proc : process(corr3_out_V_data_V_empty_n, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_data_V_blk_n <= corr3_out_V_data_V_empty_n;
        else 
            corr3_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr3_out_V_data_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, io_acc_block_signal_op367)
    begin
        if (((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_data_V_read <= ap_const_logic_1;
        else 
            corr3_out_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_dest_V_blk_n_assign_proc : process(corr3_out_V_dest_V_empty_n, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_dest_V_blk_n <= corr3_out_V_dest_V_empty_n;
        else 
            corr3_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr3_out_V_dest_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, io_acc_block_signal_op367)
    begin
        if (((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_dest_V_read <= ap_const_logic_1;
        else 
            corr3_out_V_dest_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_id_V_blk_n_assign_proc : process(corr3_out_V_id_V_empty_n, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_id_V_blk_n <= corr3_out_V_id_V_empty_n;
        else 
            corr3_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr3_out_V_id_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, io_acc_block_signal_op367)
    begin
        if (((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_id_V_read <= ap_const_logic_1;
        else 
            corr3_out_V_id_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_keep_V_blk_n_assign_proc : process(corr3_out_V_keep_V_empty_n, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_keep_V_blk_n <= corr3_out_V_keep_V_empty_n;
        else 
            corr3_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr3_out_V_keep_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, io_acc_block_signal_op367)
    begin
        if (((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_keep_V_read <= ap_const_logic_1;
        else 
            corr3_out_V_keep_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_last_V_blk_n_assign_proc : process(corr3_out_V_last_V_empty_n, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_last_V_blk_n <= corr3_out_V_last_V_empty_n;
        else 
            corr3_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr3_out_V_last_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, io_acc_block_signal_op367)
    begin
        if (((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_last_V_read <= ap_const_logic_1;
        else 
            corr3_out_V_last_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_user_V_blk_n_assign_proc : process(corr3_out_V_user_V_empty_n, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_user_V_blk_n <= corr3_out_V_user_V_empty_n;
        else 
            corr3_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr3_out_V_user_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, io_acc_block_signal_op367)
    begin
        if (((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_user_V_read <= ap_const_logic_1;
        else 
            corr3_out_V_user_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr3_out_V_valid_V_blk_n_assign_proc : process(corr3_out_V_valid_V_empty_n, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_valid_V_blk_n <= corr3_out_V_valid_V_empty_n;
        else 
            corr3_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr3_out_V_valid_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, io_acc_block_signal_op367)
    begin
        if (((not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            corr3_out_V_valid_V_read <= ap_const_logic_1;
        else 
            corr3_out_V_valid_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_data_V_blk_n_assign_proc : process(corr4_out_V_data_V_full_n, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            corr4_out_V_data_V_blk_n <= corr4_out_V_data_V_full_n;
        else 
            corr4_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr4_out_V_data_V_din <= ret_V_fu_2945_p2(15 downto 4);

    corr4_out_V_data_V_write_assign_proc : process(ap_CS_fsm_state33, io_acc_block_signal_op714)
    begin
        if (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            corr4_out_V_data_V_write <= ap_const_logic_1;
        else 
            corr4_out_V_data_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_dest_V_blk_n_assign_proc : process(corr4_out_V_dest_V_full_n, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            corr4_out_V_dest_V_blk_n <= corr4_out_V_dest_V_full_n;
        else 
            corr4_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr4_out_V_dest_V_din <= img_channel_dest_V_q0;

    corr4_out_V_dest_V_write_assign_proc : process(ap_CS_fsm_state33, io_acc_block_signal_op714)
    begin
        if (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            corr4_out_V_dest_V_write <= ap_const_logic_1;
        else 
            corr4_out_V_dest_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_id_V_blk_n_assign_proc : process(corr4_out_V_id_V_full_n, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            corr4_out_V_id_V_blk_n <= corr4_out_V_id_V_full_n;
        else 
            corr4_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr4_out_V_id_V_din <= img_channel_id_V_q0;

    corr4_out_V_id_V_write_assign_proc : process(ap_CS_fsm_state33, io_acc_block_signal_op714)
    begin
        if (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            corr4_out_V_id_V_write <= ap_const_logic_1;
        else 
            corr4_out_V_id_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_keep_V_blk_n_assign_proc : process(corr4_out_V_keep_V_full_n, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            corr4_out_V_keep_V_blk_n <= corr4_out_V_keep_V_full_n;
        else 
            corr4_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr4_out_V_keep_V_din <= img_channel_keep_V_q0;

    corr4_out_V_keep_V_write_assign_proc : process(ap_CS_fsm_state33, io_acc_block_signal_op714)
    begin
        if (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            corr4_out_V_keep_V_write <= ap_const_logic_1;
        else 
            corr4_out_V_keep_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_last_V_blk_n_assign_proc : process(corr4_out_V_last_V_full_n, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            corr4_out_V_last_V_blk_n <= corr4_out_V_last_V_full_n;
        else 
            corr4_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr4_out_V_last_V_din <= img_channel_last_V_q0;

    corr4_out_V_last_V_write_assign_proc : process(ap_CS_fsm_state33, io_acc_block_signal_op714)
    begin
        if (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            corr4_out_V_last_V_write <= ap_const_logic_1;
        else 
            corr4_out_V_last_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_user_V_blk_n_assign_proc : process(corr4_out_V_user_V_full_n, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            corr4_out_V_user_V_blk_n <= corr4_out_V_user_V_full_n;
        else 
            corr4_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr4_out_V_user_V_din <= img_channel_user_V_q0;

    corr4_out_V_user_V_write_assign_proc : process(ap_CS_fsm_state33, io_acc_block_signal_op714)
    begin
        if (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            corr4_out_V_user_V_write <= ap_const_logic_1;
        else 
            corr4_out_V_user_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_valid_V_blk_n_assign_proc : process(corr4_out_V_valid_V_full_n, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            corr4_out_V_valid_V_blk_n <= corr4_out_V_valid_V_full_n;
        else 
            corr4_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr4_out_V_valid_V_din <= tmp_valid_V_reg_3730;

    corr4_out_V_valid_V_write_assign_proc : process(ap_CS_fsm_state33, io_acc_block_signal_op714)
    begin
        if (((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            corr4_out_V_valid_V_write <= ap_const_logic_1;
        else 
            corr4_out_V_valid_V_write <= ap_const_logic_0;
        end if; 
    end process;


    correlate_img_address0_assign_proc : process(ap_CS_fsm_state28, grp_CORRELATE_1_fu_1614_correlate_img_V_address0, ap_CS_fsm_state27, zext_ln659_fu_2788_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            correlate_img_address0 <= zext_ln659_fu_2788_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            correlate_img_address0 <= grp_CORRELATE_1_fu_1614_correlate_img_V_address0;
        else 
            correlate_img_address0 <= "XXXXXX";
        end if; 
    end process;


    correlate_img_ce0_assign_proc : process(ap_CS_fsm_state28, grp_CORRELATE_1_fu_1614_correlate_img_V_ce0, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            correlate_img_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            correlate_img_ce0 <= grp_CORRELATE_1_fu_1614_correlate_img_V_ce0;
        else 
            correlate_img_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlate_img_we0_assign_proc : process(grp_CORRELATE_1_fu_1614_correlate_img_V_we0, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            correlate_img_we0 <= grp_CORRELATE_1_fu_1614_correlate_img_V_we0;
        else 
            correlate_img_we0 <= ap_const_logic_0;
        end if; 
    end process;

    current_filter_fu_2490_p2 <= std_logic_vector(unsigned(current_filter_0_reg_1525) + unsigned(ap_const_lv4_1));
    current_input_channe_8_fu_1817_p2 <= std_logic_vector(unsigned(current_input_channe_reg_1447) + unsigned(ap_const_lv4_1));
    current_input_channe_9_fu_2522_p2 <= std_logic_vector(unsigned(current_input_channe_13_reg_1536) + unsigned(ap_const_lv4_1));
    filter_line_fu_1833_p2 <= std_logic_vector(unsigned(filter_line_0_reg_1459) + unsigned(ap_const_lv2_1));
    grp_CORRELATE_1_fu_1614_ap_start <= grp_CORRELATE_1_fu_1614_ap_start_reg;
    grp_fu_1621_p4 <= row_idx_0_reg_1413(6 downto 1);
    grp_fu_1631_p2 <= "1" when (grp_fu_1621_p4 = ap_const_lv6_0) else "0";
    i_fu_1697_p2 <= std_logic_vector(unsigned(i_0_reg_1425) + unsigned(ap_const_lv4_1));
    icmp_ln1494_fu_2893_p2 <= "1" when (signed(aux_sum_V_reg_3689) > signed(ap_const_lv12_0)) else "0";
    icmp_ln559_fu_1679_p2 <= "1" when (row_idx_0_reg_1413 = ap_const_lv7_42) else "0";
    icmp_ln562_fu_1691_p2 <= "1" when (i_0_reg_1425 = ap_const_lv4_C) else "0";
    icmp_ln563_fu_1785_p2 <= "1" when (j_0_reg_1436 = ap_const_lv7_40) else "0";
    icmp_ln567_fu_1811_p2 <= "1" when (current_input_channe_reg_1447 = ap_const_lv4_C) else "0";
    icmp_ln570_fu_1715_p2 <= "1" when (unsigned(row_idx_0_reg_1413) > unsigned(ap_const_lv7_2)) else "0";
    icmp_ln572_fu_1827_p2 <= "1" when (filter_line_0_reg_1459 = ap_const_lv2_2) else "0";
    icmp_ln574_fu_2066_p2 <= "1" when (index_input_element_s_reg_1470 = ap_const_lv7_42) else "0";
    icmp_ln582_fu_1721_p2 <= "1" when (row_idx_0_reg_1413 = ap_const_lv7_0) else "0";
    icmp_ln585_fu_2113_p2 <= "1" when (index_input_element1_reg_1481 = ap_const_lv7_41) else "0";
    icmp_ln601_fu_1727_p2 <= "1" when (unsigned(row_idx_0_reg_1413) > unsigned(ap_const_lv7_40)) else "0";
    icmp_ln604_fu_2247_p2 <= "1" when (index_input_element2_reg_1492 = ap_const_lv7_41) else "0";
    icmp_ln620_fu_1733_p2 <= "0" when (row_idx_0_reg_1413 = ap_const_lv7_0) else "1";
    icmp_ln622_fu_2336_p2 <= "1" when (index_input_element2_14_reg_1503 = ap_const_lv7_42) else "0";
    icmp_ln631_fu_2433_p2 <= "1" when (index_input_element2_15_reg_1514 = ap_const_lv7_42) else "0";
    icmp_ln640_fu_2484_p2 <= "1" when (current_filter_0_reg_1525 = ap_const_lv4_C) else "0";
    icmp_ln642_fu_2516_p2 <= "1" when (current_input_channe_13_reg_1536 = ap_const_lv4_C) else "0";
    icmp_ln644_fu_2550_p2 <= "1" when (subfilter_element_0_reg_1547 = ap_const_lv4_9) else "0";
    icmp_ln648_fu_2616_p2 <= "1" when (indvar_flatten_reg_1559 = ap_const_lv8_C6) else "0";
    icmp_ln650_fu_2634_p2 <= "1" when (index_input_element2_16_reg_1581 = ap_const_lv7_42) else "0";
    icmp_ln657_fu_2776_p2 <= "1" when (index_input_element2_17_reg_1592 = ap_const_lv7_40) else "0";
    icmp_ln662_fu_2822_p2 <= "1" when (index_input_element2_18_reg_1603 = ap_const_lv7_40) else "0";

    img_channel_data_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, img_channel_data_V_a_50_reg_3079, img_channel_data_V_a_53_reg_3094, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_data_V_a_57_reg_3290, img_channel_data_V_a_58_reg_3295, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state8, ap_block_pp1_stage0, zext_ln321_136_fu_2087_p1, zext_ln321_137_fu_2103_p1, zext_ln321_141_fu_2128_p1, ap_block_pp0_stage0, zext_ln321_157_fu_2377_p1, zext_ln203_66_fu_2761_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            img_channel_data_V_address0 <= zext_ln203_66_fu_2761_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_data_V_address0 <= zext_ln321_157_fu_2377_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_58_reg_3295;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_57_reg_3290;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_53_reg_3094;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1))) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_50_reg_3079;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_address0 <= zext_ln321_141_fu_2128_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_data_V_address0 <= zext_ln321_137_fu_2103_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_data_V_address0 <= zext_ln321_136_fu_2087_p1(12 - 1 downto 0);
        else 
            img_channel_data_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, img_channel_data_V_a_51_reg_3084, img_channel_data_V_a_52_reg_3089, ap_CS_fsm_state10, img_channel_data_V_a_55_reg_3280, img_channel_data_V_a_56_reg_3285, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln321_150_fu_2262_p1, zext_ln321_156_fu_2361_p1, ap_block_pp0_stage0, zext_ln321_163_fu_2458_p1, zext_ln321_164_fu_2474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_data_V_address1 <= zext_ln321_164_fu_2474_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_data_V_address1 <= zext_ln321_163_fu_2458_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_data_V_address1 <= zext_ln321_156_fu_2361_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_56_reg_3285;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1))) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_55_reg_3280;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_address1 <= zext_ln321_150_fu_2262_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_51_reg_3084;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_52_reg_3089;
        else 
            img_channel_data_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state7, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_data_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_d0_assign_proc : process(corr3_out_V_data_V_dout, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, img_channel_data_V_q0, img_channel_data_V_q1, ap_CS_fsm_state8, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            img_channel_data_V_d0 <= img_channel_data_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_d0 <= corr3_out_V_data_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_data_V_d0 <= img_channel_data_V_q0;
        else 
            img_channel_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_d1_assign_proc : process(corr3_out_V_data_V_dout, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_data_V_q0, img_channel_data_V_q1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_data_V_d1 <= img_channel_data_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_d1 <= corr3_out_V_data_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_data_V_d1 <= img_channel_data_V_q0;
        else 
            img_channel_data_V_d1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, io_acc_block_signal_op249, ap_CS_fsm_state10, ap_CS_fsm_state12, icmp_ln622_reg_3418, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_reg_3418 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_we0 <= ap_const_logic_1;
        else 
            img_channel_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_we1 <= ap_const_logic_1;
        else 
            img_channel_data_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, img_channel_dest_V_a_51_reg_3179, img_channel_dest_V_a_54_reg_3194, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_dest_V_a_58_reg_3390, img_channel_dest_V_a_59_reg_3395, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8, zext_ln321_136_fu_2087_p1, zext_ln321_137_fu_2103_p1, zext_ln321_141_fu_2128_p1, ap_block_pp0_stage0, zext_ln321_157_fu_2377_p1, zext_ln321_139_fu_2884_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_dest_V_address0 <= zext_ln321_139_fu_2884_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_dest_V_address0 <= zext_ln321_157_fu_2377_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_59_reg_3395;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_58_reg_3390;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_54_reg_3194;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1))) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_51_reg_3179;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_address0 <= zext_ln321_141_fu_2128_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_dest_V_address0 <= zext_ln321_137_fu_2103_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_dest_V_address0 <= zext_ln321_136_fu_2087_p1(12 - 1 downto 0);
        else 
            img_channel_dest_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, img_channel_dest_V_a_52_reg_3184, img_channel_dest_V_a_53_reg_3189, ap_CS_fsm_state10, img_channel_dest_V_a_56_reg_3380, img_channel_dest_V_a_57_reg_3385, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln321_150_fu_2262_p1, zext_ln321_156_fu_2361_p1, ap_block_pp0_stage0, zext_ln321_163_fu_2458_p1, zext_ln321_164_fu_2474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_dest_V_address1 <= zext_ln321_164_fu_2474_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_dest_V_address1 <= zext_ln321_163_fu_2458_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_dest_V_address1 <= zext_ln321_156_fu_2361_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_57_reg_3385;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1))) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_56_reg_3380;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_address1 <= zext_ln321_150_fu_2262_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_52_reg_3184;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_53_reg_3189;
        else 
            img_channel_dest_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state7, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_dest_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_d0_assign_proc : process(corr3_out_V_dest_V_dout, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, img_channel_dest_V_q0, img_channel_dest_V_q1, ap_CS_fsm_state8, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_d0 <= corr3_out_V_dest_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q0;
        else 
            img_channel_dest_V_d0 <= "X";
        end if; 
    end process;


    img_channel_dest_V_d1_assign_proc : process(corr3_out_V_dest_V_dout, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_dest_V_q0, img_channel_dest_V_q1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_d1 <= corr3_out_V_dest_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q0;
        else 
            img_channel_dest_V_d1 <= "X";
        end if; 
    end process;


    img_channel_dest_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, io_acc_block_signal_op249, ap_CS_fsm_state10, ap_CS_fsm_state12, icmp_ln622_reg_3418, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_reg_3418 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_we0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_we1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, img_channel_id_V_add_51_reg_3159, img_channel_id_V_add_54_reg_3174, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_id_V_add_58_reg_3370, img_channel_id_V_add_59_reg_3375, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8, zext_ln321_136_fu_2087_p1, zext_ln321_137_fu_2103_p1, zext_ln321_141_fu_2128_p1, ap_block_pp0_stage0, zext_ln321_157_fu_2377_p1, zext_ln321_139_fu_2884_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_id_V_address0 <= zext_ln321_139_fu_2884_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_id_V_address0 <= zext_ln321_157_fu_2377_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_59_reg_3375;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_58_reg_3370;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_54_reg_3174;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1))) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_51_reg_3159;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_address0 <= zext_ln321_141_fu_2128_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_id_V_address0 <= zext_ln321_137_fu_2103_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_id_V_address0 <= zext_ln321_136_fu_2087_p1(12 - 1 downto 0);
        else 
            img_channel_id_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, img_channel_id_V_add_52_reg_3164, img_channel_id_V_add_53_reg_3169, ap_CS_fsm_state10, img_channel_id_V_add_56_reg_3360, img_channel_id_V_add_57_reg_3365, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln321_150_fu_2262_p1, zext_ln321_156_fu_2361_p1, ap_block_pp0_stage0, zext_ln321_163_fu_2458_p1, zext_ln321_164_fu_2474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_id_V_address1 <= zext_ln321_164_fu_2474_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_id_V_address1 <= zext_ln321_163_fu_2458_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_id_V_address1 <= zext_ln321_156_fu_2361_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_57_reg_3365;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1))) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_56_reg_3360;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_address1 <= zext_ln321_150_fu_2262_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_52_reg_3164;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_53_reg_3169;
        else 
            img_channel_id_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state7, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_id_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_d0_assign_proc : process(corr3_out_V_id_V_dout, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, img_channel_id_V_q0, img_channel_id_V_q1, ap_CS_fsm_state8, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            img_channel_id_V_d0 <= img_channel_id_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_d0 <= corr3_out_V_id_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_id_V_d0 <= img_channel_id_V_q0;
        else 
            img_channel_id_V_d0 <= "X";
        end if; 
    end process;


    img_channel_id_V_d1_assign_proc : process(corr3_out_V_id_V_dout, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_id_V_q0, img_channel_id_V_q1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_id_V_d1 <= img_channel_id_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_d1 <= corr3_out_V_id_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_id_V_d1 <= img_channel_id_V_q0;
        else 
            img_channel_id_V_d1 <= "X";
        end if; 
    end process;


    img_channel_id_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, io_acc_block_signal_op249, ap_CS_fsm_state10, ap_CS_fsm_state12, icmp_ln622_reg_3418, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_reg_3418 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_we0 <= ap_const_logic_1;
        else 
            img_channel_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_we1 <= ap_const_logic_1;
        else 
            img_channel_id_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, img_channel_keep_V_a_51_reg_3099, img_channel_keep_V_a_54_reg_3114, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_keep_V_a_58_reg_3310, img_channel_keep_V_a_59_reg_3315, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8, zext_ln321_136_fu_2087_p1, zext_ln321_137_fu_2103_p1, zext_ln321_141_fu_2128_p1, ap_block_pp0_stage0, zext_ln321_157_fu_2377_p1, zext_ln321_139_fu_2884_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_keep_V_address0 <= zext_ln321_139_fu_2884_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_keep_V_address0 <= zext_ln321_157_fu_2377_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_59_reg_3315;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_58_reg_3310;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_54_reg_3114;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1))) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_51_reg_3099;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_address0 <= zext_ln321_141_fu_2128_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_keep_V_address0 <= zext_ln321_137_fu_2103_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_keep_V_address0 <= zext_ln321_136_fu_2087_p1(12 - 1 downto 0);
        else 
            img_channel_keep_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, img_channel_keep_V_a_52_reg_3104, img_channel_keep_V_a_53_reg_3109, ap_CS_fsm_state10, img_channel_keep_V_a_56_reg_3300, img_channel_keep_V_a_57_reg_3305, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln321_150_fu_2262_p1, zext_ln321_156_fu_2361_p1, ap_block_pp0_stage0, zext_ln321_163_fu_2458_p1, zext_ln321_164_fu_2474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_keep_V_address1 <= zext_ln321_164_fu_2474_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_keep_V_address1 <= zext_ln321_163_fu_2458_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_keep_V_address1 <= zext_ln321_156_fu_2361_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_57_reg_3305;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1))) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_56_reg_3300;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_address1 <= zext_ln321_150_fu_2262_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_52_reg_3104;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_53_reg_3109;
        else 
            img_channel_keep_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state7, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_keep_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_d0_assign_proc : process(corr3_out_V_keep_V_dout, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, img_channel_keep_V_q0, img_channel_keep_V_q1, ap_CS_fsm_state8, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_d0 <= corr3_out_V_keep_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q0;
        else 
            img_channel_keep_V_d0 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_d1_assign_proc : process(corr3_out_V_keep_V_dout, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_keep_V_q0, img_channel_keep_V_q1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_d1 <= corr3_out_V_keep_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q0;
        else 
            img_channel_keep_V_d1 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, io_acc_block_signal_op249, ap_CS_fsm_state10, ap_CS_fsm_state12, icmp_ln622_reg_3418, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_reg_3418 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_we0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_we1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, img_channel_last_V_a_51_reg_3139, img_channel_last_V_a_54_reg_3154, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_last_V_a_58_reg_3350, img_channel_last_V_a_59_reg_3355, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8, zext_ln321_136_fu_2087_p1, zext_ln321_137_fu_2103_p1, zext_ln321_141_fu_2128_p1, ap_block_pp0_stage0, zext_ln321_157_fu_2377_p1, zext_ln321_139_fu_2884_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_last_V_address0 <= zext_ln321_139_fu_2884_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_last_V_address0 <= zext_ln321_157_fu_2377_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_59_reg_3355;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_58_reg_3350;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_54_reg_3154;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1))) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_51_reg_3139;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_address0 <= zext_ln321_141_fu_2128_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_last_V_address0 <= zext_ln321_137_fu_2103_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_last_V_address0 <= zext_ln321_136_fu_2087_p1(12 - 1 downto 0);
        else 
            img_channel_last_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, img_channel_last_V_a_52_reg_3144, img_channel_last_V_a_53_reg_3149, ap_CS_fsm_state10, img_channel_last_V_a_56_reg_3340, img_channel_last_V_a_57_reg_3345, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln321_150_fu_2262_p1, zext_ln321_156_fu_2361_p1, ap_block_pp0_stage0, zext_ln321_163_fu_2458_p1, zext_ln321_164_fu_2474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_last_V_address1 <= zext_ln321_164_fu_2474_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_last_V_address1 <= zext_ln321_163_fu_2458_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_last_V_address1 <= zext_ln321_156_fu_2361_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_57_reg_3345;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1))) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_56_reg_3340;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_address1 <= zext_ln321_150_fu_2262_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_52_reg_3144;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_53_reg_3149;
        else 
            img_channel_last_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state7, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_last_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_d0_assign_proc : process(corr3_out_V_last_V_dout, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, img_channel_last_V_q0, img_channel_last_V_q1, ap_CS_fsm_state8, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            img_channel_last_V_d0 <= img_channel_last_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_d0 <= corr3_out_V_last_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_last_V_d0 <= img_channel_last_V_q0;
        else 
            img_channel_last_V_d0 <= "X";
        end if; 
    end process;


    img_channel_last_V_d1_assign_proc : process(corr3_out_V_last_V_dout, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_last_V_q0, img_channel_last_V_q1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_last_V_d1 <= img_channel_last_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_d1 <= corr3_out_V_last_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_last_V_d1 <= img_channel_last_V_q0;
        else 
            img_channel_last_V_d1 <= "X";
        end if; 
    end process;


    img_channel_last_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, io_acc_block_signal_op249, ap_CS_fsm_state10, ap_CS_fsm_state12, icmp_ln622_reg_3418, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_reg_3418 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_we0 <= ap_const_logic_1;
        else 
            img_channel_last_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_we1 <= ap_const_logic_1;
        else 
            img_channel_last_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, img_channel_user_V_a_49_reg_3119, img_channel_user_V_a_52_reg_3134, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_user_V_a_56_reg_3330, img_channel_user_V_a_57_reg_3335, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8, zext_ln321_136_fu_2087_p1, zext_ln321_137_fu_2103_p1, zext_ln321_141_fu_2128_p1, ap_block_pp0_stage0, zext_ln321_157_fu_2377_p1, zext_ln321_139_fu_2884_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            img_channel_user_V_address0 <= zext_ln321_139_fu_2884_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_user_V_address0 <= zext_ln321_157_fu_2377_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_57_reg_3335;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_56_reg_3330;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_52_reg_3134;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1))) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_49_reg_3119;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_address0 <= zext_ln321_141_fu_2128_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_user_V_address0 <= zext_ln321_137_fu_2103_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_user_V_address0 <= zext_ln321_136_fu_2087_p1(12 - 1 downto 0);
        else 
            img_channel_user_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, img_channel_user_V_a_50_reg_3124, img_channel_user_V_a_51_reg_3129, ap_CS_fsm_state10, img_channel_user_V_a_54_reg_3320, img_channel_user_V_a_55_reg_3325, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln321_150_fu_2262_p1, zext_ln321_156_fu_2361_p1, ap_block_pp0_stage0, zext_ln321_163_fu_2458_p1, zext_ln321_164_fu_2474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_user_V_address1 <= zext_ln321_164_fu_2474_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_user_V_address1 <= zext_ln321_163_fu_2458_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_user_V_address1 <= zext_ln321_156_fu_2361_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_55_reg_3325;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1))) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_54_reg_3320;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_address1 <= zext_ln321_150_fu_2262_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_50_reg_3124;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_51_reg_3129;
        else 
            img_channel_user_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state7, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state32, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_user_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_d0_assign_proc : process(corr3_out_V_user_V_dout, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, img_channel_user_V_q0, img_channel_user_V_q1, ap_CS_fsm_state8, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            img_channel_user_V_d0 <= img_channel_user_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_d0 <= corr3_out_V_user_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_user_V_d0 <= img_channel_user_V_q0;
        else 
            img_channel_user_V_d0 <= "X";
        end if; 
    end process;


    img_channel_user_V_d1_assign_proc : process(corr3_out_V_user_V_dout, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_user_V_q0, img_channel_user_V_q1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_user_V_d1 <= img_channel_user_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_d1 <= corr3_out_V_user_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_user_V_d1 <= img_channel_user_V_q0;
        else 
            img_channel_user_V_d1 <= "X";
        end if; 
    end process;


    img_channel_user_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, io_acc_block_signal_op249, ap_CS_fsm_state10, ap_CS_fsm_state12, icmp_ln622_reg_3418, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_reg_3418 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_we0 <= ap_const_logic_1;
        else 
            img_channel_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_we1 <= ap_const_logic_1;
        else 
            img_channel_user_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, img_channel_valid_V_69_reg_3059, img_channel_valid_V_72_reg_3074, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_valid_V_78_reg_3270, img_channel_valid_V_79_reg_3275, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8, zext_ln321_136_fu_2087_p1, zext_ln321_137_fu_2103_p1, zext_ln321_141_fu_2128_p1, ap_block_pp0_stage0, zext_ln321_157_fu_2377_p1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_valid_V_address0 <= zext_ln321_157_fu_2377_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_79_reg_3275;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_78_reg_3270;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_72_reg_3074;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1))) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_69_reg_3059;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_address0 <= zext_ln321_141_fu_2128_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_valid_V_address0 <= zext_ln321_137_fu_2103_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_valid_V_address0 <= zext_ln321_136_fu_2087_p1(12 - 1 downto 0);
        else 
            img_channel_valid_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, img_channel_valid_V_70_reg_3064, img_channel_valid_V_71_reg_3069, ap_CS_fsm_state10, img_channel_valid_V_76_reg_3260, img_channel_valid_V_77_reg_3265, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17, zext_ln321_150_fu_2262_p1, zext_ln321_156_fu_2361_p1, ap_block_pp0_stage0, zext_ln321_163_fu_2458_p1, zext_ln321_164_fu_2474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_valid_V_address1 <= zext_ln321_164_fu_2474_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_valid_V_address1 <= zext_ln321_163_fu_2458_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            img_channel_valid_V_address1 <= zext_ln321_156_fu_2361_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_77_reg_3265;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1))) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_76_reg_3260;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_address1 <= zext_ln321_150_fu_2262_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_70_reg_3064;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_71_reg_3069;
        else 
            img_channel_valid_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state7, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, io_acc_block_signal_op249, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_valid_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_d0_assign_proc : process(corr3_out_V_valid_V_dout, ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, img_channel_valid_V_q0, img_channel_valid_V_q1, ap_CS_fsm_state8, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_d0 <= corr3_out_V_valid_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q0;
        else 
            img_channel_valid_V_d0 <= "X";
        end if; 
    end process;


    img_channel_valid_V_d1_assign_proc : process(corr3_out_V_valid_V_dout, ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_valid_V_q0, img_channel_valid_V_q1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_d1 <= corr3_out_V_valid_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q0;
        else 
            img_channel_valid_V_d1 <= "X";
        end if; 
    end process;


    img_channel_valid_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln585_fu_2113_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, io_acc_block_signal_op249, ap_CS_fsm_state10, ap_CS_fsm_state12, icmp_ln622_reg_3418, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln622_reg_3418 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op249 = ap_const_logic_0) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln585_fu_2113_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_we0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln604_fu_2247_p2, icmp_ln582_reg_2988, or_ln601_reg_3006, ap_CS_fsm_state10, io_acc_block_signal_op367, ap_CS_fsm_state12, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln601_reg_3006 = ap_const_lv1_0)) or ((icmp_ln582_reg_2988 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((io_acc_block_signal_op367 = ap_const_logic_0) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln604_fu_2247_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_we1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    index_input_element_22_fu_2828_p2 <= std_logic_vector(unsigned(index_input_element2_18_reg_1603) + unsigned(ap_const_lv7_1));
    index_input_element_23_fu_2139_p2 <= std_logic_vector(unsigned(index_input_element1_reg_1481) + unsigned(ap_const_lv7_1));
    index_input_element_24_fu_2699_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(select_ln653_fu_2640_p3));
    index_input_element_25_fu_2782_p2 <= std_logic_vector(unsigned(index_input_element2_17_reg_1592) + unsigned(ap_const_lv7_1));
    index_input_element_26_fu_2273_p2 <= std_logic_vector(unsigned(index_input_element2_reg_1492) + unsigned(ap_const_lv7_1));
    index_input_element_27_fu_2342_p2 <= std_logic_vector(unsigned(index_input_element2_14_reg_1503) + unsigned(ap_const_lv7_1));
    index_input_element_28_fu_2439_p2 <= std_logic_vector(unsigned(index_input_element2_15_reg_1514) + unsigned(ap_const_lv7_1));
    index_input_element_fu_2072_p2 <= std_logic_vector(unsigned(index_input_element_s_reg_1470) + unsigned(ap_const_lv7_1));
    input_line_fu_2628_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(ap_phi_mux_input_line_0_phi_fu_1574_p4));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln559_fu_1679_p2)
    begin
        if (((icmp_ln559_fu_1679_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op249 <= (corr3_out_V_valid_V_empty_n and corr3_out_V_user_V_empty_n and corr3_out_V_last_V_empty_n and corr3_out_V_keep_V_empty_n and corr3_out_V_id_V_empty_n and corr3_out_V_dest_V_empty_n and corr3_out_V_data_V_empty_n);
    io_acc_block_signal_op367 <= (corr3_out_V_valid_V_empty_n and corr3_out_V_user_V_empty_n and corr3_out_V_last_V_empty_n and corr3_out_V_keep_V_empty_n and corr3_out_V_id_V_empty_n and corr3_out_V_dest_V_empty_n and corr3_out_V_data_V_empty_n);
    io_acc_block_signal_op714 <= (corr4_out_V_valid_V_full_n and corr4_out_V_user_V_full_n and corr4_out_V_last_V_full_n and corr4_out_V_keep_V_full_n and corr4_out_V_id_V_full_n and corr4_out_V_dest_V_full_n and corr4_out_V_data_V_full_n);
    j_fu_1791_p2 <= std_logic_vector(unsigned(j_0_reg_1436) + unsigned(ap_const_lv7_1));
    lhs_V_fu_2929_p3 <= (select_ln14_fu_2922_p3 & ap_const_lv4_0);
    or_ln321_fu_2015_p2 <= (ap_const_lv13_1 or add_ln321_87_fu_1998_p2);
    or_ln601_fu_1779_p2 <= (icmp_ln601_fu_1727_p2 or grp_fu_1631_p2);

    out_layer_data_V_address0_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state4, ap_CS_fsm_state28, out_layer_data_V_add_5_reg_3650, ap_CS_fsm_state31, out_layer_data_V_add_6_reg_3684, ap_CS_fsm_state29, zext_ln203_54_fu_1806_p1, zext_ln1265_6_fu_2802_p1, zext_ln162_5_fu_2843_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_layer_data_V_address0 <= out_layer_data_V_add_6_reg_3684;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            out_layer_data_V_address0 <= zext_ln162_5_fu_2843_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out_layer_data_V_address0 <= out_layer_data_V_add_5_reg_3650;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            out_layer_data_V_address0 <= zext_ln1265_6_fu_2802_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_layer_data_V_address0 <= zext_ln203_54_fu_1806_p1(10 - 1 downto 0);
        else 
            out_layer_data_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    out_layer_data_V_ce0_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state4, ap_CS_fsm_state28, ap_CS_fsm_state31, ap_CS_fsm_state29, io_acc_block_signal_op714)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)))) then 
            out_layer_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_data_V_d0_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state4, ap_CS_fsm_state29, add_ln703_fu_2807_p2, ret_V_fu_2945_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_layer_data_V_d0 <= ret_V_fu_2945_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out_layer_data_V_d0 <= add_ln703_fu_2807_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_layer_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_data_V_we0_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state4, icmp_ln563_fu_1785_p2, ap_CS_fsm_state29, io_acc_block_signal_op714)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln563_fu_1785_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op714 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)))) then 
            out_layer_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_valid_V_address0 <= zext_ln162_5_fu_2843_p1(10 - 1 downto 0);

    out_layer_valid_V_ce0_assign_proc : process(ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            out_layer_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl33_cast_fu_1951_p3 <= (trunc_ln321_6_fu_1947_p1 & ap_const_lv6_0);
    p_shl37_cast_fu_2571_p3 <= (add_ln203_34_fu_2566_p2 & ap_const_lv4_0);
    p_shl39_cast_fu_2708_p3 <= (trunc_ln203_reg_3622 & ap_const_lv6_0);
    p_shl_cast_fu_1882_p3 <= (trunc_ln321_fu_1878_p1 & ap_const_lv6_0);
    r_V_fu_2916_p2 <= std_logic_vector(unsigned(shl_ln_fu_2908_p3) - unsigned(sext_ln1118_fu_2904_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_fu_2945_p2 <= std_logic_vector(unsigned(zext_ln728_fu_2937_p1) + unsigned(sext_ln1192_fu_2941_p1));
    row_idx_fu_1685_p2 <= std_logic_vector(unsigned(row_idx_0_reg_1413) + unsigned(ap_const_lv7_1));
    select_ln14_fu_2922_p3 <= 
        add_ln203_reg_3695 when (icmp_ln1494_fu_2893_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln653_1_fu_2648_p3 <= 
        input_line_fu_2628_p2 when (icmp_ln650_fu_2634_p2(0) = '1') else 
        ap_phi_mux_input_line_0_phi_fu_1574_p4;
    select_ln653_fu_2640_p3 <= 
        ap_const_lv7_0 when (icmp_ln650_fu_2634_p2(0) = '1') else 
        index_input_element2_16_reg_1581;
    select_ln7_fu_2898_p3 <= 
        aux_sum_V_reg_3689 when (tmp_53_reg_3700(0) = '1') else 
        ap_const_lv12_0;
        sext_ln1118_fu_2904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln7_fu_2898_p3),14));

        sext_ln1192_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_2916_p2),16));

    sext_ln1265_fu_2814_p0 <= biases_layer4_V_q0;
        sext_ln1265_fu_2814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1265_fu_2814_p0),12));

        sext_ln203_8_fu_2686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln203_4_fu_2680_p2),8));

        sext_ln203_9_fu_2722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_55_fu_2715_p3),13));

        sext_ln321_16_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_7_fu_1863_p2),8));

        sext_ln321_17_fu_1898_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_51_fu_1890_p3),13));

        sext_ln321_18_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_8_fu_1932_p2),8));

        sext_ln321_19_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_52_fu_1959_p3),13));

        sext_ln321_20_fu_2880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln321_92_fu_2874_p2),10));

        sext_ln321_fu_1775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_fu_1769_p2),13));

    sext_ln703_fu_2818_p0 <= biases_layer4_V_q0;
        sext_ln703_fu_2818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_2818_p0),11));

    shl_ln321_7_fu_1992_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_86_fu_1981_p2),to_integer(unsigned('0' & ap_const_lv13_1(13-1 downto 0)))));
    shl_ln321_8_fu_2318_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_101_fu_2313_p2),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    shl_ln321_9_fu_2324_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_101_fu_2313_p2),to_integer(unsigned('0' & ap_const_lv13_1(13-1 downto 0)))));
    shl_ln321_fu_1986_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_86_fu_1981_p2),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    shl_ln_fu_2908_p3 <= (select_ln7_fu_2898_p3 & ap_const_lv2_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln203_4_fu_2680_p2 <= std_logic_vector(unsigned(zext_ln203_60_fu_2664_p1) - unsigned(zext_ln203_62_fu_2676_p1));
    sub_ln203_fu_2591_p2 <= std_logic_vector(unsigned(p_shl37_cast_fu_2571_p3) - unsigned(zext_ln203_58_fu_2587_p1));
    sub_ln321_7_fu_1863_p2 <= std_logic_vector(unsigned(zext_ln321_126_fu_1847_p1) - unsigned(zext_ln321_127_fu_1859_p1));
    sub_ln321_8_fu_1932_p2 <= std_logic_vector(unsigned(zext_ln321_128_fu_1916_p1) - unsigned(zext_ln321_129_fu_1928_p1));
    sub_ln321_fu_1769_p2 <= std_logic_vector(unsigned(zext_ln321_fu_1753_p1) - unsigned(zext_ln321_125_fu_1765_p1));
    subfilter_element_fu_2556_p2 <= std_logic_vector(unsigned(subfilter_element_0_reg_1547) + unsigned(ap_const_lv4_1));

    subfilter_layer_V_address0_assign_proc : process(grp_CORRELATE_1_fu_1614_filter_V_address0, ap_CS_fsm_state22, ap_CS_fsm_state27, zext_ln646_1_fu_2606_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            subfilter_layer_V_address0 <= zext_ln646_1_fu_2606_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            subfilter_layer_V_address0 <= grp_CORRELATE_1_fu_1614_filter_V_address0;
        else 
            subfilter_layer_V_address0 <= "XXXX";
        end if; 
    end process;


    subfilter_layer_V_ce0_assign_proc : process(grp_CORRELATE_1_fu_1614_filter_V_ce0, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            subfilter_layer_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            subfilter_layer_V_ce0 <= grp_CORRELATE_1_fu_1614_filter_V_ce0;
        else 
            subfilter_layer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        subfilter_layer_V_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(weights_layer4_V_q0),12));


    subfilter_layer_V_we0_assign_proc : process(ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            subfilter_layer_V_we0 <= ap_const_logic_1;
        else 
            subfilter_layer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_51_fu_1890_p3 <= (add_ln321_fu_1873_p2 & ap_const_lv1_0);
    tmp_52_fu_1959_p3 <= (add_ln321_84_fu_1942_p2 & ap_const_lv1_0);
    tmp_54_fu_2579_p3 <= (add_ln203_34_fu_2566_p2 & ap_const_lv2_0);
    tmp_55_fu_2715_p3 <= (add_ln203_36_reg_3617 & ap_const_lv1_0);
    tmp_76_fu_1745_p3 <= (row_idx_0_reg_1413 & ap_const_lv4_0);
    tmp_77_fu_1757_p3 <= (row_idx_0_reg_1413 & ap_const_lv2_0);
    tmp_78_fu_1703_p3 <= (i_0_reg_1425 & ap_const_lv6_0);
    tmp_79_fu_2504_p3 <= (current_filter_0_reg_1525 & ap_const_lv6_0);
    tmp_80_fu_1839_p3 <= (filter_line_0_reg_1459 & ap_const_lv4_0);
    tmp_81_fu_1851_p3 <= (filter_line_0_reg_1459 & ap_const_lv2_0);
    tmp_82_fu_1908_p3 <= (filter_line_fu_1833_p2 & ap_const_lv4_0);
    tmp_83_fu_1920_p3 <= (filter_line_fu_1833_p2 & ap_const_lv2_0);
    tmp_84_fu_2532_p3 <= (current_input_channe_13_reg_1536 & ap_const_lv3_0);
    tmp_85_fu_2656_p3 <= (select_ln653_1_fu_2648_p3 & ap_const_lv4_0);
    tmp_86_fu_2668_p3 <= (select_ln653_1_fu_2648_p3 & ap_const_lv2_0);
    tmp_87_fu_2732_p3 <= (select_ln653_1_reg_3606 & ap_const_lv6_0);
    tmp_88_fu_2145_p3 <= (current_input_channe_reg_1447 & ap_const_lv6_0);
    tmp_89_fu_2157_p3 <= (current_input_channe_reg_1447 & ap_const_lv1_0);
    tmp_90_fu_2283_p3 <= (current_input_channe_reg_1447 & ap_const_lv6_0);
    tmp_91_fu_2295_p3 <= (current_input_channe_reg_1447 & ap_const_lv1_0);
    tmp_92_fu_2387_p3 <= (current_input_channe_reg_1447 & ap_const_lv6_0);
    tmp_93_fu_2399_p3 <= (current_input_channe_reg_1447 & ap_const_lv1_0);
    trunc_ln203_fu_2695_p1 <= add_ln203_36_fu_2690_p2(7 - 1 downto 0);
    trunc_ln321_6_fu_1947_p1 <= add_ln321_84_fu_1942_p2(7 - 1 downto 0);
    trunc_ln321_fu_1878_p1 <= add_ln321_fu_1873_p2(7 - 1 downto 0);
    trunc_ln703_fu_2849_p1 <= out_layer_data_V_q0(11 - 1 downto 0);
    weights_layer4_V_address0 <= zext_ln203_59_fu_2602_p1(11 - 1 downto 0);

    weights_layer4_V_ce0_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            weights_layer4_V_ce0 <= ap_const_logic_1;
        else 
            weights_layer4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1265_6_fu_2802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1265_fu_2797_p2),64));
    zext_ln1265_fu_2793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_17_reg_1592),11));
    zext_ln162_4_fu_2834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_18_reg_1603),11));
    zext_ln162_5_fu_2843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln162_fu_2838_p2),64));
    zext_ln162_fu_2500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_filter_0_reg_1525),12));
    zext_ln203_54_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_32_fu_1801_p2),64));
    zext_ln203_55_fu_2528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_13_reg_1536),8));
    zext_ln203_56_fu_2540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_84_fu_2532_p3),8));
    zext_ln203_57_fu_2562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_reg_1547),8));
    zext_ln203_58_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_2579_p3),12));
    zext_ln203_59_fu_2602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_35_reg_3581),64));
    zext_ln203_60_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_fu_2656_p3),7));
    zext_ln203_61_fu_2705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_reg_3612),9));
    zext_ln203_62_fu_2676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_fu_2668_p3),7));
    zext_ln203_63_fu_2739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_87_fu_2732_p3),9));
    zext_ln203_64_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln653_reg_3600),9));
    zext_ln203_65_fu_2752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln653_reg_3600),13));
    zext_ln203_66_fu_2761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_39_fu_2755_p2),64));
    zext_ln203_67_fu_2772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_40_reg_3637),64));
    zext_ln203_fu_1797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_1436),11));
    zext_ln321_125_fu_1765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_fu_1757_p3),12));
    zext_ln321_126_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_fu_1839_p3),7));
    zext_ln321_127_fu_1859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_81_fu_1851_p3),7));
    zext_ln321_128_fu_1916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_82_fu_1908_p3),7));
    zext_ln321_129_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_83_fu_1920_p3),7));
    zext_ln321_130_fu_1977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1447),13));
    zext_ln321_131_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_87_fu_1998_p2),64));
    zext_ln321_132_fu_2021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln321_fu_2015_p2),64));
    zext_ln321_133_fu_2038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_88_fu_2032_p2),64));
    zext_ln321_134_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_89_fu_2049_p2),64));
    zext_ln321_135_fu_2078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element_s_reg_1470),13));
    zext_ln321_136_fu_2087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_90_fu_2082_p2),64));
    zext_ln321_137_fu_2103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_91_reg_3212),64));
    zext_ln321_138_fu_2871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element_22_reg_3673),9));
    zext_ln321_139_fu_2884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln321_20_fu_2880_p1),64));
    zext_ln321_140_fu_2119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element1_reg_1481),13));
    zext_ln321_141_fu_2128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_93_fu_2123_p2),64));
    zext_ln321_142_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_88_fu_2145_p3),11));
    zext_ln321_143_fu_2165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_fu_2157_p3),11));
    zext_ln321_144_fu_2175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_94_fu_2169_p2),12));
    zext_ln321_145_fu_2185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_95_fu_2179_p2),64));
    zext_ln321_146_fu_2202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_96_fu_2196_p2),64));
    zext_ln321_147_fu_2219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_97_fu_2213_p2),64));
    zext_ln321_148_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_98_fu_2230_p2),64));
    zext_ln321_149_fu_2253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_reg_1492),12));
    zext_ln321_150_fu_2262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_99_fu_2257_p2),64));
    zext_ln321_151_fu_2279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1447),13));
    zext_ln321_152_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_90_fu_2283_p3),11));
    zext_ln321_153_fu_2303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_91_fu_2295_p3),11));
    zext_ln321_154_fu_2348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_14_reg_1503),13));
    zext_ln321_155_fu_2352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_14_reg_1503),11));
    zext_ln321_156_fu_2361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_103_fu_2356_p2),64));
    zext_ln321_157_fu_2377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_104_reg_3432),64));
    zext_ln321_158_fu_2395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_92_fu_2387_p3),11));
    zext_ln321_159_fu_2407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_93_fu_2399_p3),11));
    zext_ln321_160_fu_2417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_105_fu_2411_p2),12));
    zext_ln321_161_fu_2445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_15_reg_1514),12));
    zext_ln321_162_fu_2449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_15_reg_1514),11));
    zext_ln321_163_fu_2458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_108_fu_2453_p2),64));
    zext_ln321_164_fu_2474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_109_reg_3490),64));
    zext_ln321_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_1745_p3),12));
    zext_ln563_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_fu_1703_p3),11));
    zext_ln572_fu_1823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1447),8));
    zext_ln642_fu_2512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_2504_p3),11));
    zext_ln646_1_fu_2606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_reg_1547),64));
    zext_ln646_fu_2496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_filter_0_reg_1525),64));
    zext_ln659_fu_2788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_17_reg_1592),64));
    zext_ln728_fu_2937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_2929_p3),16));
end behav;
