#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f81070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f81200 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f722d0 .functor NOT 1, L_0x1fde270, C4<0>, C4<0>, C4<0>;
L_0x1fde050 .functor XOR 2, L_0x1fddef0, L_0x1fddfb0, C4<00>, C4<00>;
L_0x1fde160 .functor XOR 2, L_0x1fde050, L_0x1fde0c0, C4<00>, C4<00>;
v0x1fd5c30_0 .net *"_ivl_10", 1 0, L_0x1fde0c0;  1 drivers
v0x1fd5d30_0 .net *"_ivl_12", 1 0, L_0x1fde160;  1 drivers
v0x1fd5e10_0 .net *"_ivl_2", 1 0, L_0x1fd8ff0;  1 drivers
v0x1fd5ed0_0 .net *"_ivl_4", 1 0, L_0x1fddef0;  1 drivers
v0x1fd5fb0_0 .net *"_ivl_6", 1 0, L_0x1fddfb0;  1 drivers
v0x1fd60e0_0 .net *"_ivl_8", 1 0, L_0x1fde050;  1 drivers
v0x1fd61c0_0 .net "a", 0 0, v0x1fd0810_0;  1 drivers
v0x1fd6260_0 .net "b", 0 0, v0x1fd08b0_0;  1 drivers
v0x1fd6300_0 .net "c", 0 0, v0x1fd0950_0;  1 drivers
v0x1fd63a0_0 .var "clk", 0 0;
v0x1fd6440_0 .net "d", 0 0, v0x1fd0a90_0;  1 drivers
v0x1fd64e0_0 .net "out_pos_dut", 0 0, L_0x1fddd70;  1 drivers
v0x1fd6580_0 .net "out_pos_ref", 0 0, L_0x1fd7ab0;  1 drivers
v0x1fd6620_0 .net "out_sop_dut", 0 0, L_0x1fd8a10;  1 drivers
v0x1fd66c0_0 .net "out_sop_ref", 0 0, L_0x1faafc0;  1 drivers
v0x1fd6760_0 .var/2u "stats1", 223 0;
v0x1fd6800_0 .var/2u "strobe", 0 0;
v0x1fd68a0_0 .net "tb_match", 0 0, L_0x1fde270;  1 drivers
v0x1fd6970_0 .net "tb_mismatch", 0 0, L_0x1f722d0;  1 drivers
v0x1fd6a10_0 .net "wavedrom_enable", 0 0, v0x1fd0d60_0;  1 drivers
v0x1fd6ae0_0 .net "wavedrom_title", 511 0, v0x1fd0e00_0;  1 drivers
L_0x1fd8ff0 .concat [ 1 1 0 0], L_0x1fd7ab0, L_0x1faafc0;
L_0x1fddef0 .concat [ 1 1 0 0], L_0x1fd7ab0, L_0x1faafc0;
L_0x1fddfb0 .concat [ 1 1 0 0], L_0x1fddd70, L_0x1fd8a10;
L_0x1fde0c0 .concat [ 1 1 0 0], L_0x1fd7ab0, L_0x1faafc0;
L_0x1fde270 .cmp/eeq 2, L_0x1fd8ff0, L_0x1fde160;
S_0x1f81390 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f81200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f726b0 .functor AND 1, v0x1fd0950_0, v0x1fd0a90_0, C4<1>, C4<1>;
L_0x1f72a90 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1f72e70 .functor NOT 1, v0x1fd08b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f730f0 .functor AND 1, L_0x1f72a90, L_0x1f72e70, C4<1>, C4<1>;
L_0x1f8bc00 .functor AND 1, L_0x1f730f0, v0x1fd0950_0, C4<1>, C4<1>;
L_0x1faafc0 .functor OR 1, L_0x1f726b0, L_0x1f8bc00, C4<0>, C4<0>;
L_0x1fd6f30 .functor NOT 1, v0x1fd08b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd6fa0 .functor OR 1, L_0x1fd6f30, v0x1fd0a90_0, C4<0>, C4<0>;
L_0x1fd70b0 .functor AND 1, v0x1fd0950_0, L_0x1fd6fa0, C4<1>, C4<1>;
L_0x1fd7170 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fd7240 .functor OR 1, L_0x1fd7170, v0x1fd08b0_0, C4<0>, C4<0>;
L_0x1fd72b0 .functor AND 1, L_0x1fd70b0, L_0x1fd7240, C4<1>, C4<1>;
L_0x1fd7430 .functor NOT 1, v0x1fd08b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd74a0 .functor OR 1, L_0x1fd7430, v0x1fd0a90_0, C4<0>, C4<0>;
L_0x1fd73c0 .functor AND 1, v0x1fd0950_0, L_0x1fd74a0, C4<1>, C4<1>;
L_0x1fd7630 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fd7730 .functor OR 1, L_0x1fd7630, v0x1fd0a90_0, C4<0>, C4<0>;
L_0x1fd77f0 .functor AND 1, L_0x1fd73c0, L_0x1fd7730, C4<1>, C4<1>;
L_0x1fd79a0 .functor XNOR 1, L_0x1fd72b0, L_0x1fd77f0, C4<0>, C4<0>;
v0x1f71c00_0 .net *"_ivl_0", 0 0, L_0x1f726b0;  1 drivers
v0x1f72000_0 .net *"_ivl_12", 0 0, L_0x1fd6f30;  1 drivers
v0x1f723e0_0 .net *"_ivl_14", 0 0, L_0x1fd6fa0;  1 drivers
v0x1f727c0_0 .net *"_ivl_16", 0 0, L_0x1fd70b0;  1 drivers
v0x1f72ba0_0 .net *"_ivl_18", 0 0, L_0x1fd7170;  1 drivers
v0x1f72f80_0 .net *"_ivl_2", 0 0, L_0x1f72a90;  1 drivers
v0x1f73200_0 .net *"_ivl_20", 0 0, L_0x1fd7240;  1 drivers
v0x1fced80_0 .net *"_ivl_24", 0 0, L_0x1fd7430;  1 drivers
v0x1fcee60_0 .net *"_ivl_26", 0 0, L_0x1fd74a0;  1 drivers
v0x1fcef40_0 .net *"_ivl_28", 0 0, L_0x1fd73c0;  1 drivers
v0x1fcf020_0 .net *"_ivl_30", 0 0, L_0x1fd7630;  1 drivers
v0x1fcf100_0 .net *"_ivl_32", 0 0, L_0x1fd7730;  1 drivers
v0x1fcf1e0_0 .net *"_ivl_36", 0 0, L_0x1fd79a0;  1 drivers
L_0x7f0ba48b8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fcf2a0_0 .net *"_ivl_38", 0 0, L_0x7f0ba48b8018;  1 drivers
v0x1fcf380_0 .net *"_ivl_4", 0 0, L_0x1f72e70;  1 drivers
v0x1fcf460_0 .net *"_ivl_6", 0 0, L_0x1f730f0;  1 drivers
v0x1fcf540_0 .net *"_ivl_8", 0 0, L_0x1f8bc00;  1 drivers
v0x1fcf620_0 .net "a", 0 0, v0x1fd0810_0;  alias, 1 drivers
v0x1fcf6e0_0 .net "b", 0 0, v0x1fd08b0_0;  alias, 1 drivers
v0x1fcf7a0_0 .net "c", 0 0, v0x1fd0950_0;  alias, 1 drivers
v0x1fcf860_0 .net "d", 0 0, v0x1fd0a90_0;  alias, 1 drivers
v0x1fcf920_0 .net "out_pos", 0 0, L_0x1fd7ab0;  alias, 1 drivers
v0x1fcf9e0_0 .net "out_sop", 0 0, L_0x1faafc0;  alias, 1 drivers
v0x1fcfaa0_0 .net "pos0", 0 0, L_0x1fd72b0;  1 drivers
v0x1fcfb60_0 .net "pos1", 0 0, L_0x1fd77f0;  1 drivers
L_0x1fd7ab0 .functor MUXZ 1, L_0x7f0ba48b8018, L_0x1fd72b0, L_0x1fd79a0, C4<>;
S_0x1fcfce0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f81200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fd0810_0 .var "a", 0 0;
v0x1fd08b0_0 .var "b", 0 0;
v0x1fd0950_0 .var "c", 0 0;
v0x1fd09f0_0 .net "clk", 0 0, v0x1fd63a0_0;  1 drivers
v0x1fd0a90_0 .var "d", 0 0;
v0x1fd0b80_0 .var/2u "fail", 0 0;
v0x1fd0c20_0 .var/2u "fail1", 0 0;
v0x1fd0cc0_0 .net "tb_match", 0 0, L_0x1fde270;  alias, 1 drivers
v0x1fd0d60_0 .var "wavedrom_enable", 0 0;
v0x1fd0e00_0 .var "wavedrom_title", 511 0;
E_0x1f7f9e0/0 .event negedge, v0x1fd09f0_0;
E_0x1f7f9e0/1 .event posedge, v0x1fd09f0_0;
E_0x1f7f9e0 .event/or E_0x1f7f9e0/0, E_0x1f7f9e0/1;
S_0x1fd0010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fcfce0;
 .timescale -12 -12;
v0x1fd0250_0 .var/2s "i", 31 0;
E_0x1f7f880 .event posedge, v0x1fd09f0_0;
S_0x1fd0350 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fcfce0;
 .timescale -12 -12;
v0x1fd0550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fd0630 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fcfce0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fd0fe0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f81200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fd7c60 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fd7cf0 .functor AND 1, L_0x1fd7c60, v0x1fd08b0_0, C4<1>, C4<1>;
L_0x1fd7ee0 .functor NOT 1, v0x1fd0950_0, C4<0>, C4<0>, C4<0>;
L_0x1fd8060 .functor AND 1, L_0x1fd7cf0, L_0x1fd7ee0, C4<1>, C4<1>;
L_0x1fd81a0 .functor NOT 1, v0x1fd0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1fd8320 .functor AND 1, L_0x1fd8060, L_0x1fd81a0, C4<1>, C4<1>;
L_0x1fd8470 .functor AND 1, v0x1fd0810_0, v0x1fd08b0_0, C4<1>, C4<1>;
L_0x1fd85f0 .functor AND 1, L_0x1fd8470, v0x1fd0950_0, C4<1>, C4<1>;
L_0x1fd8700 .functor NOT 1, v0x1fd0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1fd8770 .functor AND 1, L_0x1fd85f0, L_0x1fd8700, C4<1>, C4<1>;
L_0x1fd88e0 .functor OR 1, L_0x1fd8320, L_0x1fd8770, C4<0>, C4<0>;
L_0x1fd89a0 .functor AND 1, v0x1fd0810_0, v0x1fd08b0_0, C4<1>, C4<1>;
L_0x1fd8a80 .functor AND 1, L_0x1fd89a0, v0x1fd0950_0, C4<1>, C4<1>;
L_0x1fd8b40 .functor AND 1, L_0x1fd8a80, v0x1fd0a90_0, C4<1>, C4<1>;
L_0x1fd8a10 .functor OR 1, L_0x1fd88e0, L_0x1fd8b40, C4<0>, C4<0>;
L_0x1fd8d70 .functor OR 1, v0x1fd0810_0, v0x1fd08b0_0, C4<0>, C4<0>;
L_0x1fd8e70 .functor NOT 1, v0x1fd0950_0, C4<0>, C4<0>, C4<0>;
L_0x1fd8ee0 .functor OR 1, L_0x1fd8d70, L_0x1fd8e70, C4<0>, C4<0>;
L_0x1fd9090 .functor OR 1, L_0x1fd8ee0, v0x1fd0a90_0, C4<0>, C4<0>;
L_0x1fd9150 .functor NOT 1, v0x1fd08b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd9270 .functor OR 1, v0x1fd0810_0, L_0x1fd9150, C4<0>, C4<0>;
L_0x1fd9330 .functor OR 1, L_0x1fd9270, v0x1fd0950_0, C4<0>, C4<0>;
L_0x1fd94b0 .functor NOT 1, v0x1fd0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1fd9520 .functor OR 1, L_0x1fd9330, L_0x1fd94b0, C4<0>, C4<0>;
L_0x1fd9700 .functor AND 1, L_0x1fd9090, L_0x1fd9520, C4<1>, C4<1>;
L_0x1fd9810 .functor NOT 1, v0x1fd08b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fd9960 .functor OR 1, v0x1fd0810_0, L_0x1fd9810, C4<0>, C4<0>;
L_0x1fd9a20 .functor NOT 1, v0x1fd0950_0, C4<0>, C4<0>, C4<0>;
L_0x1fd9b80 .functor OR 1, L_0x1fd9960, L_0x1fd9a20, C4<0>, C4<0>;
L_0x1fd9c90 .functor NOT 1, v0x1fd0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1fd9e00 .functor OR 1, L_0x1fd9b80, L_0x1fd9c90, C4<0>, C4<0>;
L_0x1fd9f10 .functor AND 1, L_0x1fd9700, L_0x1fd9e00, C4<1>, C4<1>;
L_0x1fda130 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fda1a0 .functor OR 1, L_0x1fda130, v0x1fd08b0_0, C4<0>, C4<0>;
L_0x1fda380 .functor OR 1, L_0x1fda1a0, v0x1fd0950_0, C4<0>, C4<0>;
L_0x1fda440 .functor NOT 1, v0x1fd0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1fda5e0 .functor OR 1, L_0x1fda380, L_0x1fda440, C4<0>, C4<0>;
L_0x1fda6f0 .functor AND 1, L_0x1fd9f10, L_0x1fda5e0, C4<1>, C4<1>;
L_0x1fda4b0 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fda520 .functor OR 1, L_0x1fda4b0, v0x1fd08b0_0, C4<0>, C4<0>;
L_0x1fda950 .functor NOT 1, v0x1fd0950_0, C4<0>, C4<0>, C4<0>;
L_0x1fda9c0 .functor OR 1, L_0x1fda520, L_0x1fda950, C4<0>, C4<0>;
L_0x1fdac30 .functor OR 1, L_0x1fda9c0, v0x1fd0a90_0, C4<0>, C4<0>;
L_0x1fdacf0 .functor AND 1, L_0x1fda6f0, L_0x1fdac30, C4<1>, C4<1>;
L_0x1fdaf70 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fdafe0 .functor OR 1, L_0x1fdaf70, v0x1fd08b0_0, C4<0>, C4<0>;
L_0x1fdb220 .functor OR 1, L_0x1fdafe0, v0x1fd0950_0, C4<0>, C4<0>;
L_0x1fdb4f0 .functor OR 1, L_0x1fdb220, v0x1fd0a90_0, C4<0>, C4<0>;
L_0x1fdb950 .functor AND 1, L_0x1fdacf0, L_0x1fdb4f0, C4<1>, C4<1>;
L_0x1fdba60 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fdbe80 .functor NOT 1, v0x1fd08b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fdbef0 .functor OR 1, L_0x1fdba60, L_0x1fdbe80, C4<0>, C4<0>;
L_0x1fdc1b0 .functor OR 1, L_0x1fdbef0, v0x1fd0950_0, C4<0>, C4<0>;
L_0x1fdc270 .functor NOT 1, v0x1fd0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1fdc4a0 .functor OR 1, L_0x1fdc1b0, L_0x1fdc270, C4<0>, C4<0>;
L_0x1fdc5b0 .functor AND 1, L_0x1fdb950, L_0x1fdc4a0, C4<1>, C4<1>;
L_0x1fdc890 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fdc900 .functor NOT 1, v0x1fd08b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fdcb50 .functor OR 1, L_0x1fdc890, L_0x1fdc900, C4<0>, C4<0>;
L_0x1fdcc60 .functor NOT 1, v0x1fd0950_0, C4<0>, C4<0>, C4<0>;
L_0x1fdcec0 .functor OR 1, L_0x1fdcb50, L_0x1fdcc60, C4<0>, C4<0>;
L_0x1fdcfd0 .functor OR 1, L_0x1fdcec0, v0x1fd0a90_0, C4<0>, C4<0>;
L_0x1fdd290 .functor AND 1, L_0x1fdc5b0, L_0x1fdcfd0, C4<1>, C4<1>;
L_0x1fdd3a0 .functor NOT 1, v0x1fd0810_0, C4<0>, C4<0>, C4<0>;
L_0x1fdd620 .functor NOT 1, v0x1fd08b0_0, C4<0>, C4<0>, C4<0>;
L_0x1fdd690 .functor OR 1, L_0x1fdd3a0, L_0x1fdd620, C4<0>, C4<0>;
L_0x1fdd9c0 .functor OR 1, L_0x1fdd690, v0x1fd0950_0, C4<0>, C4<0>;
L_0x1fdda80 .functor OR 1, L_0x1fdd9c0, v0x1fd0a90_0, C4<0>, C4<0>;
L_0x1fddd70 .functor AND 1, L_0x1fdd290, L_0x1fdda80, C4<1>, C4<1>;
v0x1fd11a0_0 .net *"_ivl_0", 0 0, L_0x1fd7c60;  1 drivers
v0x1fd1280_0 .net *"_ivl_10", 0 0, L_0x1fd8320;  1 drivers
v0x1fd1360_0 .net *"_ivl_100", 0 0, L_0x1fdbe80;  1 drivers
v0x1fd1450_0 .net *"_ivl_102", 0 0, L_0x1fdbef0;  1 drivers
v0x1fd1530_0 .net *"_ivl_104", 0 0, L_0x1fdc1b0;  1 drivers
v0x1fd1660_0 .net *"_ivl_106", 0 0, L_0x1fdc270;  1 drivers
v0x1fd1740_0 .net *"_ivl_108", 0 0, L_0x1fdc4a0;  1 drivers
v0x1fd1820_0 .net *"_ivl_110", 0 0, L_0x1fdc5b0;  1 drivers
v0x1fd1900_0 .net *"_ivl_112", 0 0, L_0x1fdc890;  1 drivers
v0x1fd1a70_0 .net *"_ivl_114", 0 0, L_0x1fdc900;  1 drivers
v0x1fd1b50_0 .net *"_ivl_116", 0 0, L_0x1fdcb50;  1 drivers
v0x1fd1c30_0 .net *"_ivl_118", 0 0, L_0x1fdcc60;  1 drivers
v0x1fd1d10_0 .net *"_ivl_12", 0 0, L_0x1fd8470;  1 drivers
v0x1fd1df0_0 .net *"_ivl_120", 0 0, L_0x1fdcec0;  1 drivers
v0x1fd1ed0_0 .net *"_ivl_122", 0 0, L_0x1fdcfd0;  1 drivers
v0x1fd1fb0_0 .net *"_ivl_124", 0 0, L_0x1fdd290;  1 drivers
v0x1fd2090_0 .net *"_ivl_126", 0 0, L_0x1fdd3a0;  1 drivers
v0x1fd2280_0 .net *"_ivl_128", 0 0, L_0x1fdd620;  1 drivers
v0x1fd2360_0 .net *"_ivl_130", 0 0, L_0x1fdd690;  1 drivers
v0x1fd2440_0 .net *"_ivl_132", 0 0, L_0x1fdd9c0;  1 drivers
v0x1fd2520_0 .net *"_ivl_134", 0 0, L_0x1fdda80;  1 drivers
v0x1fd2600_0 .net *"_ivl_14", 0 0, L_0x1fd85f0;  1 drivers
v0x1fd26e0_0 .net *"_ivl_16", 0 0, L_0x1fd8700;  1 drivers
v0x1fd27c0_0 .net *"_ivl_18", 0 0, L_0x1fd8770;  1 drivers
v0x1fd28a0_0 .net *"_ivl_2", 0 0, L_0x1fd7cf0;  1 drivers
v0x1fd2980_0 .net *"_ivl_20", 0 0, L_0x1fd88e0;  1 drivers
v0x1fd2a60_0 .net *"_ivl_22", 0 0, L_0x1fd89a0;  1 drivers
v0x1fd2b40_0 .net *"_ivl_24", 0 0, L_0x1fd8a80;  1 drivers
v0x1fd2c20_0 .net *"_ivl_26", 0 0, L_0x1fd8b40;  1 drivers
v0x1fd2d00_0 .net *"_ivl_30", 0 0, L_0x1fd8d70;  1 drivers
v0x1fd2de0_0 .net *"_ivl_32", 0 0, L_0x1fd8e70;  1 drivers
v0x1fd2ec0_0 .net *"_ivl_34", 0 0, L_0x1fd8ee0;  1 drivers
v0x1fd2fa0_0 .net *"_ivl_36", 0 0, L_0x1fd9090;  1 drivers
v0x1fd3290_0 .net *"_ivl_38", 0 0, L_0x1fd9150;  1 drivers
v0x1fd3370_0 .net *"_ivl_4", 0 0, L_0x1fd7ee0;  1 drivers
v0x1fd3450_0 .net *"_ivl_40", 0 0, L_0x1fd9270;  1 drivers
v0x1fd3530_0 .net *"_ivl_42", 0 0, L_0x1fd9330;  1 drivers
v0x1fd3610_0 .net *"_ivl_44", 0 0, L_0x1fd94b0;  1 drivers
v0x1fd36f0_0 .net *"_ivl_46", 0 0, L_0x1fd9520;  1 drivers
v0x1fd37d0_0 .net *"_ivl_48", 0 0, L_0x1fd9700;  1 drivers
v0x1fd38b0_0 .net *"_ivl_50", 0 0, L_0x1fd9810;  1 drivers
v0x1fd3990_0 .net *"_ivl_52", 0 0, L_0x1fd9960;  1 drivers
v0x1fd3a70_0 .net *"_ivl_54", 0 0, L_0x1fd9a20;  1 drivers
v0x1fd3b50_0 .net *"_ivl_56", 0 0, L_0x1fd9b80;  1 drivers
v0x1fd3c30_0 .net *"_ivl_58", 0 0, L_0x1fd9c90;  1 drivers
v0x1fd3d10_0 .net *"_ivl_6", 0 0, L_0x1fd8060;  1 drivers
v0x1fd3df0_0 .net *"_ivl_60", 0 0, L_0x1fd9e00;  1 drivers
v0x1fd3ed0_0 .net *"_ivl_62", 0 0, L_0x1fd9f10;  1 drivers
v0x1fd3fb0_0 .net *"_ivl_64", 0 0, L_0x1fda130;  1 drivers
v0x1fd4090_0 .net *"_ivl_66", 0 0, L_0x1fda1a0;  1 drivers
v0x1fd4170_0 .net *"_ivl_68", 0 0, L_0x1fda380;  1 drivers
v0x1fd4250_0 .net *"_ivl_70", 0 0, L_0x1fda440;  1 drivers
v0x1fd4330_0 .net *"_ivl_72", 0 0, L_0x1fda5e0;  1 drivers
v0x1fd4410_0 .net *"_ivl_74", 0 0, L_0x1fda6f0;  1 drivers
v0x1fd44f0_0 .net *"_ivl_76", 0 0, L_0x1fda4b0;  1 drivers
v0x1fd45d0_0 .net *"_ivl_78", 0 0, L_0x1fda520;  1 drivers
v0x1fd46b0_0 .net *"_ivl_8", 0 0, L_0x1fd81a0;  1 drivers
v0x1fd4790_0 .net *"_ivl_80", 0 0, L_0x1fda950;  1 drivers
v0x1fd4870_0 .net *"_ivl_82", 0 0, L_0x1fda9c0;  1 drivers
v0x1fd4950_0 .net *"_ivl_84", 0 0, L_0x1fdac30;  1 drivers
v0x1fd4a30_0 .net *"_ivl_86", 0 0, L_0x1fdacf0;  1 drivers
v0x1fd4b10_0 .net *"_ivl_88", 0 0, L_0x1fdaf70;  1 drivers
v0x1fd4bf0_0 .net *"_ivl_90", 0 0, L_0x1fdafe0;  1 drivers
v0x1fd4cd0_0 .net *"_ivl_92", 0 0, L_0x1fdb220;  1 drivers
v0x1fd4db0_0 .net *"_ivl_94", 0 0, L_0x1fdb4f0;  1 drivers
v0x1fd52a0_0 .net *"_ivl_96", 0 0, L_0x1fdb950;  1 drivers
v0x1fd5380_0 .net *"_ivl_98", 0 0, L_0x1fdba60;  1 drivers
v0x1fd5460_0 .net "a", 0 0, v0x1fd0810_0;  alias, 1 drivers
v0x1fd5500_0 .net "b", 0 0, v0x1fd08b0_0;  alias, 1 drivers
v0x1fd55f0_0 .net "c", 0 0, v0x1fd0950_0;  alias, 1 drivers
v0x1fd56e0_0 .net "d", 0 0, v0x1fd0a90_0;  alias, 1 drivers
v0x1fd57d0_0 .net "out_pos", 0 0, L_0x1fddd70;  alias, 1 drivers
v0x1fd5890_0 .net "out_sop", 0 0, L_0x1fd8a10;  alias, 1 drivers
S_0x1fd5a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f81200;
 .timescale -12 -12;
E_0x1f679f0 .event anyedge, v0x1fd6800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fd6800_0;
    %nor/r;
    %assign/vec4 v0x1fd6800_0, 0;
    %wait E_0x1f679f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fcfce0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd0b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd0c20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fcfce0;
T_4 ;
    %wait E_0x1f7f9e0;
    %load/vec4 v0x1fd0cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fd0b80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fcfce0;
T_5 ;
    %wait E_0x1f7f880;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %wait E_0x1f7f880;
    %load/vec4 v0x1fd0b80_0;
    %store/vec4 v0x1fd0c20_0, 0, 1;
    %fork t_1, S_0x1fd0010;
    %jmp t_0;
    .scope S_0x1fd0010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fd0250_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fd0250_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f7f880;
    %load/vec4 v0x1fd0250_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd0250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fd0250_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fcfce0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f7f9e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd0a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd0950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd08b0_0, 0;
    %assign/vec4 v0x1fd0810_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fd0b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fd0c20_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f81200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd63a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd6800_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f81200;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fd63a0_0;
    %inv;
    %store/vec4 v0x1fd63a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f81200;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fd09f0_0, v0x1fd6970_0, v0x1fd61c0_0, v0x1fd6260_0, v0x1fd6300_0, v0x1fd6440_0, v0x1fd66c0_0, v0x1fd6620_0, v0x1fd6580_0, v0x1fd64e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f81200;
T_9 ;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f81200;
T_10 ;
    %wait E_0x1f7f9e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd6760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd6760_0, 4, 32;
    %load/vec4 v0x1fd68a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd6760_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd6760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd6760_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fd66c0_0;
    %load/vec4 v0x1fd66c0_0;
    %load/vec4 v0x1fd6620_0;
    %xor;
    %load/vec4 v0x1fd66c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd6760_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd6760_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fd6580_0;
    %load/vec4 v0x1fd6580_0;
    %load/vec4 v0x1fd64e0_0;
    %xor;
    %load/vec4 v0x1fd6580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd6760_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fd6760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd6760_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter5/response0/top_module.sv";
