<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_mmu_stlb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_mmu_stlb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_mmu_stlb')">kv_mmu_stlb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"><a href="mod2020.html#Line" > 70.00</a></td>
<td class="s7 cl rt"><a href="mod2020.html#Cond" > 70.00</a></td>
<td class="s0 cl rt"><a href="mod2020.html#Toggle" >  6.67</a></td>
<td class="s0 cl rt"><a href="mod2020.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod2020.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2020.html#inst_tag_140183"  onclick="showContent('inst_tag_140183')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_mmu.gen_mmu_enable.u_kv_mmu_stlb</a></td>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"><a href="mod2020.html#Line" > 70.00</a></td>
<td class="s7 cl rt"><a href="mod2020.html#Cond" > 70.00</a></td>
<td class="s0 cl rt"><a href="mod2020.html#Toggle" >  6.67</a></td>
<td class="s0 cl rt"><a href="mod2020.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod2020.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_mmu_stlb'>
<hr>
<a name="inst_tag_140183"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_140183" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_mmu.gen_mmu_enable.u_kv_mmu_stlb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"><a href="mod2020.html#Line" > 70.00</a></td>
<td class="s7 cl rt"><a href="mod2020.html#Cond" > 70.00</a></td>
<td class="s0 cl rt"><a href="mod2020.html#Toggle" >  6.67</a></td>
<td class="s0 cl rt"><a href="mod2020.html#FSM" >  0.00</a></td>
<td class="s6 cl rt"><a href="mod2020.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.67</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="s0 cl rt">  6.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.81</td>
<td class="s6 cl rt"> 66.89</td>
<td class="s5 cl rt"> 56.86</td>
<td class="s1 cl rt"> 11.70</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 63.60</td>
<td class="wht cl rt"></td>
<td><a href="mod3262.html#inst_tag_250735" >kv_mmu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_mmu_stlb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2020.html" >kv_mmu_stlb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>30</td><td>21</td><td>70.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83587</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>83596</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>84133</td><td>20</td><td>11</td><td>55.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84180</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
83586                   always @(posedge core_clk or negedge core_reset_n) begin
83587      1/1              if (!core_reset_n) begin
83588      1/1                  s24 &lt;= 1'b0;
83589                       end
83590                       else begin
83591      1/1                  s24 &lt;= s0;
83592                       end
83593                   end
83594                   
83595                   always @(posedge core_clk or negedge core_reset_n) begin
83596      1/1              if (!core_reset_n) begin
83597      1/1                  s25 &lt;= {(FUNC_BITS){1'b0}};
83598                       end
83599      1/1              else if (s0) begin
83600      1/1                  s25 &lt;= s1;
83601                       end
                        MISSING_ELSE
83602                   end
83603                   
83604                   generate
83605                       if (STLB_ECC_TYPE == 1) begin:gen_m2_ecc_rdata_ff
83606                           reg s59;
83607                           reg s60;
83608                           reg [1:0] s61;
83609                           wire [31:0] s62;
83610                           wire [31:0] s63;
83611                           wire [31:0] s64;
83612                           wire [31:0] s65;
83613                           wire [31:0] s66;
83614                           wire [31:0] s67;
83615                           wire [31:0] s68;
83616                           wire [31:0] s69;
83617                           wire [7:0] s70;
83618                           wire [7:0] s71;
83619                           wire [7:0] s72;
83620                           wire [7:0] s73;
83621                           wire [7:0] s74;
83622                           wire [7:0] s75;
83623                           wire [7:0] s76;
83624                           wire [7:0] s77;
83625                           always @(posedge core_clk or negedge core_reset_n) begin
83626                               if (!core_reset_n) begin
83627                                   s59 &lt;= 1'b0;
83628                                   s60 &lt;= 1'b0;
83629                                   s61 &lt;= 2'b0;
83630                               end
83631                               else if (s0) begin
83632                                   s59 &lt;= s11;
83633                                   s60 &lt;= s13;
83634                                   s61 &lt;= s8;
83635                               end
83636                           end
83637                   
83638                           assign tlb_cctl_ack = s24 &amp; s25[FUNC_CCTL];
83639                           assign tlb_cctl_raddr = tlb_cctl_waddr;
83640                           kv_zero_ext #(
83641                               .IW(STLB_TAG_REG_DW),
83642                               .OW(32)
83643                           ) u_m1_cctl_tag0_rdata_zext (
83644                               .in(stlb_tag0_rdata[0 +:STLB_TAG_REG_DW]),
83645                               .out(s62)
83646                           );
83647                           kv_zero_ext #(
83648                               .IW(STLB_TAG_REG_DW),
83649                               .OW(32)
83650                           ) u_m1_cctl_tag1_rdata_zext (
83651                               .in(stlb_tag1_rdata[0 +:STLB_TAG_REG_DW]),
83652                               .out(s64)
83653                           );
83654                           kv_zero_ext #(
83655                               .IW(STLB_TAG_REG_DW),
83656                               .OW(32)
83657                           ) u_m1_cctl_tag2_rdata_zext (
83658                               .in(stlb_tag2_rdata[0 +:STLB_TAG_REG_DW]),
83659                               .out(s66)
83660                           );
83661                           kv_zero_ext #(
83662                               .IW(STLB_TAG_REG_DW),
83663                               .OW(32)
83664                           ) u_m1_cctl_tag3_rdata_zext (
83665                               .in(stlb_tag3_rdata[0 +:STLB_TAG_REG_DW]),
83666                               .out(s68)
83667                           );
83668                           kv_zero_ext #(
83669                               .IW(STLB_TAG_RAM_ECC_DW),
83670                               .OW(8)
83671                           ) u_m1_cctl_tag0_ecc_status_zext (
83672                               .in(stlb_tag0_rdata[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83673                               .out(s70)
83674                           );
83675                           kv_zero_ext #(
83676                               .IW(STLB_TAG_RAM_ECC_DW),
83677                               .OW(8)
83678                           ) u_m1_cctl_tag1_ecc_status_zext (
83679                               .in(stlb_tag1_rdata[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83680                               .out(s72)
83681                           );
83682                           kv_zero_ext #(
83683                               .IW(STLB_TAG_RAM_ECC_DW),
83684                               .OW(8)
83685                           ) u_m1_cctl_tag2_ecc_status_zext (
83686                               .in(stlb_tag2_rdata[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83687                               .out(s74)
83688                           );
83689                           kv_zero_ext #(
83690                               .IW(STLB_TAG_RAM_ECC_DW),
83691                               .OW(8)
83692                           ) u_m1_cctl_tag3_ecc_status_zext (
83693                               .in(stlb_tag3_rdata[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83694                               .out(s76)
83695                           );
83696                           kv_zero_ext #(
83697                               .IW(STLB_DATA_REG_DW),
83698                               .OW(32)
83699                           ) u_m1_cctl_data0_rdata_zext (
83700                               .in(stlb_data0_rdata[0 +:STLB_DATA_REG_DW]),
83701                               .out(s63)
83702                           );
83703                           kv_zero_ext #(
83704                               .IW(STLB_DATA_REG_DW),
83705                               .OW(32)
83706                           ) u_m1_cctl_data1_rdata_zext (
83707                               .in(stlb_data1_rdata[0 +:STLB_DATA_REG_DW]),
83708                               .out(s65)
83709                           );
83710                           kv_zero_ext #(
83711                               .IW(STLB_DATA_REG_DW),
83712                               .OW(32)
83713                           ) u_m1_cctl_data2_rdata_zext (
83714                               .in(stlb_data2_rdata[0 +:STLB_DATA_REG_DW]),
83715                               .out(s67)
83716                           );
83717                           kv_zero_ext #(
83718                               .IW(STLB_DATA_REG_DW),
83719                               .OW(32)
83720                           ) u_m1_cctl_data3_rdata_zext (
83721                               .in(stlb_data3_rdata[0 +:STLB_DATA_REG_DW]),
83722                               .out(s69)
83723                           );
83724                           kv_zero_ext #(
83725                               .IW(STLB_DATA_RAM_ECC_DW),
83726                               .OW(8)
83727                           ) u_m1_cctl_data0_ecc_status_zext (
83728                               .in(stlb_data0_rdata[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83729                               .out(s71)
83730                           );
83731                           kv_zero_ext #(
83732                               .IW(STLB_DATA_RAM_ECC_DW),
83733                               .OW(8)
83734                           ) u_m1_cctl_data1_ecc_status_zext (
83735                               .in(stlb_data1_rdata[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83736                               .out(s73)
83737                           );
83738                           kv_zero_ext #(
83739                               .IW(STLB_DATA_RAM_ECC_DW),
83740                               .OW(8)
83741                           ) u_m1_cctl_data2_ecc_status_zext (
83742                               .in(stlb_data2_rdata[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83743                               .out(s75)
83744                           );
83745                           kv_zero_ext #(
83746                               .IW(STLB_DATA_RAM_ECC_DW),
83747                               .OW(8)
83748                           ) u_m1_cctl_data3_ecc_status_zext (
83749                               .in(stlb_data3_rdata[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83750                               .out(s77)
83751                           );
83752                           assign {tlb_cctl_ecc_status,tlb_cctl_rdata} = ({40{s59 &amp; (s61 == 2'b00)}} &amp; {s70,s62}) | ({40{s59 &amp; (s61 == 2'b01)}} &amp; {s72,s64}) | ({40{s59 &amp; (s61 == 2'b10)}} &amp; {s74,s66}) | ({40{s59 &amp; (s61 == 2'b11)}} &amp; {s76,s68}) | ({40{s60 &amp; (s61 == 2'b00)}} &amp; {s71,s63}) | ({40{s60 &amp; (s61 == 2'b01)}} &amp; {s73,s65}) | ({40{s60 &amp; (s61 == 2'b10)}} &amp; {s75,s67}) | ({40{s60 &amp; (s61 == 2'b11)}} &amp; {s77,s69});
83753                           wire s78;
83754                           reg s79;
83755                           wire s80;
83756                           reg [(FUNC_BITS - 1):0] s81;
83757                           reg [STLB_TAG_RAM_DW - 1:0] s82;
83758                           reg [STLB_TAG_RAM_DW - 1:0] s83;
83759                           reg [STLB_TAG_RAM_DW - 1:0] s84;
83760                           reg [STLB_TAG_RAM_DW - 1:0] s85;
83761                           reg [STLB_DATA_RAM_DW - 1:0] s86;
83762                           reg [STLB_DATA_RAM_DW - 1:0] s87;
83763                           reg [STLB_DATA_RAM_DW - 1:0] s88;
83764                           reg [STLB_DATA_RAM_DW - 1:0] s89;
83765                           wire [STLB_TAG_RAM_DW - 1:0] s90;
83766                           wire [STLB_TAG_RAM_DW - 1:0] s91;
83767                           wire [STLB_TAG_RAM_DW - 1:0] s92;
83768                           wire [STLB_TAG_RAM_DW - 1:0] s93;
83769                           wire [STLB_DATA_RAM_DW - 1:0] s94;
83770                           wire [STLB_DATA_RAM_DW - 1:0] s95;
83771                           wire [STLB_DATA_RAM_DW - 1:0] s96;
83772                           wire [STLB_DATA_RAM_DW - 1:0] s97;
83773                           reg [STLB_TAG_RAM_ECC_DW - 1:0] s98;
83774                           reg [STLB_TAG_RAM_ECC_DW - 1:0] s99;
83775                           reg [STLB_TAG_RAM_ECC_DW - 1:0] s100;
83776                           reg [STLB_TAG_RAM_ECC_DW - 1:0] s101;
83777                           reg [STLB_DATA_RAM_ECC_DW - 1:0] s102;
83778                           reg [STLB_DATA_RAM_ECC_DW - 1:0] s103;
83779                           reg [STLB_DATA_RAM_ECC_DW - 1:0] s104;
83780                           reg [STLB_DATA_RAM_ECC_DW - 1:0] s105;
83781                           wire s106;
83782                           wire s107;
83783                           wire s108;
83784                           wire s109;
83785                           wire [7:0] s110;
83786                           wire [7:0] s111;
83787                           wire [7:0] s112;
83788                           wire [7:0] s113;
83789                           wire [3:0] s114;
83790                           wire [3:0] s115;
83791                           wire [3:0] s116;
83792                           wire [3:0] s117;
83793                           wire s118;
83794                           wire s119;
83795                           wire s120;
83796                           wire s121;
83797                           wire [7:0] s122;
83798                           wire [7:0] s123;
83799                           wire [7:0] s124;
83800                           wire [7:0] s125;
83801                           wire [3:0] s126;
83802                           wire [3:0] s127;
83803                           wire [3:0] s128;
83804                           wire [3:0] s129;
83805                           reg [1:0] s130;
83806                           reg [1:0] s131;
83807                           reg [1:0] s132;
83808                           reg [1:0] s133;
83809                           reg [1:0] s134;
83810                           reg [1:0] s135;
83811                           reg [1:0] s136;
83812                           reg [1:0] s137;
83813                           wire [1:0] s138;
83814                           wire [1:0] s139;
83815                           wire [1:0] s140;
83816                           wire [1:0] s141;
83817                           wire [1:0] s142;
83818                           wire [1:0] s143;
83819                           wire [1:0] s144;
83820                           wire [1:0] s145;
83821                           assign stlb_pipe_idle = ~s24 &amp; ~s79 &amp; ~s26;
83822                           assign s80 = s24 &amp; ~(|s25[FUNC_WR_MSB:FUNC_WR_LSB]) &amp; ~s25[FUNC_CCTL];
83823                           always @(posedge core_clk or negedge core_reset_n) begin
83824                               if (!core_reset_n) begin
83825                                   s79 &lt;= 1'b0;
83826                               end
83827                               else begin
83828                                   s79 &lt;= s80;
83829                               end
83830                           end
83831                   
83832                           always @(posedge core_clk or negedge core_reset_n) begin
83833                               if (!core_reset_n) begin
83834                                   s81 &lt;= {(FUNC_BITS){1'b0}};
83835                               end
83836                               else if (s80) begin
83837                                   s81 &lt;= s25;
83838                               end
83839                           end
83840                   
83841                           always @(posedge core_clk or negedge core_reset_n) begin
83842                               if (!core_reset_n) begin
83843                                   s82 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
83844                                   s83 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
83845                                   s84 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
83846                                   s85 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
83847                                   s86 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
83848                                   s87 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
83849                                   s88 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
83850                                   s89 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
83851                               end
83852                               else if (s80) begin
83853                                   s82 &lt;= stlb_tag0_rdata;
83854                                   s83 &lt;= stlb_tag1_rdata;
83855                                   s84 &lt;= stlb_tag2_rdata;
83856                                   s85 &lt;= stlb_tag3_rdata;
83857                                   s86 &lt;= stlb_data0_rdata;
83858                                   s87 &lt;= stlb_data1_rdata;
83859                                   s88 &lt;= stlb_data2_rdata;
83860                                   s89 &lt;= stlb_data3_rdata;
83861                               end
83862                           end
83863                   
83864                           assign s78 = s79 &amp; csr_mcache_ctl_tlb_eccen[1];
83865                           kv_mmu_eccdec #(
83866                               .DW(STLB_TAG_REG_DW),
83867                               .PW(STLB_TAG_RAM_ECC_DW)
83868                           ) u_stlb_tag0_rdata_eccdec (
83869                               .clk(core_clk),
83870                               .resetn(core_reset_n),
83871                               .i_valid(s78),
83872                               .i_data(s82[0 +:STLB_TAG_REG_DW]),
83873                               .i_par(s82[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83874                               .o_data(s90[0 +:STLB_TAG_REG_DW]),
83875                               .o_par(s90[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83876                               .o_ecc_corr(s138[0]),
83877                               .o_ecc_uncorr(s138[1])
83878                           );
83879                           kv_mmu_eccdec #(
83880                               .DW(STLB_DATA_REG_DW),
83881                               .PW(STLB_DATA_RAM_ECC_DW)
83882                           ) u_stlb_data0_rdata_eccdec (
83883                               .clk(core_clk),
83884                               .resetn(core_reset_n),
83885                               .i_valid(s78),
83886                               .i_data(s86[0 +:STLB_DATA_REG_DW]),
83887                               .i_par(s86[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83888                               .o_data(s94[0 +:STLB_DATA_REG_DW]),
83889                               .o_par(s94[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83890                               .o_ecc_corr(s139[0]),
83891                               .o_ecc_uncorr(s139[1])
83892                           );
83893                           kv_mmu_eccdec #(
83894                               .DW(STLB_TAG_REG_DW),
83895                               .PW(STLB_TAG_RAM_ECC_DW)
83896                           ) u_stlb_tag1_rdata_eccdec (
83897                               .clk(core_clk),
83898                               .resetn(core_reset_n),
83899                               .i_valid(s78),
83900                               .i_data(s83[0 +:STLB_TAG_REG_DW]),
83901                               .i_par(s83[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83902                               .o_data(s91[0 +:STLB_TAG_REG_DW]),
83903                               .o_par(s91[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83904                               .o_ecc_corr(s140[0]),
83905                               .o_ecc_uncorr(s140[1])
83906                           );
83907                           kv_mmu_eccdec #(
83908                               .DW(STLB_DATA_REG_DW),
83909                               .PW(STLB_DATA_RAM_ECC_DW)
83910                           ) u_stlb_data1_rdata_eccdec (
83911                               .clk(core_clk),
83912                               .resetn(core_reset_n),
83913                               .i_valid(s78),
83914                               .i_data(s87[0 +:STLB_DATA_REG_DW]),
83915                               .i_par(s87[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83916                               .o_data(s95[0 +:STLB_DATA_REG_DW]),
83917                               .o_par(s95[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83918                               .o_ecc_corr(s141[0]),
83919                               .o_ecc_uncorr(s141[1])
83920                           );
83921                           kv_mmu_eccdec #(
83922                               .DW(STLB_TAG_REG_DW),
83923                               .PW(STLB_TAG_RAM_ECC_DW)
83924                           ) u_stlb_tag2_rdata_eccdec (
83925                               .clk(core_clk),
83926                               .resetn(core_reset_n),
83927                               .i_valid(s78),
83928                               .i_data(s84[0 +:STLB_TAG_REG_DW]),
83929                               .i_par(s84[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83930                               .o_data(s92[0 +:STLB_TAG_REG_DW]),
83931                               .o_par(s92[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83932                               .o_ecc_corr(s142[0]),
83933                               .o_ecc_uncorr(s142[1])
83934                           );
83935                           kv_mmu_eccdec #(
83936                               .DW(STLB_DATA_REG_DW),
83937                               .PW(STLB_DATA_RAM_ECC_DW)
83938                           ) u_stlb_data2_rdata_eccdec (
83939                               .clk(core_clk),
83940                               .resetn(core_reset_n),
83941                               .i_valid(s78),
83942                               .i_data(s88[0 +:STLB_DATA_REG_DW]),
83943                               .i_par(s88[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83944                               .o_data(s96[0 +:STLB_DATA_REG_DW]),
83945                               .o_par(s96[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83946                               .o_ecc_corr(s143[0]),
83947                               .o_ecc_uncorr(s143[1])
83948                           );
83949                           kv_mmu_eccdec #(
83950                               .DW(STLB_TAG_REG_DW),
83951                               .PW(STLB_TAG_RAM_ECC_DW)
83952                           ) u_stlb_tag3_rdata_eccdec (
83953                               .clk(core_clk),
83954                               .resetn(core_reset_n),
83955                               .i_valid(s78),
83956                               .i_data(s85[0 +:STLB_TAG_REG_DW]),
83957                               .i_par(s85[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83958                               .o_data(s93[0 +:STLB_TAG_REG_DW]),
83959                               .o_par(s93[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW]),
83960                               .o_ecc_corr(s144[0]),
83961                               .o_ecc_uncorr(s144[1])
83962                           );
83963                           kv_mmu_eccdec #(
83964                               .DW(STLB_DATA_REG_DW),
83965                               .PW(STLB_DATA_RAM_ECC_DW)
83966                           ) u_stlb_data3_rdata_eccdec (
83967                               .clk(core_clk),
83968                               .resetn(core_reset_n),
83969                               .i_valid(s78),
83970                               .i_data(s89[0 +:STLB_DATA_REG_DW]),
83971                               .i_par(s89[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83972                               .o_data(s97[0 +:STLB_DATA_REG_DW]),
83973                               .o_par(s97[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW]),
83974                               .o_ecc_corr(s145[0]),
83975                               .o_ecc_uncorr(s145[1])
83976                           );
83977                           assign s27 = s79;
83978                           always @(posedge core_clk or negedge core_reset_n) begin
83979                               if (!core_reset_n) begin
83980                                   s28 &lt;= {(FUNC_BITS){1'b0}};
83981                                   s35 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
83982                                   s36 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
83983                                   s37 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
83984                                   s38 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
83985                                   s43 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
83986                                   s44 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
83987                                   s45 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
83988                                   s46 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
83989                                   s98 &lt;= {(STLB_TAG_RAM_ECC_DW){1'b0}};
83990                                   s99 &lt;= {(STLB_TAG_RAM_ECC_DW){1'b0}};
83991                                   s100 &lt;= {(STLB_TAG_RAM_ECC_DW){1'b0}};
83992                                   s101 &lt;= {(STLB_TAG_RAM_ECC_DW){1'b0}};
83993                                   s102 &lt;= {(STLB_DATA_RAM_ECC_DW){1'b0}};
83994                                   s103 &lt;= {(STLB_DATA_RAM_ECC_DW){1'b0}};
83995                                   s104 &lt;= {(STLB_DATA_RAM_ECC_DW){1'b0}};
83996                                   s105 &lt;= {(STLB_DATA_RAM_ECC_DW){1'b0}};
83997                                   s130 &lt;= 2'b0;
83998                                   s132 &lt;= 2'b0;
83999                                   s134 &lt;= 2'b0;
84000                                   s136 &lt;= 2'b0;
84001                                   s131 &lt;= 2'b0;
84002                                   s133 &lt;= 2'b0;
84003                                   s135 &lt;= 2'b0;
84004                                   s137 &lt;= 2'b0;
84005                               end
84006                               else if (s27) begin
84007                                   s28 &lt;= s81;
84008                                   s35 &lt;= s90;
84009                                   s36 &lt;= s91;
84010                                   s37 &lt;= s92;
84011                                   s38 &lt;= s93;
84012                                   s43 &lt;= s94;
84013                                   s44 &lt;= s95;
84014                                   s45 &lt;= s96;
84015                                   s46 &lt;= s97;
84016                                   s98 &lt;= s82[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW];
84017                                   s99 &lt;= s83[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW];
84018                                   s100 &lt;= s84[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW];
84019                                   s101 &lt;= s85[STLB_TAG_REG_DW +:STLB_TAG_RAM_ECC_DW];
84020                                   s102 &lt;= s86[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW];
84021                                   s103 &lt;= s87[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW];
84022                                   s104 &lt;= s88[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW];
84023                                   s105 &lt;= s89[STLB_DATA_REG_DW +:STLB_DATA_RAM_ECC_DW];
84024                                   s130 &lt;= s138;
84025                                   s132 &lt;= s140;
84026                                   s134 &lt;= s142;
84027                                   s136 &lt;= s144;
84028                                   s131 &lt;= s139;
84029                                   s133 &lt;= s141;
84030                                   s135 &lt;= s143;
84031                                   s137 &lt;= s145;
84032                               end
84033                           end
84034                   
84035                           assign stlb0_ram_rdata = (s26 &amp; csr_mcache_ctl_tlb_eccen[1]) ? {(STLB_REG_DW){~(s130[1] | s131[1])}} &amp; {s35[0 +:STLB_TAG_REG_DW],s43[0 +:STLB_DATA_REG_DW]} : {s35[0 +:STLB_TAG_REG_DW],s43[0 +:STLB_DATA_REG_DW]};
84036                           assign stlb1_ram_rdata = (s26 &amp; csr_mcache_ctl_tlb_eccen[1]) ? {(STLB_REG_DW){~(s132[1] | s133[1])}} &amp; {s36[0 +:STLB_TAG_REG_DW],s44[0 +:STLB_DATA_REG_DW]} : {s36[0 +:STLB_TAG_REG_DW],s44[0 +:STLB_DATA_REG_DW]};
84037                           assign stlb2_ram_rdata = (s26 &amp; csr_mcache_ctl_tlb_eccen[1]) ? {(STLB_REG_DW){~(s134[1] | s135[1])}} &amp; {s37[0 +:STLB_TAG_REG_DW],s45[0 +:STLB_DATA_REG_DW]} : {s37[0 +:STLB_TAG_REG_DW],s45[0 +:STLB_DATA_REG_DW]};
84038                           assign stlb3_ram_rdata = (s26 &amp; csr_mcache_ctl_tlb_eccen[1]) ? {(STLB_REG_DW){~(s136[1] | s137[1])}} &amp; {s38[0 +:STLB_TAG_REG_DW],s46[0 +:STLB_DATA_REG_DW]} : {s38[0 +:STLB_TAG_REG_DW],s46[0 +:STLB_DATA_REG_DW]};
84039                           assign s29 = (s26 &amp; csr_mcache_ctl_tlb_eccen[1] &amp; (|s52)) | (s26 &amp; s28[FUNC_SFENCE] &amp; (|s34));
84040                           assign s39 = {STLB_TAG_RAM_DW{~(s130[1] | s131[1]) &amp; ~s28[FUNC_SFENCE]}} &amp; s35;
84041                           assign s40 = {STLB_TAG_RAM_DW{~(s132[1] | s133[1]) &amp; ~s28[FUNC_SFENCE]}} &amp; s36;
84042                           assign s41 = {STLB_TAG_RAM_DW{~(s134[1] | s135[1]) &amp; ~s28[FUNC_SFENCE]}} &amp; s37;
84043                           assign s42 = {STLB_TAG_RAM_DW{~(s136[1] | s137[1]) &amp; ~s28[FUNC_SFENCE]}} &amp; s38;
84044                           assign s47 = {STLB_DATA_RAM_DW{~(s130[1] | s131[1]) &amp; ~s28[FUNC_SFENCE]}} &amp; s43;
84045                           assign s48 = {STLB_DATA_RAM_DW{~(s132[1] | s133[1]) &amp; ~s28[FUNC_SFENCE]}} &amp; s44;
84046                           assign s49 = {STLB_DATA_RAM_DW{~(s134[1] | s135[1]) &amp; ~s28[FUNC_SFENCE]}} &amp; s45;
84047                           assign s50 = {STLB_DATA_RAM_DW{~(s136[1] | s137[1]) &amp; ~s28[FUNC_SFENCE]}} &amp; s46;
84048                           assign s52 = {((|s136) | (|s137)),((|s134) | (|s135)),((|s132) | (|s133)),((|s130) | (|s131))};
84049                           assign s106 = s26 &amp; s28[FUNC_STLB] &amp; (&amp;csr_mcache_ctl_tlb_eccen[1:0]) &amp; (|s130);
84050                           kv_zero_ext #(
84051                               .IW(STLB_TAG_RAM_ECC_DW),
84052                               .OW(8)
84053                           ) u_stlb_tag0_mecc_code_code_zext (
84054                               .in(s98),
84055                               .out(s110)
84056                           );
84057                           assign s114 = 4'd6;
84058                           assign s107 = s26 &amp; s28[FUNC_STLB] &amp; (&amp;csr_mcache_ctl_tlb_eccen[1:0]) &amp; (|s132);
84059                           kv_zero_ext #(
84060                               .IW(STLB_TAG_RAM_ECC_DW),
84061                               .OW(8)
84062                           ) u_stlb_tag1_mecc_code_code_zext (
84063                               .in(s99),
84064                               .out(s111)
84065                           );
84066                           assign s115 = 4'd6;
84067                           assign s108 = s26 &amp; s28[FUNC_STLB] &amp; (&amp;csr_mcache_ctl_tlb_eccen[1:0]) &amp; (|s134);
84068                           kv_zero_ext #(
84069                               .IW(STLB_TAG_RAM_ECC_DW),
84070                               .OW(8)
84071                           ) u_stlb_tag2_mecc_code_code_zext (
84072                               .in(s100),
84073                               .out(s112)
84074                           );
84075                           assign s116 = 4'd6;
84076                           assign s109 = s26 &amp; s28[FUNC_STLB] &amp; (&amp;csr_mcache_ctl_tlb_eccen[1:0]) &amp; (|s136);
84077                           kv_zero_ext #(
84078                               .IW(STLB_TAG_RAM_ECC_DW),
84079                               .OW(8)
84080                           ) u_stlb_tag3_mecc_code_code_zext (
84081                               .in(s101),
84082                               .out(s113)
84083                           );
84084                           assign s117 = 4'd6;
84085                           assign s118 = s26 &amp; s28[FUNC_STLB] &amp; (&amp;csr_mcache_ctl_tlb_eccen[1:0]) &amp; (|s131);
84086                           kv_zero_ext #(
84087                               .IW(STLB_DATA_RAM_ECC_DW),
84088                               .OW(8)
84089                           ) u_stlb_data0_mecc_code_code_zext (
84090                               .in(s102),
84091                               .out(s122)
84092                           );
84093                           assign s126 = 4'd7;
84094                           assign s119 = s26 &amp; s28[FUNC_STLB] &amp; (&amp;csr_mcache_ctl_tlb_eccen[1:0]) &amp; (|s133);
84095                           kv_zero_ext #(
84096                               .IW(STLB_DATA_RAM_ECC_DW),
84097                               .OW(8)
84098                           ) u_stlb_data1_mecc_code_code_zext (
84099                               .in(s103),
84100                               .out(s123)
84101                           );
84102                           assign s127 = 4'd7;
84103                           assign s120 = s26 &amp; s28[FUNC_STLB] &amp; (&amp;csr_mcache_ctl_tlb_eccen[1:0]) &amp; (|s135);
84104                           kv_zero_ext #(
84105                               .IW(STLB_DATA_RAM_ECC_DW),
84106                               .OW(8)
84107                           ) u_stlb_data2_mecc_code_code_zext (
84108                               .in(s104),
84109                               .out(s124)
84110                           );
84111                           assign s128 = 4'd7;
84112                           assign s121 = s26 &amp; s28[FUNC_STLB] &amp; (&amp;csr_mcache_ctl_tlb_eccen[1:0]) &amp; (|s137);
84113                           kv_zero_ext #(
84114                               .IW(STLB_DATA_RAM_ECC_DW),
84115                               .OW(8)
84116                           ) u_stlb_data3_mecc_code_code_zext (
84117                               .in(s105),
84118                               .out(s125)
84119                           );
84120                           assign s129 = 4'd7;
84121                           assign {stlb_mecc_code_ramid,stlb_mecc_code_corr,stlb_mecc_code_code,stlb_mecc_code_error} = s106 ? {s114,1'b1,s110,1'b1} : s107 ? {s115,1'b1,s111,1'b1} : s108 ? {s116,1'b1,s112,1'b1} : s109 ? {s117,1'b1,s113,1'b1} : s118 ? {s126,1'b1,s122,1'b1} : s119 ? {s127,1'b1,s123,1'b1} : s120 ? {s128,1'b1,s124,1'b1} : s121 ? {s129,1'b1,s125,1'b1} : 14'b0;
84122                           wire nds_unused_stlb_data = (|stlb0_rdata) | (|stlb1_rdata) | (|stlb2_rdata) | (|stlb3_rdata);
84123                           assign sfence_done = (~s24 &amp; ~s79 &amp; s26 &amp; s28[FUNC_SFENCE] &amp; s28[FUNC_LAST] &amp; ~s29) | (s24 &amp; ~s79 &amp; s25[FUNC_SFENCE] &amp; s25[FUNC_LAST] &amp; (|s25[FUNC_WR_MSB:FUNC_WR_LSB]));
84124                       end
84125                       else begin:gen_m2_no_ecc_rdata_ff
84126                           assign tlb_cctl_ack = 1'b0;
84127                           assign tlb_cctl_raddr = {32{1'b0}};
84128                           assign tlb_cctl_rdata = {32{1'b0}};
84129                           assign tlb_cctl_ecc_status = 8'b0;
84130                           assign stlb_pipe_idle = ~s24 &amp; ~s26;
84131                           assign s27 = s24 &amp; ~(|s25[FUNC_WR_MSB:FUNC_WR_LSB]);
84132                           always @(posedge core_clk or negedge core_reset_n) begin
84133      1/1                      if (!core_reset_n) begin
84134      1/1                          s28 &lt;= {(FUNC_BITS){1'b0}};
84135      1/1                          s35 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
84136      1/1                          s36 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
84137      1/1                          s37 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
84138      1/1                          s38 &lt;= {(STLB_TAG_RAM_DW){1'b0}};
84139      1/1                          s43 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
84140      1/1                          s44 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
84141      1/1                          s45 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
84142      1/1                          s46 &lt;= {(STLB_DATA_RAM_DW){1'b0}};
84143                               end
84144      1/1                      else if (s27) begin
84145      <font color = "red">0/1     ==>                  s28 &lt;= s25;</font>
84146      <font color = "red">0/1     ==>                  s35 &lt;= stlb0_rdata[STLB_DATA_RAM_DW +:STLB_TAG_RAM_DW];</font>
84147      <font color = "red">0/1     ==>                  s36 &lt;= stlb1_rdata[STLB_DATA_RAM_DW +:STLB_TAG_RAM_DW];</font>
84148      <font color = "red">0/1     ==>                  s37 &lt;= stlb2_rdata[STLB_DATA_RAM_DW +:STLB_TAG_RAM_DW];</font>
84149      <font color = "red">0/1     ==>                  s38 &lt;= stlb3_rdata[STLB_DATA_RAM_DW +:STLB_TAG_RAM_DW];</font>
84150      <font color = "red">0/1     ==>                  s43 &lt;= stlb0_rdata[0 +:STLB_DATA_RAM_DW];</font>
84151      <font color = "red">0/1     ==>                  s44 &lt;= stlb1_rdata[0 +:STLB_DATA_RAM_DW];</font>
84152      <font color = "red">0/1     ==>                  s45 &lt;= stlb2_rdata[0 +:STLB_DATA_RAM_DW];</font>
84153      <font color = "red">0/1     ==>                  s46 &lt;= stlb3_rdata[0 +:STLB_DATA_RAM_DW];</font>
84154                               end
                        MISSING_ELSE
84155                           end
84156                   
84157                           wire nds_unused_stlb_data = (|stlb_tag0_rdata) | (|stlb_tag1_rdata) | (|stlb_tag2_rdata) | (|stlb_tag3_rdata) | (|stlb_data0_rdata) | (|stlb_data1_rdata) | (|stlb_data2_rdata) | (|stlb_data3_rdata);
84158                           assign s29 = (s26 &amp; s28[FUNC_SFENCE] &amp; (|s34));
84159                           assign s52 = 4'b0;
84160                           assign stlb_mecc_code_error = 1'b0;
84161                           assign stlb_mecc_code_code = 8'b0;
84162                           assign stlb_mecc_code_corr = 1'b0;
84163                           assign stlb_mecc_code_ramid = 4'b0;
84164                           assign stlb0_ram_rdata = {s35[0 +:STLB_TAG_REG_DW],s43[0 +:STLB_DATA_REG_DW]};
84165                           assign stlb1_ram_rdata = {s36[0 +:STLB_TAG_REG_DW],s44[0 +:STLB_DATA_REG_DW]};
84166                           assign stlb2_ram_rdata = {s37[0 +:STLB_TAG_REG_DW],s45[0 +:STLB_DATA_REG_DW]};
84167                           assign stlb3_ram_rdata = {s38[0 +:STLB_TAG_REG_DW],s46[0 +:STLB_DATA_REG_DW]};
84168                           assign s39 = s35;
84169                           assign s40 = s36;
84170                           assign s41 = s37;
84171                           assign s42 = s38;
84172                           assign s47 = s43;
84173                           assign s48 = s44;
84174                           assign s49 = s45;
84175                           assign s50 = s46;
84176                           assign sfence_done = (~s24 &amp; s26 &amp; s28[FUNC_SFENCE] &amp; s28[FUNC_LAST] &amp; ~s29) | (s24 &amp; s25[FUNC_SFENCE] &amp; s25[FUNC_LAST] &amp; (|s25[FUNC_WR_MSB:FUNC_WR_LSB]));
84177                       end
84178                   endgenerate
84179                   always @(posedge core_clk or negedge core_reset_n) begin
84180      1/1              if (!core_reset_n) begin
84181      1/1                  s26 &lt;= 1'b0;
84182                       end
84183                       else begin
84184      1/1                  s26 &lt;= s27;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2020.html" >kv_mmu_stlb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>30</td><td>21</td><td>70.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>30</td><td>21</td><td>70.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 EXPRESSION 
 Number  Term
      1  s29 ? ({s28[FUNC_STLB:FUNC_CCTL], (s52 | s34), s28[FUNC_LAST], s28[FUNC_IDX:0]}) : (tlb_cctl_gnt ? ({4'b1, s23, 1'b1, s7}) : (s4 ? ({s25[FUNC_STLB:FUNC_CCTL], {4 {s25[FUNC_SFENCE_MODE_FLUSH]}}, s5, s6}) : (s2 ? ({4'b0010, 4'b0, 1'b1, sfence_va[((12 + STLB_RAM_AW) - 1):12]}) : (s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}}))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION 
 Number  Term
      1  tlb_cctl_gnt ? ({4'b1, s23, 1'b1, s7}) : (s4 ? ({s25[FUNC_STLB:FUNC_CCTL], {4 {s25[FUNC_SFENCE_MODE_FLUSH]}}, s5, s6}) : (s2 ? ({4'b0010, 4'b0, 1'b1, sfence_va[((12 + STLB_RAM_AW) - 1):12]}) : (s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}})))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION 
 Number  Term
      1  s4 ? ({s25[FUNC_STLB:FUNC_CCTL], {4 {s25[FUNC_SFENCE_MODE_FLUSH]}}, s5, s6}) : (s2 ? ({4'b0010, 4'b0, 1'b1, sfence_va[((12 + STLB_RAM_AW) - 1):12]}) : (s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}}))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION 
 Number  Term
      1  s2 ? ({4'b0010, 4'b0, 1'b1, sfence_va[((12 + STLB_RAM_AW) - 1):12]}) : (s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}})))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION 
 Number  Term
      1  s3 ? ({4'b0010, {4 {s1[FUNC_SFENCE_MODE_FLUSH]}}, 1'b0, {STLB_RAM_AW {1'b0}}}) : (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION (ptw_ram_gnt ? ({4'b0100, ptw_ram_we, 1'b1, ptw_ram_idx}) : (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}})))
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83581
 SUB-EXPRESSION (stlb_ram_gnt ? ({4'b1000, 4'b0, 1'b1, stlb_ram_idx}) : ({(FUNC_STLB + 1) {1'b0}}))
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83582
 EXPRESSION (s29 ? s28[FUNC_SFENCE_MODE_FLUSH] : (s4 ? s25[FUNC_SFENCE_MODE_FLUSH] : sfence_mode_flush_all))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83582
 SUB-EXPRESSION (s4 ? s25[FUNC_SFENCE_MODE_FLUSH] : sfence_mode_flush_all)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83583
 EXPRESSION (s29 ? s28[FUNC_SFENCE_MODE_VA] : (s4 ? s25[FUNC_SFENCE_MODE_VA] : sfence_mode_va))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83583
 SUB-EXPRESSION (s4 ? s25[FUNC_SFENCE_MODE_VA] : sfence_mode_va)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83584
 EXPRESSION (s29 ? s28[FUNC_SFENCE_MODE_ASID] : (s4 ? s25[FUNC_SFENCE_MODE_ASID] : sfence_mode_asid))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83584
 SUB-EXPRESSION (s4 ? s25[FUNC_SFENCE_MODE_ASID] : sfence_mode_asid)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83585
 EXPRESSION (s29 ? s28[FUNC_SFENCE_MODE_VA_ASID] : (s4 ? s25[FUNC_SFENCE_MODE_VA_ASID] : sfence_mode_va_asid))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83585
 SUB-EXPRESSION (s4 ? s25[FUNC_SFENCE_MODE_VA_ASID] : sfence_mode_va_asid)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2020.html" >kv_mmu_stlb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">97</td>
<td class="rt">42</td>
<td class="rt">43.30 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2910</td>
<td class="rt">194</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1455</td>
<td class="rt">97</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1455</td>
<td class="rt">97</td>
<td class="rt">6.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">97</td>
<td class="rt">42</td>
<td class="rt">43.30 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">2910</td>
<td class="rt">194</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1455</td>
<td class="rt">97</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1455</td>
<td class="rt">97</td>
<td class="rt">6.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_tlb_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_tlb_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mecc_code[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_pipe_idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_gnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_command[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_waddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_raddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_ecc_status[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sfence_ram_gnt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_va[31:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sfence_mode_flush_all</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_mode_va</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_mode_asid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sfence_mode_va_asid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptw_ram_gnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptw_ram_idx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptw_ram_we[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ptw_ram_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_ram_gnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_ram_idx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_ram_rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_ram_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_ram_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_ram_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_ram_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_mecc_code_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_mecc_code_code[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_mecc_code_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_mecc_code_ramid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb1_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb2_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb3_wdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb0_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb1_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb2_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb3_rdata[54:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag1_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag2_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag3_wdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_tag0_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag1_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag2_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_tag3_rdata[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data0_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_we</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data1_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data2_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data3_wdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stlb_data0_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data1_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data2_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stlb_data3_rdata[27:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2020.html" >kv_mmu_stlb</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s28</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s28</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>FUNC_LAST</td>
<td class="rt">84176</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE</td>
<td class="rt">84194</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB</td>
<td class="rt">84189</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>FUNC_LAST->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_LAST->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_LAST->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_LAST->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_ASID->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_ASID->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_ASID->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_FLUSH->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_FLUSH->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_FLUSH->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA_ASID->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA_ASID->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_SFENCE_MODE_VA_ASID->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB->FUNC_SFENCE_MODE_ASID</td>
<td class="rt">83584</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB->FUNC_SFENCE_MODE_FLUSH</td>
<td class="rt">83582</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB->FUNC_SFENCE_MODE_VA</td>
<td class="rt">83583</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>FUNC_STLB->FUNC_SFENCE_MODE_VA_ASID</td>
<td class="rt">83585</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2020.html" >kv_mmu_stlb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">30</td>
<td class="rt">20</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">83581</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">83582</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">83583</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">83584</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">83585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83587</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">83596</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">84180</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">84133</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83581      assign s1[FUNC_STLB:0] = s29 ? {s28[FUNC_STLB:FUNC_CCTL],(s52 | s34),s28[FUNC_LAST],s28[FUNC_IDX:0]} : tlb_cctl_gnt ? {4'b0001,s23,1'b1,s7} : s4 ? {s25[FUNC_STLB:FUNC_CCTL],{4{s25[FUNC_SFENCE_MODE_FLUSH]}},s5,s6} : s2 ? {4'b0010,4'b0,1'b1,sfence_va[(12 + STLB_RAM_AW - 1):12]} : s3 ? {4'b0010,{4{s1[FUNC_SFENCE_MODE_FLUSH]}},1'b0,{(STLB_RAM_AW){1'b0}}} : ptw_ram_gnt ? {4'b0100,ptw_ram_we,1'b1,ptw_ram_idx} : stlb_ram_gnt ? {4'b1000,4'b0,1'b1,stlb_ram_idx} : {(FUNC_STLB + 1){1'b0}};
                                        <font color = "red">-1-</font>                                                                                    <font color = "red">-2-</font>                          <font color = "green">-3-</font>                                                                      <font color = "red">-4-</font>                                                             <font color = "green">-5-</font>                                                                                  <font color = "red">-6-</font>                                                    <font color = "red">-7-</font>                  
                                        <font color = "red">==></font>                                                                                    <font color = "red">==></font>                          <font color = "green">==></font>                                                                      <font color = "red">==></font>                                                             <font color = "green">==></font>                                                                                  <font color = "red">==></font>                                                    <font color = "red">==></font>                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83582      assign s1[FUNC_SFENCE_MODE_FLUSH] = s29 ? s28[FUNC_SFENCE_MODE_FLUSH] : s4 ? s25[FUNC_SFENCE_MODE_FLUSH] : sfence_mode_flush_all;
                                                   <font color = "red">-1-</font>                                <font color = "green">-2-</font>   
                                                   <font color = "red">==></font>                                <font color = "green">==></font>   
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83583      assign s1[FUNC_SFENCE_MODE_VA] = s29 ? s28[FUNC_SFENCE_MODE_VA] : s4 ? s25[FUNC_SFENCE_MODE_VA] : sfence_mode_va;
                                                <font color = "red">-1-</font>                             <font color = "green">-2-</font>   
                                                <font color = "red">==></font>                             <font color = "green">==></font>   
                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83584      assign s1[FUNC_SFENCE_MODE_ASID] = s29 ? s28[FUNC_SFENCE_MODE_ASID] : s4 ? s25[FUNC_SFENCE_MODE_ASID] : sfence_mode_asid;
                                                  <font color = "red">-1-</font>                               <font color = "green">-2-</font>   
                                                  <font color = "red">==></font>                               <font color = "green">==></font>   
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83585      assign s1[FUNC_SFENCE_MODE_VA_ASID] = s29 ? s28[FUNC_SFENCE_MODE_VA_ASID] : s4 ? s25[FUNC_SFENCE_MODE_VA_ASID] : sfence_mode_va_asid;
                                                     <font color = "red">-1-</font>                                  <font color = "green">-2-</font>   
                                                     <font color = "red">==></font>                                  <font color = "green">==></font>   
                                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83587          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
83588              s24 <= 1'b0;
           <font color = "green">        ==></font>
83589          end
83590          else begin
83591              s24 <= s0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
83596          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
83597              s25 <= {(FUNC_BITS){1'b0}};
           <font color = "green">        ==></font>
83598          end
83599          else if (s0) begin
                    <font color = "green">-2-</font>  
83600              s25 <= s1;
           <font color = "green">        ==></font>
83601          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84180          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
84181              s26 <= 1'b0;
           <font color = "green">        ==></font>
84182          end
84183          else begin
84184              s26 <= s27;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
84133                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
84134                      s28 <= {(FUNC_BITS){1'b0}};
           <font color = "green">                ==></font>
84135                      s35 <= {(STLB_TAG_RAM_DW){1'b0}};
84136                      s36 <= {(STLB_TAG_RAM_DW){1'b0}};
84137                      s37 <= {(STLB_TAG_RAM_DW){1'b0}};
84138                      s38 <= {(STLB_TAG_RAM_DW){1'b0}};
84139                      s43 <= {(STLB_DATA_RAM_DW){1'b0}};
84140                      s44 <= {(STLB_DATA_RAM_DW){1'b0}};
84141                      s45 <= {(STLB_DATA_RAM_DW){1'b0}};
84142                      s46 <= {(STLB_DATA_RAM_DW){1'b0}};
84143                  end
84144                  else if (s27) begin
                            <font color = "red">-2-</font>  
84145                      s28 <= s25;
           <font color = "red">                ==></font>
84146                      s35 <= stlb0_rdata[STLB_DATA_RAM_DW +:STLB_TAG_RAM_DW];
84147                      s36 <= stlb1_rdata[STLB_DATA_RAM_DW +:STLB_TAG_RAM_DW];
84148                      s37 <= stlb2_rdata[STLB_DATA_RAM_DW +:STLB_TAG_RAM_DW];
84149                      s38 <= stlb3_rdata[STLB_DATA_RAM_DW +:STLB_TAG_RAM_DW];
84150                      s43 <= stlb0_rdata[0 +:STLB_DATA_RAM_DW];
84151                      s44 <= stlb1_rdata[0 +:STLB_DATA_RAM_DW];
84152                      s45 <= stlb2_rdata[0 +:STLB_DATA_RAM_DW];
84153                      s46 <= stlb3_rdata[0 +:STLB_DATA_RAM_DW];
84154                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_140183">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_mmu_stlb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
