* Z:\mnt\design.r\spice\examples\4360-1.asc
C1 N002 0 10µ
R1 N002 0 10
L1 N003 N001 1µ Rser=150m
V1 N007 0 5
R2 N007 N006 1K
V2 N005 0 PWL(0u 0 +1n 0)
M§Q1 N001 N004 N002 N002 Si4892DY
D1 N002 N001 Davalanche
V3 N003 0 PWL(0u 0 100m 0 +1u 20 150m 20 +10u 0 400m 0 +1u 5 800m 5 +1u 20)
XU1 N001 N004 N005 N002 N006 0 LTC4360-1
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1000m startup
.model Davalanche D (Vfwd=0.7 Vrev=32 Ron=0.1 Rrev=0.1 epsilon=.1 revepsilon=.1)
* To model avalanche behavior of NFET
.lib LTC4360-1.sub
.backanno
.end
