<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: RTL Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_s_h_a2__core_1_1_r_t_l.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle">
<div class="title">RTL Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Architecture of the hash core.  
 <a href="class_s_h_a2__core_1_1_r_t_l.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a6e46c1d168a3b5685defd6ac42c5cc47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e46c1d168a3b5685defd6ac42c5cc47">WORD_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6e46c1d168a3b5685defd6ac42c5cc47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word width of the chosen SHA-2 variant.  <a href="#a6e46c1d168a3b5685defd6ac42c5cc47"></a><br /></td></tr>
<tr class="memitem:afcf53c4434814fb1026035591aa2914c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#afcf53c4434814fb1026035591aa2914c">CYCLES_PER_STAGE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">cycles_per_stage</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afcf53c4434814fb1026035591aa2914c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of clock cycles required to complete a pipeline stage.  <a href="#afcf53c4434814fb1026035591aa2914c"></a><br /></td></tr>
<tr class="memitem:a329b3a76c464ed3dc6e5b495d50ef66e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a329b3a76c464ed3dc6e5b495d50ef66e">PREFETCH_STEPS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a8e437f882e7907cfc2f51147c2d94da1">PREFETCH_ROUNDS</a></b> <span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a329b3a76c464ed3dc6e5b495d50ef66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of steps of the word prefetched from the Constants Unit and the Expander pipeline.  <a href="#a329b3a76c464ed3dc6e5b495d50ef66e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:abc86e178a8e0c33e2aea598d7f7b31e4"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#abc86e178a8e0c33e2aea598d7f7b31e4">COMPRESSOR_PIPELINE_CONNECTION</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#ae666662cff4c47f49b7e83e8e2c8c262">PIPELINE_WORDS</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e46c1d168a3b5685defd6ac42c5cc47">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:abc86e178a8e0c33e2aea598d7f7b31e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used to represent compressor pipeline connections.  <a href="#abc86e178a8e0c33e2aea598d7f7b31e4"></a><br /></td></tr>
<tr class="memitem:a2aa71c016872c1e1b50c701954c78b82"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a2aa71c016872c1e1b50c701954c78b82">EXPANDER_PIPELINE_CONNECTION</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a2aa71c016872c1e1b50c701954c78b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used to represent expander pipeline connections.  <a href="#a2aa71c016872c1e1b50c701954c78b82"></a><br /></td></tr>
<tr class="memitem:a9ce16184b180aeeb3e26a4fc13225f4e"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a9ce16184b180aeeb3e26a4fc13225f4e">K_CONNECTION</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e46c1d168a3b5685defd6ac42c5cc47">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a9ce16184b180aeeb3e26a4fc13225f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used to represent ROM to compressor stage connections.  <a href="#a9ce16184b180aeeb3e26a4fc13225f4e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a972df9a0336271053bfb1b2d44c70817"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a972df9a0336271053bfb1b2d44c70817">compressor_pipeline_input</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#abc86e178a8e0c33e2aea598d7f7b31e4">COMPRESSOR_PIPELINE_CONNECTION</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a972df9a0336271053bfb1b2d44c70817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of signals representing the inputs to each stage of the compressor pipeline.  <a href="#a972df9a0336271053bfb1b2d44c70817"></a><br /></td></tr>
<tr class="memitem:a6097697e30b1993ec43e757cb5fb1b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6097697e30b1993ec43e757cb5fb1b18">compressor_pipeline_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#abc86e178a8e0c33e2aea598d7f7b31e4">COMPRESSOR_PIPELINE_CONNECTION</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6097697e30b1993ec43e757cb5fb1b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of signals representing the outputs to each stage of the compressor pipeline.  <a href="#a6097697e30b1993ec43e757cb5fb1b18"></a><br /></td></tr>
<tr class="memitem:a7f9ab9fbe2d1db08c34ddf024ae77591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a7f9ab9fbe2d1db08c34ddf024ae77591">output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7f9ab9fbe2d1db08c34ddf024ae77591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the hash output register.  <a href="#a7f9ab9fbe2d1db08c34ddf024ae77591"></a><br /></td></tr>
<tr class="memitem:a43f2ac33fdb3b3f870ed934a801da1c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a43f2ac33fdb3b3f870ed934a801da1c5">expander_pipeline_input</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a2aa71c016872c1e1b50c701954c78b82">EXPANDER_PIPELINE_CONNECTION</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a43f2ac33fdb3b3f870ed934a801da1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of signals representing the inputs to each stage of the compressor pipeline.  <a href="#a43f2ac33fdb3b3f870ed934a801da1c5"></a><br /></td></tr>
<tr class="memitem:a5318c5670480b6d95bc1fdd17060576e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a5318c5670480b6d95bc1fdd17060576e">expander_pipeline_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a2aa71c016872c1e1b50c701954c78b82">EXPANDER_PIPELINE_CONNECTION</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5318c5670480b6d95bc1fdd17060576e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of signals representing the outputs to each stage of the compressor pipeline.  <a href="#a5318c5670480b6d95bc1fdd17060576e"></a><br /></td></tr>
<tr class="memitem:a5e8a0b5d07728a4d5710d96bc5eaa22b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a5e8a0b5d07728a4d5710d96bc5eaa22b">rom_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a9ce16184b180aeeb3e26a4fc13225f4e">K_CONNECTION</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5e8a0b5d07728a4d5710d96bc5eaa22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array of signals representing the \(K\) constant words input to each stage.  <a href="#a5e8a0b5d07728a4d5710d96bc5eaa22b"></a><br /></td></tr>
<tr class="memitem:a7755aee0694b872d063daa0715595d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a7755aee0694b872d063daa0715595d06">en_hash</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7755aee0694b872d063daa0715595d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal for the hash register.  <a href="#a7755aee0694b872d063daa0715595d06"></a><br /></td></tr>
<tr class="memitem:a3897330e18e9a16cfdcd1f987563e773"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a3897330e18e9a16cfdcd1f987563e773">count</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3897330e18e9a16cfdcd1f987563e773"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal for the step counter.  <a href="#a3897330e18e9a16cfdcd1f987563e773"></a><br /></td></tr>
<tr class="memitem:a327fdcfb089141f3133a51b99df485dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a327fdcfb089141f3133a51b99df485dc">count_stages</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a327fdcfb089141f3133a51b99df485dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal for the stage counter.  <a href="#a327fdcfb089141f3133a51b99df485dc"></a><br /></td></tr>
<tr class="memitem:afb4d32c137b1d25ff9b2d9bf065a4d99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#afb4d32c137b1d25ff9b2d9bf065a4d99">flush_completed</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afb4d32c137b1d25ff9b2d9bf065a4d99"><td class="mdescLeft">&#160;</td><td class="mdescRight">When asserted, the pipeline has been fully flushed.  <a href="#afb4d32c137b1d25ff9b2d9bf065a4d99"></a><br /></td></tr>
<tr class="memitem:a7d53993ab04ce1e200abe001003575ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a7d53993ab04ce1e200abe001003575ac">not_reset_count</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7d53993ab04ce1e200abe001003575ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active-low control signal to reset the step counter.  <a href="#a7d53993ab04ce1e200abe001003575ac"></a><br /></td></tr>
<tr class="memitem:aad6cf7feba46e4bb408ad139a451ab52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#aad6cf7feba46e4bb408ad139a451ab52">end_major_cycle_init</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aad6cf7feba46e4bb408ad139a451ab52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal to drive the stage advance for the expander pipeline.  <a href="#aad6cf7feba46e4bb408ad139a451ab52"></a><br /></td></tr>
<tr class="memitem:a6e2eda05ba06b8ca597175ce7a60209e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6e2eda05ba06b8ca597175ce7a60209e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of the compressor pipeline registers.  <a href="#a6e2eda05ba06b8ca597175ce7a60209e"></a><br /></td></tr>
<tr class="memitem:aa1865caa9ffd20e0eff7e98965376d57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#aa1865caa9ffd20e0eff7e98965376d57">init</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa1865caa9ffd20e0eff7e98965376d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal to initialise the expansion pipeline.  <a href="#aa1865caa9ffd20e0eff7e98965376d57"></a><br /></td></tr>
<tr class="memitem:a1972fcfb9a6a2eef00158b6964a454ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a1972fcfb9a6a2eef00158b6964a454ac">first_major_cycle</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1972fcfb9a6a2eef00158b6964a454ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal to allow starting the hash core.  <a href="#a1972fcfb9a6a2eef00158b6964a454ac"></a><br /></td></tr>
<tr class="memitem:a6f468cb6762497436c5bd4c0fd7a623e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6f468cb6762497436c5bd4c0fd7a623e">ready_cu</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6f468cb6762497436c5bd4c0fd7a623e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ready signal coming from the Control Unit  <a href="#a6f468cb6762497436c5bd4c0fd7a623e"></a><br /></td></tr>
<tr class="memitem:afb038cbd5e51a2ea8634c93fc095b93c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#afb038cbd5e51a2ea8634c93fc095b93c">ready_internal</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afb038cbd5e51a2ea8634c93fc095b93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal copy of the <a class="el" href="class_s_h_a2__core.html#a893483753e4885f3fc77cf3a1e06d244">ready</a> output.  <a href="#afb038cbd5e51a2ea8634c93fc095b93c"></a><br /></td></tr>
<tr class="memitem:a62c0b42a88dbdbe2d4a0be317acc1054"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a62c0b42a88dbdbe2d4a0be317acc1054">valid_in</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a62c0b42a88dbdbe2d4a0be317acc1054"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validity flag for the Compressor pipeline.  <a href="#a62c0b42a88dbdbe2d4a0be317acc1054"></a><br /></td></tr>
<tr class="memitem:a00deae77020f16edd63aedc636d3d9a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a00deae77020f16edd63aedc636d3d9a2">buffered_input</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a00deae77020f16edd63aedc636d3d9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the message input buffer.  <a href="#a00deae77020f16edd63aedc636d3d9a2"></a><br /></td></tr>
<tr class="memitem:a23cbac771720b8c601a7a05e78091c92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a23cbac771720b8c601a7a05e78091c92">M_in</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a23cbac771720b8c601a7a05e78091c92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Message input to the Expander pipeline.  <a href="#a23cbac771720b8c601a7a05e78091c92"></a><br /></td></tr>
<tr class="memitem:a28fb560d4464018a7ed20490961f393c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a28fb560d4464018a7ed20490961f393c">t</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bits_to_encode</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#afcf53c4434814fb1026035591aa2914c">CYCLES_PER_STAGE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a28fb560d4464018a7ed20490961f393c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Step counter value.  <a href="#a28fb560d4464018a7ed20490961f393c"></a><br /></td></tr>
<tr class="memitem:a4dfcc428e7dbffa09fe40b8bb25572de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a4dfcc428e7dbffa09fe40b8bb25572de">stage</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bits_to_encode</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4dfcc428e7dbffa09fe40b8bb25572de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stage counter value.  <a href="#a4dfcc428e7dbffa09fe40b8bb25572de"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Architecture of the hash core. </p>
<p>The core is composed by two parallel and distinct pipelines, the Expander pipeline and the Compressor pipeline. Each stage of the Compressor pipeline is paired with a ROM containing the \(K\) constant values needed for that stage. The pipeline depth can be configured by the generic parameter <a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a>, which disables pipelining if set to 1.  <style>div.image img[src="sha2configurabledatapath.png"]{width:700px;}</style> </p><div class="image">
<img src="sha2configurabledatapath.png" alt="sha2configurabledatapath.png"/>
<div class="caption">
Overall data path. Operative part in blue, Control part in red</div></div>
<h1><a class="anchor" id="clocking"></a>
Pipeline clocking</h1>
<p>The pipeline registers are employed also as round registers, hence are clocked by the external base clock. The two working modes are selected by a multiplexer placed in front of each pipeline register, which switches between the feedback of the output from the current stage and the output from the previous stage. This multiplexer is driven by the carry output of the rounds counter, which consequently works as a stage clock and is hence called <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a>. </p>
<h1><a class="anchor" id="pipelineLoading"></a>
Pipeline loading</h1>
<p>Since the signal <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> drives the input to the pipeline registers, and in particular to the first stage, the architecture is sensitive to its primary input <a class="el" href="class_s_h_a2__core.html#a2471950da2aa0f1bf01665609f6f18d1">M_blk</a> only when <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> is asserted. For this reason, the signal <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> must be propagated to the primary output <a class="el" href="class_s_h_a2__core.html#a893483753e4885f3fc77cf3a1e06d244">ready</a>.</p>
<p>Upon reset, the signal <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> is cleared, hence the pipeline is not loaded during the first major cycle of operations. To avoid losing this major cycle, an additional signal <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a1972fcfb9a6a2eef00158b6964a454ac">first_major_cycle</a> is introduced and <code>or</code>-ed with <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> in the first stage. It is not necessary in the subsequent stages, which are in indifference condition during the first major cycle, and during all subsequent major cycles the signal <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> is properly asserted and drives the data exchange as designed. Moreover, since the padded data block can be removed from the primary input, it must be stored in an input register only for the very first major cycle. A multiplexer, driven by the signal <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a1972fcfb9a6a2eef00158b6964a454ac">first_major_cycle</a>, commutes between the primary input and the buffered version, which is excluded during the subsequent major cycles in order not to lose an additional clock cycle.</p>
<p>It is worth noting that, during each major cycles, the output is captured by the pipeline register of the stage during all but the last step, whereas the output of the last step is captured by the pipeline register of the following stage. The last step is the one with <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> asserted, hence the one with the <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a28fb560d4464018a7ed20490961f393c">counting value</a> equals to 0. This means also that the first computation executed within the stage is the one with the <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a28fb560d4464018a7ed20490961f393c">counting value</a> equals to 1, since the computation with the previous value. is discarded by the multiplexer. This allows for compensating the one-cycle delay introduced by the ROM. The signal <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#aa1865caa9ffd20e0eff7e98965376d57">init</a> ensures this behaviour also for the very first major cycle. </p>
<h1><a class="anchor" id="fixTime"></a>
Tempification issue with reordering</h1>
<p>The signals <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> and <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#aa1865caa9ffd20e0eff7e98965376d57">init</a> are both generated by the <a class="el" href="class_s_h_a2___control___unit.html">Control Unit</a> and are actually the same signal if <a class="el" href="class_s_h_a2__core.html#a6c341b5fda706f6508096c70c8cbf60c">FIX_TIME</a> is set to <code>false</code>. On the other end, if the value of the \(K\) constants is consumed in the compressor pipeline stage ahead of the pipeline registers, the <a class="el" href="class_s_h_a2___control___unit_1_1_reordering.html">Control Unit</a> instantiated by defining <a class="el" href="class_s_h_a2__core.html#a6c341b5fda706f6508096c70c8cbf60c">FIX_TIME</a> to <code>true</code> adds a latency state for the compressor pipeline only, hence differentiating these two signals.</p>
<p>Moreover, when <a class="el" href="class_s_h_a2__core.html#a6c341b5fda706f6508096c70c8cbf60c">FIX_TIME</a> is set to <code>true</code>, the Expander pipeline works with a major cycle delayed of one clock cycle w.r.t. the major cycle of the Compressor pipeline, in order to take into account the additional latency of the Compressor pipeline. </p>
<h1><a class="anchor" id="pipelineRegister"></a>
Pipeline register</h1>
<p>Apart from the hash variables, the register stores the flag <a class="el" href="class_transf__round_1_1_naive.html#a4aa65fe0c19c496e6c5f8f02d81193b9">valid</a> which is asserted if the register contains valid data. This flag is used to produce the output signal <a class="el" href="class_s_h_a2__core.html#a11a2c23728464e4c449ad74439c0b486">completed</a>, since the content of the output register is valid, representing the output of a previously provided input, if and only if the <a class="el" href="class_transf__round_1_1_naive.html#a4aa65fe0c19c496e6c5f8f02d81193b9">valid</a> flag is asserted in the output register.</p>
<p>The <a class="el" href="class_transf__round_1_1_naive.html#a4aa65fe0c19c496e6c5f8f02d81193b9">valid</a> flag is initialised in the first stage by the <a class="el" href="class_s_h_a2__core.html#a40c6cfb3048e08cf5787d563fd5912f2">start</a> primary input. To ensure the proper setting of the flag also for the very first major cycle, this primary input is buffered with the same logic of the input message. </p>
<h1><a class="anchor" id="finalStage"></a>
The final stage</h1>
<p>Differently from the other stages, the final sum stage requires only one clock cycle. This final sum can optionally been performed in a separate stage. When this is the case, the output register of this stage, which is also the output register for the whole circuit, is delayed of one clock cycle by means of a flip-flop.</p>
<p>If there is at least one adder before the pipeline register in the Compressor pipeline stage, however, the separate stage is not profitable and can hence be disabled. </p>
<h1><a class="anchor" id="stagesCounter"></a>
Supporting a variable number of stages</h1>
<p>In order to be capable of supporting a configurable number of pipeline stages, a counter for pipeline stages is added. This counter is modulo <a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a> and is used by the <a class="el" href="class_s_h_a2___control___unit.html">Control Unit</a> to determine when the pipeline has been fully flushed. The clock signal of this counter is the major cycle clock, i.e. <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a>.</p>
<p>Another issue in supporting a configurable number of stages is the <a class="el" href="class_k___r_o_m.html" title="Constants ROM. ">K_ROM</a>, the content of which must be defined for each stage, for every supported configuration. <a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a> determines the number of ROMs in which to partition the SHA-2 ROM, whereas <a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a> determines the width of the ROMs. </p>
<h1><a class="anchor" id="expanderPipeline"></a>
Pipelining and the Expander</h1>
<p>In the implementation of SHA-2 with pipelining, it must be taken into account that the word required at each step depends up on word values of up to 16 cycles ahead.</p>
<p>One option is to precalculate all words, keeping into account that the computation is entirely combinatorial. However, in this case this computation must be done within the first major cycle, in order not to increment the latency of the circuit.</p>
<p>The other way is to split the expander into stages. The parallel output of the shift register of the expander becomes the parallel input for the shift register of the expander of the next stage. The combinatorial operations on the feedback line becomes the <a class="el" href="class_expander__stage.html">stage</a> of the expander pipeline.  <style>div.image img[src="pipelinedExpanderStageConceptual.png"]{width:700px;}</style> </p><div class="image">
<img src="pipelinedExpanderStageConceptual.png" alt="pipelinedExpanderStageConceptual.png"/>
<div class="caption">
Conceptual view of the Expander pipeline stage</div></div>
 </div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a00deae77020f16edd63aedc636d3d9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00deae77020f16edd63aedc636d3d9a2">&#9670;&nbsp;</a></span>buffered_input</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a00deae77020f16edd63aedc636d3d9a2">buffered_input</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the message input buffer. </p>

</div>
</div>
<a id="abc86e178a8e0c33e2aea598d7f7b31e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc86e178a8e0c33e2aea598d7f7b31e4">&#9670;&nbsp;</a></span>COMPRESSOR_PIPELINE_CONNECTION</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#abc86e178a8e0c33e2aea598d7f7b31e4">COMPRESSOR_PIPELINE_CONNECTION</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#ae666662cff4c47f49b7e83e8e2c8c262">PIPELINE_WORDS</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e46c1d168a3b5685defd6ac42c5cc47">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Type used to represent compressor pipeline connections. </p>
<p>One pipeline input and one pipeline output is required per pipeline stage. The stages are PIPELINE_STAGES + 1 due to the additional last stage which performs the final sum </p>

</div>
</div>
<a id="a972df9a0336271053bfb1b2d44c70817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a972df9a0336271053bfb1b2d44c70817">&#9670;&nbsp;</a></span>compressor_pipeline_input</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a972df9a0336271053bfb1b2d44c70817">compressor_pipeline_input</a> <b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#abc86e178a8e0c33e2aea598d7f7b31e4">COMPRESSOR_PIPELINE_CONNECTION</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of signals representing the inputs to each stage of the compressor pipeline. </p>

</div>
</div>
<a id="a6097697e30b1993ec43e757cb5fb1b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6097697e30b1993ec43e757cb5fb1b18">&#9670;&nbsp;</a></span>compressor_pipeline_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6097697e30b1993ec43e757cb5fb1b18">compressor_pipeline_output</a> <b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#abc86e178a8e0c33e2aea598d7f7b31e4">COMPRESSOR_PIPELINE_CONNECTION</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of signals representing the outputs to each stage of the compressor pipeline. </p>

</div>
</div>
<a id="a3897330e18e9a16cfdcd1f987563e773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3897330e18e9a16cfdcd1f987563e773">&#9670;&nbsp;</a></span>count</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a3897330e18e9a16cfdcd1f987563e773">count</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal for the step counter. </p>

</div>
</div>
<a id="a327fdcfb089141f3133a51b99df485dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327fdcfb089141f3133a51b99df485dc">&#9670;&nbsp;</a></span>count_stages</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a327fdcfb089141f3133a51b99df485dc">count_stages</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal for the stage counter. </p>

</div>
</div>
<a id="afcf53c4434814fb1026035591aa2914c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf53c4434814fb1026035591aa2914c">&#9670;&nbsp;</a></span>CYCLES_PER_STAGE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#afcf53c4434814fb1026035591aa2914c">CYCLES_PER_STAGE</a> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">cycles_per_stage</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of clock cycles required to complete a pipeline stage. </p>

</div>
</div>
<a id="a7755aee0694b872d063daa0715595d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7755aee0694b872d063daa0715595d06">&#9670;&nbsp;</a></span>en_hash</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a7755aee0694b872d063daa0715595d06">en_hash</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal for the hash register. </p>

</div>
</div>
<a id="a6e2eda05ba06b8ca597175ce7a60209e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2eda05ba06b8ca597175ce7a60209e">&#9670;&nbsp;</a></span>end_major_cycle</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock of the compressor pipeline registers. </p>

</div>
</div>
<a id="aad6cf7feba46e4bb408ad139a451ab52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6cf7feba46e4bb408ad139a451ab52">&#9670;&nbsp;</a></span>end_major_cycle_init</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#aad6cf7feba46e4bb408ad139a451ab52">end_major_cycle_init</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal to drive the stage advance for the expander pipeline. </p>

</div>
</div>
<a id="a2aa71c016872c1e1b50c701954c78b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa71c016872c1e1b50c701954c78b82">&#9670;&nbsp;</a></span>EXPANDER_PIPELINE_CONNECTION</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a2aa71c016872c1e1b50c701954c78b82">EXPANDER_PIPELINE_CONNECTION</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Type used to represent expander pipeline connections. </p>
<p>One pipeline input and one pipeline output is required per pipeline stage. </p>

</div>
</div>
<a id="a43f2ac33fdb3b3f870ed934a801da1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f2ac33fdb3b3f870ed934a801da1c5">&#9670;&nbsp;</a></span>expander_pipeline_input</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a43f2ac33fdb3b3f870ed934a801da1c5">expander_pipeline_input</a> <b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a2aa71c016872c1e1b50c701954c78b82">EXPANDER_PIPELINE_CONNECTION</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of signals representing the inputs to each stage of the compressor pipeline. </p>

</div>
</div>
<a id="a5318c5670480b6d95bc1fdd17060576e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5318c5670480b6d95bc1fdd17060576e">&#9670;&nbsp;</a></span>expander_pipeline_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a5318c5670480b6d95bc1fdd17060576e">expander_pipeline_output</a> <b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a2aa71c016872c1e1b50c701954c78b82">EXPANDER_PIPELINE_CONNECTION</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of signals representing the outputs to each stage of the compressor pipeline. </p>

</div>
</div>
<a id="a1972fcfb9a6a2eef00158b6964a454ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1972fcfb9a6a2eef00158b6964a454ac">&#9670;&nbsp;</a></span>first_major_cycle</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a1972fcfb9a6a2eef00158b6964a454ac">first_major_cycle</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal to allow starting the hash core. </p>
<p>This signal fixes <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> behaviour during the very first major cycle </p>

</div>
</div>
<a id="afb4d32c137b1d25ff9b2d9bf065a4d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4d32c137b1d25ff9b2d9bf065a4d99">&#9670;&nbsp;</a></span>flush_completed</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#afb4d32c137b1d25ff9b2d9bf065a4d99">flush_completed</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When asserted, the pipeline has been fully flushed. </p>

</div>
</div>
<a id="aa1865caa9ffd20e0eff7e98965376d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1865caa9ffd20e0eff7e98965376d57">&#9670;&nbsp;</a></span>init</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#aa1865caa9ffd20e0eff7e98965376d57">init</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal to initialise the expansion pipeline. </p>

</div>
</div>
<a id="a9ce16184b180aeeb3e26a4fc13225f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce16184b180aeeb3e26a4fc13225f4e">&#9670;&nbsp;</a></span>K_CONNECTION</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a9ce16184b180aeeb3e26a4fc13225f4e">K_CONNECTION</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e46c1d168a3b5685defd6ac42c5cc47">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Type used to represent ROM to compressor stage connections. </p>
<p>The ROM width is function of the unrolling factor </p>

</div>
</div>
<a id="a23cbac771720b8c601a7a05e78091c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23cbac771720b8c601a7a05e78091c92">&#9670;&nbsp;</a></span>M_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a23cbac771720b8c601a7a05e78091c92">M_in</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Message input to the Expander pipeline. </p>

</div>
</div>
<a id="a7d53993ab04ce1e200abe001003575ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d53993ab04ce1e200abe001003575ac">&#9670;&nbsp;</a></span>not_reset_count</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a7d53993ab04ce1e200abe001003575ac">not_reset_count</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Active-low control signal to reset the step counter. </p>

</div>
</div>
<a id="a7f9ab9fbe2d1db08c34ddf024ae77591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f9ab9fbe2d1db08c34ddf024ae77591">&#9670;&nbsp;</a></span>output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a7f9ab9fbe2d1db08c34ddf024ae77591">output</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the hash output register. </p>

</div>
</div>
<a id="a329b3a76c464ed3dc6e5b495d50ef66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329b3a76c464ed3dc6e5b495d50ef66e">&#9670;&nbsp;</a></span>PREFETCH_STEPS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a329b3a76c464ed3dc6e5b495d50ef66e">PREFETCH_STEPS</a> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a8e437f882e7907cfc2f51147c2d94da1">PREFETCH_ROUNDS</a></b> <span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of steps of the word prefetched from the Constants Unit and the Expander pipeline. </p>

</div>
</div>
<a id="a6f468cb6762497436c5bd4c0fd7a623e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f468cb6762497436c5bd4c0fd7a623e">&#9670;&nbsp;</a></span>ready_cu</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6f468cb6762497436c5bd4c0fd7a623e">ready_cu</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ready signal coming from the Control Unit </p>
<p>This is used to fix the behaviour of the <a class="el" href="class_s_h_a2__core.html#a893483753e4885f3fc77cf3a1e06d244">ready</a> signal for the fully-pipelined case </p>

</div>
</div>
<a id="afb038cbd5e51a2ea8634c93fc095b93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb038cbd5e51a2ea8634c93fc095b93c">&#9670;&nbsp;</a></span>ready_internal</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#afb038cbd5e51a2ea8634c93fc095b93c">ready_internal</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal copy of the <a class="el" href="class_s_h_a2__core.html#a893483753e4885f3fc77cf3a1e06d244">ready</a> output. </p>
<p>It is used to drive the synchronisation buffer for the <a class="el" href="class_s_h_a2__core.html#a40c6cfb3048e08cf5787d563fd5912f2">start</a> signal </p>

</div>
</div>
<a id="a5e8a0b5d07728a4d5710d96bc5eaa22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8a0b5d07728a4d5710d96bc5eaa22b">&#9670;&nbsp;</a></span>rom_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a5e8a0b5d07728a4d5710d96bc5eaa22b">rom_output</a> <b><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a9ce16184b180aeeb3e26a4fc13225f4e">K_CONNECTION</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Array of signals representing the \(K\) constant words input to each stage. </p>

</div>
</div>
<a id="a4dfcc428e7dbffa09fe40b8bb25572de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfcc428e7dbffa09fe40b8bb25572de">&#9670;&nbsp;</a></span>stage</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a4dfcc428e7dbffa09fe40b8bb25572de">stage</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bits_to_encode</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Stage counter value. </p>

</div>
</div>
<a id="a28fb560d4464018a7ed20490961f393c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fb560d4464018a7ed20490961f393c">&#9670;&nbsp;</a></span>t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a28fb560d4464018a7ed20490961f393c">t</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bits_to_encode</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#afcf53c4434814fb1026035591aa2914c">CYCLES_PER_STAGE</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Step counter value. </p>

</div>
</div>
<a id="a62c0b42a88dbdbe2d4a0be317acc1054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c0b42a88dbdbe2d4a0be317acc1054">&#9670;&nbsp;</a></span>valid_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a62c0b42a88dbdbe2d4a0be317acc1054">valid_in</a> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Validity flag for the Compressor pipeline. </p>

</div>
</div>
<a id="a6e46c1d168a3b5685defd6ac42c5cc47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e46c1d168a3b5685defd6ac42c5cc47">&#9670;&nbsp;</a></span>WORD_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e46c1d168a3b5685defd6ac42c5cc47">WORD_WIDTH</a> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Word width of the chosen SHA-2 variant. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_s_h_a2__core.html">SHA2_core</a></li><li class="navelem"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html">RTL</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
