// Seed: 1234053564
module module_0 (
    input supply1 id_0
    , id_8,
    output uwire id_1,
    input wor id_2,
    input wand id_3,
    input wor id_4,
    output supply0 id_5,
    output uwire id_6
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3
    , id_21,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wand id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    output uwire id_14,
    input supply1 id_15,
    output tri id_16,
    output supply1 id_17,
    input wire id_18,
    input wire id_19
);
  wire id_22;
  xor (
      id_0,
      id_22,
      id_10,
      id_21,
      id_18,
      id_12,
      id_8,
      id_19,
      id_15,
      id_1,
      id_11,
      id_13,
      id_6,
      id_9,
      id_5
  );
  module_0(
      id_9, id_16, id_1, id_19, id_9, id_0, id_0
  );
endmodule
