{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691704012010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691704012010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 23:46:51 2023 " "Processing started: Thu Aug 10 23:46:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691704012010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704012010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704012010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691704012166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digits " "Found entity 1: digits" {  } { { "digits.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/digits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015497 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate.sv(3) " "Verilog HDL warning at tristate.sv(3): extended using \"x\" or \"z\"" {  } { { "tristate.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/tristate.sv" 3 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1691704015497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/bus.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_8 " "Found entity 1: mux2_8" {  } { { "mux2_8.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux2_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flop " "Found entity 1: flop" {  } { { "flop.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div2.sv 1 1 " "Found 1 design units, including 1 entities, in source file div2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "div2.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/div2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mylatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file mylatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mylatch " "Found entity 1: mylatch" {  } { { "mylatch.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mylatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.sv 1 1 " "Found 1 design units, including 1 entities, in source file inv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Found entity 1: inv" {  } { { "inv.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/inv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/decoder3_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div4.sv 1 1 " "Found 1 design units, including 1 entities, in source file div4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div4 " "Found entity 1: div4" {  } { { "div4.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/div4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityckt.sv 1 1 " "Found 1 design units, including 1 entities, in source file priorityckt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priorityckt " "Found entity 1: priorityckt" {  } { { "priorityckt.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/priorityckt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_casez.sv 1 1 " "Found 1 design units, including 1 entities, in source file priority_casez.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_casez " "Found entity 1: priority_casez" {  } { { "priority_casez.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/priority_casez.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crazy.sv 1 1 " "Found 1 design units, including 1 entities, in source file crazy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crazy " "Found entity 1: crazy" {  } { { "crazy.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/crazy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div3_sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file div3_sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div3_SM " "Found entity 1: div3_SM" {  } { { "div3_SM.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/div3_SM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patternmoore.sv 1 1 " "Found 1 design units, including 1 entities, in source file patternmoore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 patternMoore " "Found entity 1: patternMoore" {  } { { "patternMoore.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/patternMoore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder3.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder3 " "Found entity 1: fulladder3" {  } { { "fulladder3.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/fulladder3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2 " "Found entity 1: fulladder2" {  } { { "fulladder2.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/fulladder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder8 " "Found entity 1: fulladder8" {  } { { "fulladder8.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/fulladder8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder8_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder8_s " "Found entity 1: fulladder8_s" {  } { { "fulladder8_s.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/fulladder8_s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_signed.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_signed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_signed " "Found entity 1: multiplier_signed" {  } { { "multiplier_signed.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/multiplier_signed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_8 " "Found entity 1: mux4_8" {  } { { "mux4_8.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux4_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_12.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_12 " "Found entity 1: mux4_12" {  } { { "mux4_12.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux4_12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.sv 1 1 " "Found 1 design units, including 1 entities, in source file andn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andN " "Found entity 1: andN" {  } { { "andN.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/andN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/shiftreg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q jk.sv(1) " "Verilog HDL Declaration information at jk.sv(1): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "jk.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/jk.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691704015514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk.sv 1 1 " "Found 1 design units, including 1 entities, in source file jk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jk " "Found entity 1: jk" {  } { { "jk.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/jk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb2 " "Found entity 1: tb2" {  } { { "tb2.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/tb2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indicator.sv 1 1 " "Found 1 design units, including 1 entities, in source file indicator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 indicator " "Found entity 1: indicator" {  } { { "indicator.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/indicator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_demo " "Found entity 1: register_demo" {  } { { "register_demo.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/register_demo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_demo " "Found entity 1: ram_demo" {  } { { "ram_demo.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/ram_demo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file stack_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stack_shift " "Found entity 1: stack_shift" {  } { { "stack_shift.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/stack_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_shift_demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file stack_shift_demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stack_shift_demo " "Found entity 1: stack_shift_demo" {  } { { "stack_shift_demo.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/stack_shift_demo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combtestwithenums.sv 1 1 " "Found 1 design units, including 1 entities, in source file combtestwithenums.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combTestWithEnums " "Found entity 1: combTestWithEnums" {  } { { "combTestWithEnums.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/combTestWithEnums.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluwithenums.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluwithenums.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluWithEnums " "Found entity 1: aluWithEnums" {  } { { "aluWithEnums.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/aluWithEnums.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "busTransiver.sv(11) " "Verilog HDL warning at busTransiver.sv(11): extended using \"x\" or \"z\"" {  } { { "busTransiver.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/busTransiver.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1691704015520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bustransiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file bustransiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 busTransiver " "Found entity 1: busTransiver" {  } { { "busTransiver.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/busTransiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumitup_thread.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumitup_thread.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumItUp_Thread " "Found entity 1: sumItUp_Thread" {  } { { "sumItUp_Thread.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/sumItUp_Thread.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704015520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015520 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "neq comparator.sv(6) " "Verilog HDL Implicit Net warning at comparator.sv(6): created implicit net for \"neq\"" {  } { { "comparator.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/comparator.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704015521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stack_shift " "Elaborating entity \"stack_shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691704015533 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stack_shift.sv(22) " "Verilog HDL Case Statement information at stack_shift.sv(22): all case item expressions in this case statement are onehot" {  } { { "stack_shift.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/stack_shift.sv" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1691704015534 "|stack_shift"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691704015771 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/output_files/project1.map.smsg " "Generated suppressed messages file C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/output_files/project1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704015948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691704015993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704015993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691704016007 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691704016007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691704016007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691704016007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691704016014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 23:46:56 2023 " "Processing ended: Thu Aug 10 23:46:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691704016014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691704016014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691704016014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704016014 ""}
