
Debug/spel:     file format elf32-littlearm


Disassembly of section .text:

20000000 <startup>:
 *
 */
__attribute__((naked)) __attribute__((section (".start_section")) )
void startup ( void )
{
__asm__ volatile(" LDR R0,=0x2001C000\n");		/* set stack */
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <startup+0xc>)
__asm__ volatile(" MOV SP,R0\n");
20000002:	4685      	mov	sp, r0
__asm__ volatile(" BL main\n");					/* call main */
20000004:	f000 f804 	bl	20000010 <main>
__asm__ volatile(".L1: B .L1\n");				/* never return */
20000008:	e7fe      	b.n	20000008 <startup+0x8>
}
2000000a:	46c0      	nop			; (mov r8, r8)
2000000c:	2001c000 	andcs	ip, r1, r0

20000010 <main>:

void main(void)
{
20000010:	b580      	push	{r7, lr}
20000012:	af00      	add	r7, sp, #0
	
}
20000014:	46c0      	nop			; (mov r8, r8)
20000016:	46bd      	mov	sp, r7
20000018:	bd80      	pop	{r7, pc}
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000005b 	andeq	r0, r0, fp, asr r0
   4:	002f0003 	eoreq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	5a010000 	bpl	40020 <startup-0x1ffbffe0>
  1c:	41442f3a 	cmpmi	r4, sl, lsr pc
  20:	30393354 	eorscc	r3, r9, r4, asr r3
  24:	6570532f 	ldrbvs	r5, [r0, #-815]!	; 0xfffffcd1
  28:	7300006c 	movwvc	r0, #108	; 0x6c
  2c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  30:	632e7075 			; <UNDEFINED> instruction: 0x632e7075
  34:	00000100 	andeq	r0, r0, r0, lsl #2
  38:	00010500 	andeq	r0, r1, r0, lsl #10
  3c:	00000205 	andeq	r0, r0, r5, lsl #4
  40:	13182000 	tstne	r8, #0
  44:	212f2121 			; <UNDEFINED> instruction: 0x212f2121
  48:	01000302 	tsteq	r0, r2, lsl #6
  4c:	00010501 	andeq	r0, r1, r1, lsl #10
  50:	00100205 	andseq	r0, r0, r5, lsl #4
  54:	0e032000 	cdpeq	0, 0, cr2, cr3, cr0, {0}
  58:	03023001 	movweq	r3, #8193	; 0x2001
  5c:	Address 0x0000005c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	442f3a5a 	strtmi	r3, [pc], #-2650	; 8 <startup-0x1ffffff8>
   4:	39335441 	ldmdbcc	r3!, {r0, r6, sl, ip, lr}
   8:	70532f30 	subsvc	r2, r3, r0, lsr pc
   c:	662f6c65 	strtvs	r6, [pc], -r5, ror #24
  10:	746b6e75 	strbtvc	r6, [fp], #-3701	; 0xfffff18b
  14:	656e6f69 	strbvs	r6, [lr, #-3945]!	; 0xfffff097
  18:	00632e72 	rsbeq	r2, r3, r2, ror lr
  1c:	20554e47 	subscs	r4, r5, r7, asr #28
  20:	20393943 	eorscs	r3, r9, r3, asr #18
  24:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  28:	30322031 	eorscc	r2, r2, r1, lsr r0
  2c:	30313931 	eorscc	r3, r1, r1, lsr r9
  30:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  34:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  38:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  3c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  40:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  44:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  48:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  4c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  50:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  54:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  58:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  5c:	205d3939 	subscs	r3, sp, r9, lsr r9
  60:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  64:	20626d75 	rsbcs	r6, r2, r5, ror sp
  68:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  6c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  70:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  74:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  78:	616d2d20 	cmnvs	sp, r0, lsr #26
  7c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  80:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  84:	206d2d36 	rsbcs	r2, sp, r6, lsr sp
  88:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  8c:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
  90:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  94:	00393963 	eorseq	r3, r9, r3, ror #18
  98:	445c3a5a 	ldrbmi	r3, [ip], #-2650	; 0xfffff5a6
  9c:	39335441 	ldmdbcc	r3!, {r0, r6, sl, ip, lr}
  a0:	70535c30 	subsvc	r5, r3, r0, lsr ip
  a4:	5a006c65 	bpl	1b240 <startup-0x1ffe4dc0>
  a8:	41442f3a 	cmpmi	r4, sl, lsr pc
  ac:	30393354 	eorscc	r3, r9, r4, asr r3
  b0:	6570532f 	ldrbvs	r5, [r0, #-815]!	; 0xfffffcd1
  b4:	72672f6c 	rsbvc	r2, r7, #108, 30	; 0x1b0
  b8:	6b696661 	blvs	1a59a44 <startup-0x1e5a65bc>
  bc:	6d00632e 	stcvs	3, cr6, [r0, #-184]	; 0xffffff48
  c0:	006e6961 	rsbeq	r6, lr, r1, ror #18
  c4:	442f3a5a 	strtmi	r3, [pc], #-2650	; cc <startup-0x1fffff34>
  c8:	39335441 	ldmdbcc	r3!, {r0, r6, sl, ip, lr}
  cc:	70532f30 	subsvc	r2, r3, r0, lsr pc
  d0:	732f6c65 			; <UNDEFINED> instruction: 0x732f6c65
  d4:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  d8:	632e7075 			; <UNDEFINED> instruction: 0x632e7075
  dc:	61747300 	cmnvs	r4, r0, lsl #6
  e0:	70757472 	rsbsvc	r7, r5, r2, ror r4
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <startup-0x1ef2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d2d3605 	stcmi	6, cr3, [sp, #-20]!	; 0xffffffec
  14:	070b0600 	streq	r0, [fp, -r0, lsl #12]
  18:	1201094d 	andne	r0, r1, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <startup-0x1ffb9bd0>
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000046 	andeq	r0, r0, r6, asr #32
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	0000c40c 	andeq	ip, r0, ip, lsl #8
  14:	00009800 	andeq	r9, r0, r0, lsl #16
	...
  24:	00bf0200 	adcseq	r0, pc, r0, lsl #4
  28:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
  2c:	00001006 	andeq	r1, r0, r6
  30:	00000a20 	andeq	r0, r0, r0, lsr #20
  34:	029c0100 	addseq	r0, ip, #0, 2
  38:	000000dd 	ldrdeq	r0, [r0], -sp
  3c:	00060601 	andeq	r0, r6, r1, lsl #12
  40:	0c200000 	stceq	0, cr0, [r0], #-0
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	Address 0x00000048 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <startup-0x1f17c7d4>
  1c:	0b390b3b 	bleq	e42d10 <startup-0x1f1bd2f0>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000010 	andcs	r0, r0, r0, lsl r0
  14:	0000000a 	andeq	r0, r0, sl
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	20000010 	andcs	r0, r0, r0, lsl r0
   4:	2000001a 	andcs	r0, r0, sl, lsl r0
   8:	20000000 	andcs	r0, r0, r0
   c:	2000000c 	andcs	r0, r0, ip
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000018 	andeq	r0, r0, r8, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	20000010 	andcs	r0, r0, r0, lsl r0
  2c:	0000000a 	andeq	r0, r0, sl
  30:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  34:	41018e02 	tstmi	r1, r2, lsl #28
  38:	0000070d 	andeq	r0, r0, sp, lsl #14
