// Seed: 3283595889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    inout tri0 id_2
);
  assign id_2 = 1;
  wor id_4 = 1;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
module module_2;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  always @(posedge id_1) begin
    fork
      @(posedge ~id_1 == 1'h0);
      #1
      if ("") begin
        begin
          $display(id_1 - id_1);
          #1 id_1 = 1;
        end
      end else id_1 = id_1 == id_1;
    join
  end
endmodule
