// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.h"
#include "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s.h"
#include "dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > fc1_input_V_ap_vld;
    sc_in< sc_lv<48> > fc1_input_V;
    sc_out< sc_lv<16> > layer10_out_0_V;
    sc_out< sc_logic > layer10_out_0_V_ap_vld;
    sc_out< sc_lv<16> > layer10_out_1_V;
    sc_out< sc_logic > layer10_out_1_V_ap_vld;
    sc_out< sc_lv<16> > layer10_out_2_V;
    sc_out< sc_logic > layer10_out_2_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75;
    dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1* grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95;
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s* call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101;
    relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s* call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123;
    dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0* grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_fu_143;
    softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s* grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > fc1_input_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<48> > fc1_input_V_preg;
    sc_signal< sc_lv<48> > fc1_input_V_in_sig;
    sc_signal< sc_logic > fc1_input_V_ap_vld_preg;
    sc_signal< sc_logic > fc1_input_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > layer2_out_1_V_reg_483;
    sc_signal< sc_lv<16> > layer2_out_2_V_reg_488;
    sc_signal< sc_lv<16> > layer2_out_3_V_reg_493;
    sc_signal< sc_lv<16> > layer2_out_4_V_reg_498;
    sc_signal< sc_lv<16> > layer2_out_5_V_reg_503;
    sc_signal< sc_lv<16> > layer2_out_6_V_reg_508;
    sc_signal< sc_lv<16> > layer2_out_8_V_reg_513;
    sc_signal< sc_lv<16> > layer2_out_9_V_reg_518;
    sc_signal< sc_lv<16> > layer2_out_10_V_reg_523;
    sc_signal< sc_lv<16> > layer2_out_11_V_reg_528;
    sc_signal< sc_lv<16> > layer2_out_13_V_reg_533;
    sc_signal< sc_lv<16> > layer2_out_14_V_reg_538;
    sc_signal< sc_lv<16> > layer2_out_16_V_reg_543;
    sc_signal< sc_lv<16> > layer2_out_17_V_reg_548;
    sc_signal< sc_lv<16> > layer2_out_18_V_reg_553;
    sc_signal< sc_lv<16> > layer2_out_19_V_reg_558;
    sc_signal< sc_lv<5> > layer4_out_1_V_reg_563;
    sc_signal< sc_lv<5> > layer4_out_2_V_reg_568;
    sc_signal< sc_lv<5> > layer4_out_3_V_reg_573;
    sc_signal< sc_lv<5> > layer4_out_4_V_reg_578;
    sc_signal< sc_lv<5> > layer4_out_5_V_reg_583;
    sc_signal< sc_lv<5> > layer4_out_6_V_reg_588;
    sc_signal< sc_lv<5> > layer4_out_8_V_reg_593;
    sc_signal< sc_lv<5> > layer4_out_9_V_reg_598;
    sc_signal< sc_lv<5> > layer4_out_10_V_reg_603;
    sc_signal< sc_lv<5> > layer4_out_11_V_reg_608;
    sc_signal< sc_lv<5> > layer4_out_13_V_reg_613;
    sc_signal< sc_lv<5> > layer4_out_14_V_reg_618;
    sc_signal< sc_lv<5> > layer4_out_16_V_reg_623;
    sc_signal< sc_lv<5> > layer4_out_17_V_reg_628;
    sc_signal< sc_lv<5> > layer4_out_18_V_reg_633;
    sc_signal< sc_lv<5> > layer4_out_19_V_reg_638;
    sc_signal< sc_lv<16> > layer5_out_0_V_reg_643;
    sc_signal< sc_lv<16> > layer5_out_1_V_reg_648;
    sc_signal< sc_lv<16> > layer5_out_2_V_reg_653;
    sc_signal< sc_lv<16> > layer5_out_3_V_reg_658;
    sc_signal< sc_lv<16> > layer5_out_4_V_reg_663;
    sc_signal< sc_lv<16> > layer5_out_5_V_reg_668;
    sc_signal< sc_lv<16> > layer5_out_7_V_reg_673;
    sc_signal< sc_lv<16> > layer5_out_9_V_reg_678;
    sc_signal< sc_lv<16> > layer5_out_10_V_reg_683;
    sc_signal< sc_lv<16> > layer5_out_11_V_reg_688;
    sc_signal< sc_lv<16> > layer5_out_12_V_reg_693;
    sc_signal< sc_lv<16> > layer5_out_13_V_reg_698;
    sc_signal< sc_lv<16> > layer5_out_14_V_reg_703;
    sc_signal< sc_lv<16> > layer5_out_15_V_reg_708;
    sc_signal< sc_lv<16> > layer5_out_16_V_reg_713;
    sc_signal< sc_lv<16> > layer5_out_17_V_reg_718;
    sc_signal< sc_lv<16> > layer5_out_18_V_reg_723;
    sc_signal< sc_lv<16> > layer5_out_19_V_reg_728;
    sc_signal< sc_lv<5> > layer7_out_0_V_reg_733;
    sc_signal< sc_lv<5> > layer7_out_1_V_reg_738;
    sc_signal< sc_lv<5> > layer7_out_2_V_reg_743;
    sc_signal< sc_lv<5> > layer7_out_3_V_reg_748;
    sc_signal< sc_lv<5> > layer7_out_4_V_reg_753;
    sc_signal< sc_lv<5> > layer7_out_5_V_reg_758;
    sc_signal< sc_lv<5> > layer7_out_7_V_reg_763;
    sc_signal< sc_lv<5> > layer7_out_9_V_reg_768;
    sc_signal< sc_lv<5> > layer7_out_10_V_reg_773;
    sc_signal< sc_lv<5> > layer7_out_11_V_reg_778;
    sc_signal< sc_lv<5> > layer7_out_12_V_reg_783;
    sc_signal< sc_lv<5> > layer7_out_13_V_reg_788;
    sc_signal< sc_lv<5> > layer7_out_14_V_reg_793;
    sc_signal< sc_lv<5> > layer7_out_15_V_reg_798;
    sc_signal< sc_lv<5> > layer7_out_16_V_reg_803;
    sc_signal< sc_lv<5> > layer7_out_17_V_reg_808;
    sc_signal< sc_lv<5> > layer7_out_18_V_reg_813;
    sc_signal< sc_lv<5> > layer7_out_19_V_reg_818;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_return_17;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call43;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call43;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call43;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call43;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call43;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call43;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call43;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call43;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call43;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call43;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call43;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call43;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call43;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call43;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call43;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call43;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call43;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call43;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call43;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call43;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call43;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call43;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call43;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call43;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call43;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call43;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp65;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_return_15;
    sc_signal< sc_logic > grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call9;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call9;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call9;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call9;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call9;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call9;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call9;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call9;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call9;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call9;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call9;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call9;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call9;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call9;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call9;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call9;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call9;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call9;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call9;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call9;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call9;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call9;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call9;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp28;
    sc_signal< sc_logic > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_ready;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_0;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_1;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_2;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_3;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_4;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_5;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_6;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_7;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_8;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_9;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_10;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_11;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_12;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_13;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_14;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_15;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_16;
    sc_signal< sc_lv<5> > call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101_ap_return_17;
    sc_signal< sc_logic > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_ready;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_0;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_1;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_2;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_3;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_4;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_5;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_6;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_7;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_8;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_9;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_10;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_11;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_12;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_13;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_14;
    sc_signal< sc_lv<5> > call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_fu_143_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_fu_143_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_fu_143_ap_return_2;
    sc_signal< sc_logic > grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_fu_143_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call81;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call81;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call81;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call81;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call81;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call81;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call81;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call81;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call81;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call81;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call81;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call81;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call81;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call81;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call81;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call81;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call81;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call81;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call81;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call81;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call81;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call81;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call81;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call81;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call81;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call81;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp107;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_start;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_done;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_idle;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_ready;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_ce;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_return_0;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_return_1;
    sc_signal< sc_lv<16> > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_return_2;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call85;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call85;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call85;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call85;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call85;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call85;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call85;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call85;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call85;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9_ignore_call85;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10_ignore_call85;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11_ignore_call85;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12_ignore_call85;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13_ignore_call85;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14_ignore_call85;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15_ignore_call85;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16_ignore_call85;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17_ignore_call85;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18_ignore_call85;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19_ignore_call85;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20_ignore_call85;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21_ignore_call85;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22_ignore_call85;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23_ignore_call85;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24_ignore_call85;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25_ignore_call85;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp115;
    sc_signal< sc_logic > grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to24;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<48> ap_const_lv48_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp107();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp115();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp28();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp65();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call43();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call81();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call85();
    void thread_ap_block_state10_pp0_stage0_iter9_ignore_call9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call43();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call81();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call85();
    void thread_ap_block_state11_pp0_stage0_iter10_ignore_call9();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call43();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call81();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call85();
    void thread_ap_block_state12_pp0_stage0_iter11_ignore_call9();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call43();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call81();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call85();
    void thread_ap_block_state13_pp0_stage0_iter12_ignore_call9();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call43();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call81();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call85();
    void thread_ap_block_state14_pp0_stage0_iter13_ignore_call9();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call43();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call81();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call85();
    void thread_ap_block_state15_pp0_stage0_iter14_ignore_call9();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call43();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call81();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call85();
    void thread_ap_block_state16_pp0_stage0_iter15_ignore_call9();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call43();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call81();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call85();
    void thread_ap_block_state17_pp0_stage0_iter16_ignore_call9();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call43();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call81();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call85();
    void thread_ap_block_state18_pp0_stage0_iter17_ignore_call9();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call43();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call81();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call85();
    void thread_ap_block_state19_pp0_stage0_iter18_ignore_call9();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call43();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call81();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call85();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call9();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call43();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call81();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call85();
    void thread_ap_block_state20_pp0_stage0_iter19_ignore_call9();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call43();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call81();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call85();
    void thread_ap_block_state21_pp0_stage0_iter20_ignore_call9();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call43();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call81();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call85();
    void thread_ap_block_state22_pp0_stage0_iter21_ignore_call9();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call43();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call81();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call85();
    void thread_ap_block_state23_pp0_stage0_iter22_ignore_call9();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call43();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call81();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call85();
    void thread_ap_block_state24_pp0_stage0_iter23_ignore_call9();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call43();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call81();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call85();
    void thread_ap_block_state25_pp0_stage0_iter24_ignore_call9();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call43();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call81();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call85();
    void thread_ap_block_state26_pp0_stage0_iter25_ignore_call9();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call43();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call81();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call85();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call9();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call43();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call81();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call85();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call9();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call43();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call81();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call85();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call9();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call43();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call81();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call85();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call9();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call43();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call81();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call85();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call9();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call43();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call81();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call85();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call9();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call43();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call81();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call85();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call9();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call43();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call81();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call85();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to24();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_fc1_input_V_ap_vld_in_sig();
    void thread_fc1_input_V_blk_n();
    void thread_fc1_input_V_in_sig();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_95_ap_ce();
    void thread_grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75_ap_ce();
    void thread_grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_fu_143_ap_ce();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_ce();
    void thread_grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165_ap_start();
    void thread_layer10_out_0_V();
    void thread_layer10_out_0_V_ap_vld();
    void thread_layer10_out_1_V();
    void thread_layer10_out_1_V_ap_vld();
    void thread_layer10_out_2_V();
    void thread_layer10_out_2_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
