# Lab 2: Introduction to Xilinx ISE

#### Contents

1. [Lab prerequisites](#Lab-prerequisites)
2. [Used hardware components](#Used-hardware-components)
3. [Synchronize Git and create a new folder](#Synchronize-Git-and-create-a-new-folder)
4. [Digital circuits in VHDL language](#Digital-circuits-in-VHDL-language)
5. [Clean project and synchronize git](#Clean-project-and-synchronize-git)
6. [Ideas for other tasks](#Ideas-for-other-tasks)


## Lab prerequisites

1. *Digital* or *Binary comparator* compares the digital signals A, B presented at input terminal and produce outputs depending upon the condition of those inputs. Complete the truth table for 1-bit *Identity comparator* (A=B), and two *Magnitude comparators* (A>B, A<B). Note 1 represents true, 0 false.

    | **A** | **B** | **A>B** | **A=B** | **A<B** |
    | :-: | :-: | :-: | :-: | :-: |
    | 0 | 0 | 0 | 1 | 0 |
    | 0 | 1 |  |   |   |
    | 1 | 0 |  |   |   |
    | 1 | 1 |  |   |   |

    According to the truth table, create canonical SoP (Sum of Product) or PoS (Product of Sum) output forms as follows:

    &nbsp;

    ![equation](https://latex.codecogs.com/gif.latex?y_%7BA%3EB%7D%5E%7BSoP%7D%3D)

    &nbsp;
    
    ![equation](https://latex.codecogs.com/gif.latex?y_%7BA%3DB%7D%5E%7BSoP%7D%3D)
    
    &nbsp;
    
    ![equation](https://latex.codecogs.com/gif.latex?y_%7BA%3CB%7D%5E%7BPoS%7D%3D)
    
    &nbsp;

    Create K-maps for all three functions.

    &nbsp;

    &nbsp;

    &nbsp;

    &nbsp;

    &nbsp;

    &nbsp;

    Use the K-map to create the minimum ![equation](https://latex.codecogs.com/gif.latex?y_%7BA%3CB%7D%5E%7BPoS%2Cmin%7D) function.

    &nbsp;

    ![equation](https://latex.codecogs.com/gif.latex?y_%7BA%3CB%7D%5E%7BPoS%2Cmin%7D%20%3D)
    
    &nbsp;

    > Equations and symbols were generated by [Online LaTeX Equation Editor](https://www.codecogs.com/latex/eqneditor.php) as an Encoded URL link.
    >

## Used hardware components

1. CoolRunner-II CPLD starter board ([XC2C256-TQ144](../../Docs/xc2c256_cpld.pdf)): [Manual](../../Docs/coolrunner-ii_rm.pdf), [Schematic](../../Docs/coolrunner-ii_sch.pdf).

![cpld_leds](../../Images/coolrunner_leds.jpg)


## Synchronize Git and create a new folder

1. Open a Linux terminal, use `cd` commands to change path to your Digital-electronics-1 working directory, and [synchronize the contents](https://github.com/joshnh/Git-Commands) with GitHub.

    ```bash
    $ pwd
    /home/lab661
    $ cd Documents/your-name/Digital-electronics-1/
    $ pwd
    /home/lab661/Documents/your-name/Digital-electronics-1
    $ git pull
    ```

2. Create a new folder `Labs/02-ise`.

    ```bash
    $ cd Labs/
    $ mkdir 02-ise
    $ cd 02-ise/
    $ touch README.md
    $ ls
    README.md
    ```


## Digital circuits in VHDL language

1. Follow instructions from wiki and [create a new project in ISE](https://github.com/tomas-fryza/Digital-electronics-1/wiki).

2. Using VHDL operators, define the architecture for 1-bit digital comparator. Most common VHDL operators are shown in the table.

    | **Operator** | **Description** |
    | :-: | :-- |
    | `<=` | Value assignment |
    | `and` | Logical AND |
    | `nand` | Logical AND with negated output |
    | `or` | Logical OR |
    | `nor` | Logical OR with negated output |
    | `not` | Nagation |
    | `xor` | Exclusive OR |
    | `xnor` | Exclusive OR with negated output |
    | `-- comment` | Comments |

3. Follow instructions from wiki, create a test bench with all input combinations, and [simulate your design](https://github.com/tomas-fryza/Digital-electronics-1/wiki) in ISim simulator.

4. See [schematic](../../Docs/coolrunner-ii_sch.pdf) or [reference manual](../../Docs/coolrunner-ii_rm.pdf) of the board and find out the connection of LD0, LD1, LD2 LEDs and BTN0, BTN1 push buttons. Follow instructions from wiki, create a constraints file, and [implement your design](https://github.com/tomas-fryza/Digital-electronics-1/wiki) to CoolRunner-II CPLD starter board. Modify the internal architecture of your design so that a pressed button represents log. 1 and a LED is turn off for log. 0.

5. In menu **Tools > Schematic Viewer > RTL...** select **Start with a schematic of top-level block** and check the hierarchical structure of the module.

6. In menu **Project > Design Summary/Reports** check **CPLD Fitter Report (Text)** for implemented functions.


## Clean project and synchronize git

1. In Xilinx ISE clean up all generated files in menu **Project > Cleanup Project Files...** and close the project using **File > Close Project**.

2. Use `cd ..` command in Linux terminal and change working directory to `Digital-electronics-1`. Then use [git commands](https://github.com/joshnh/Git-Commands) to add, commit, and push all local changes to your remote repository. Check the repository at GitHub web page for changes.

    ```bash
    $ pwd
    /home/lab661/Documents/your-name/Digital-electronics-1/Labs/02-ise

    $ cd ..
    $ cd ..
    $ pwd
    /home/lab661/Documents/your-name/Digital-electronics-1

    $ git status
    $ git add <your-modified-files>
    $ git status
    $ git commit -m "[LAB] Adding 02-ise lab"
    $ git status
    $ git push
    $ git status
    ```


## Ideas for other tasks

1. Follow the [Linux](https://github.com/tomas-fryza/Digital-electronics-1/wiki) or [Windows](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/archive-ise.html) instructions and install ISE 14.7 on your computer.

2. Create a new project, define, and simulate a 2-to-4 decoder in VHDL.

3. Complete your `README.md` file with screenshot from the simulation(s).
