|cpu0
wr <= controller:inst8.wr
data_bus[0] <= t3:inst4.output[0]
data_bus[1] <= t3:inst4.output[1]
data_bus[2] <= t3:inst4.output[2]
data_bus[3] <= t3:inst4.output[3]
data_bus[4] <= t3:inst4.output[4]
data_bus[5] <= t3:inst4.output[5]
data_bus[6] <= t3:inst4.output[6]
data_bus[7] <= t3:inst4.output[7]
data_bus[8] <= t3:inst4.output[8]
data_bus[9] <= t3:inst4.output[9]
data_bus[10] <= t3:inst4.output[10]
data_bus[11] <= t3:inst4.output[11]
data_bus[12] <= t3:inst4.output[12]
data_bus[13] <= t3:inst4.output[13]
data_bus[14] <= t3:inst4.output[14]
data_bus[15] <= t3:inst4.output[15]
clk => reg:inst30.clk
clk => reg:inst12.clk
clk => reg:inst13.clk
clk => reg:inst14.clk
clk => reg:inst15.clk
clk => reg:inst16.clk
clk => reg:inst17.clk
clk => reg:inst18.clk
clk => reg:inst19.clk
clk => reg:inst20.clk
clk => reg:inst21.clk
clk => reg:inst22.clk
clk => reg:inst23.clk
clk => reg:inst24.clk
clk => reg:inst25.clk
clk => reg:inst26.clk
clk => pc:inst10.clk
clk => flag_reg:inst2.clk
clk => ir:inst7.clk
clk => timer:inst6.clk
clk => ar:inst9.clk
clk => reg_testa:inst1.clk
reset => reg:inst30.reset
reset => reg:inst12.reset
reset => reg:inst13.reset
reset => reg:inst14.reset
reset => reg:inst15.reset
reset => reg:inst16.reset
reset => reg:inst17.reset
reset => reg:inst18.reset
reset => reg:inst19.reset
reset => reg:inst20.reset
reset => reg:inst21.reset
reset => reg:inst22.reset
reset => reg:inst23.reset
reset => reg:inst24.reset
reset => reg:inst25.reset
reset => reg:inst26.reset
reset => pc:inst10.reset
reset => flag_reg:inst2.reset
reset => ir:inst7.reset
reset => timer:inst6.reset
reset => ar:inst9.reset
reset => reg_testa:inst1.reset
reg_sel[0] => reg_mux:inst27.reg_sel[0]
reg_sel[0] => reg_out:inst33.reg_sel[0]
reg_sel[1] => reg_mux:inst27.reg_sel[1]
reg_sel[1] => reg_out:inst33.reg_sel[1]
reg_sel[2] => reg_mux:inst27.reg_sel[2]
reg_sel[2] => reg_out:inst33.reg_sel[2]
reg_sel[3] => reg_mux:inst27.reg_sel[3]
reg_sel[3] => reg_out:inst33.reg_sel[3]
c <= flag_reg:inst2.flag_c
z <= flag_reg:inst2.flag_z
v <= flag_reg:inst2.flag_v
s <= flag_reg:inst2.flag_s
address_bus[0] <= ar:inst9.q[0]
address_bus[1] <= ar:inst9.q[1]
address_bus[2] <= ar:inst9.q[2]
address_bus[3] <= ar:inst9.q[3]
address_bus[4] <= ar:inst9.q[4]
address_bus[5] <= ar:inst9.q[5]
address_bus[6] <= ar:inst9.q[6]
address_bus[7] <= ar:inst9.q[7]
address_bus[8] <= ar:inst9.q[8]
address_bus[9] <= ar:inst9.q[9]
address_bus[10] <= ar:inst9.q[10]
address_bus[11] <= ar:inst9.q[11]
address_bus[12] <= ar:inst9.q[12]
address_bus[13] <= ar:inst9.q[13]
address_bus[14] <= ar:inst9.q[14]
address_bus[15] <= ar:inst9.q[15]
reg3[0] <= reg:inst13.q[0]
reg3[1] <= reg:inst13.q[1]
reg3[2] <= reg:inst13.q[2]
reg3[3] <= reg:inst13.q[3]
reg3[4] <= reg:inst13.q[4]
reg3[5] <= reg:inst13.q[5]
reg3[6] <= reg:inst13.q[6]
reg3[7] <= reg:inst13.q[7]
reg3[8] <= reg:inst13.q[8]
reg3[9] <= reg:inst13.q[9]
reg3[10] <= reg:inst13.q[10]
reg3[11] <= reg:inst13.q[11]
reg3[12] <= reg:inst13.q[12]
reg3[13] <= reg:inst13.q[13]
reg3[14] <= reg:inst13.q[14]
reg3[15] <= reg:inst13.q[15]
reg_data[0] <= reg_out:inst33.reg_data[0]
reg_data[1] <= reg_out:inst33.reg_data[1]
reg_data[2] <= reg_out:inst33.reg_data[2]
reg_data[3] <= reg_out:inst33.reg_data[3]
reg_data[4] <= reg_out:inst33.reg_data[4]
reg_data[5] <= reg_out:inst33.reg_data[5]
reg_data[6] <= reg_out:inst33.reg_data[6]
reg_data[7] <= reg_out:inst33.reg_data[7]
reg_data[8] <= reg_out:inst33.reg_data[8]
reg_data[9] <= reg_out:inst33.reg_data[9]
reg_data[10] <= reg_out:inst33.reg_data[10]
reg_data[11] <= reg_out:inst33.reg_data[11]
reg_data[12] <= reg_out:inst33.reg_data[12]
reg_data[13] <= reg_out:inst33.reg_data[13]
reg_data[14] <= reg_out:inst33.reg_data[14]
reg_data[15] <= reg_out:inst33.reg_data[15]
sel[0] => reg_out:inst33.sel[0]
sel[1] => reg_out:inst33.sel[1]


|cpu0|controller:inst8
timer[0] => Mux~6.IN8
timer[0] => Mux~7.IN8
timer[0] => Mux~8.IN8
timer[0] => Mux~11.IN10
timer[0] => Mux~12.IN8
timer[0] => Mux~14.IN8
timer[0] => Mux~16.IN8
timer[0] => Mux~18.IN8
timer[0] => Mux~20.IN8
timer[0] => Mux~22.IN8
timer[0] => Mux~24.IN8
timer[0] => Mux~26.IN10
timer[0] => Mux~28.IN10
timer[0] => Mux~30.IN10
timer[0] => Mux~32.IN10
timer[0] => Mux~34.IN10
timer[0] => Mux~36.IN10
timer[0] => Mux~38.IN10
timer[0] => Mux~40.IN10
timer[0] => Mux~42.IN10
timer[0] => Mux~46.IN10
timer[0] => Mux~47.IN10
timer[0] => Mux~51.IN10
timer[0] => Mux~52.IN10
timer[0] => Mux~55.IN10
timer[0] => Mux~56.IN10
timer[0] => Mux~59.IN10
timer[0] => Mux~62.IN10
timer[0] => Mux~64.IN10
timer[0] => Mux~67.IN10
timer[0] => Mux~69.IN10
timer[0] => Mux~70.IN10
timer[0] => Mux~73.IN10
timer[0] => Mux~74.IN10
timer[0] => Mux~77.IN10
timer[0] => Mux~79.IN10
timer[0] => Mux~81.IN10
timer[0] => Mux~83.IN10
timer[0] => Mux~84.IN10
timer[0] => Mux~85.IN10
timer[0] => Mux~87.IN10
timer[0] => Mux~88.IN10
timer[0] => Mux~90.IN10
timer[1] => Mux~6.IN7
timer[1] => Mux~7.IN7
timer[1] => Mux~8.IN7
timer[1] => Mux~11.IN9
timer[1] => Mux~12.IN7
timer[1] => Mux~14.IN7
timer[1] => Mux~16.IN7
timer[1] => Mux~18.IN7
timer[1] => Mux~20.IN7
timer[1] => Mux~22.IN7
timer[1] => Mux~24.IN7
timer[1] => Mux~26.IN9
timer[1] => Mux~28.IN9
timer[1] => Mux~30.IN9
timer[1] => Mux~32.IN9
timer[1] => Mux~34.IN9
timer[1] => Mux~36.IN9
timer[1] => Mux~38.IN9
timer[1] => Mux~40.IN9
timer[1] => Mux~42.IN9
timer[1] => Mux~46.IN9
timer[1] => Mux~47.IN9
timer[1] => Mux~51.IN9
timer[1] => Mux~52.IN9
timer[1] => Mux~55.IN9
timer[1] => Mux~56.IN9
timer[1] => Mux~59.IN9
timer[1] => Mux~62.IN9
timer[1] => Mux~64.IN9
timer[1] => Mux~67.IN9
timer[1] => Mux~69.IN9
timer[1] => Mux~70.IN9
timer[1] => Mux~73.IN9
timer[1] => Mux~74.IN9
timer[1] => Mux~77.IN9
timer[1] => Mux~79.IN9
timer[1] => Mux~81.IN9
timer[1] => Mux~83.IN9
timer[1] => Mux~84.IN9
timer[1] => Mux~85.IN9
timer[1] => Mux~87.IN9
timer[1] => Mux~88.IN9
timer[1] => Mux~90.IN9
timer[2] => Mux~6.IN6
timer[2] => Mux~7.IN6
timer[2] => Mux~8.IN6
timer[2] => Mux~11.IN8
timer[2] => Mux~12.IN6
timer[2] => Mux~14.IN6
timer[2] => Mux~16.IN6
timer[2] => Mux~18.IN6
timer[2] => Mux~20.IN6
timer[2] => Mux~22.IN6
timer[2] => Mux~24.IN6
timer[2] => Mux~26.IN8
timer[2] => Mux~28.IN8
timer[2] => Mux~30.IN8
timer[2] => Mux~32.IN8
timer[2] => Mux~34.IN8
timer[2] => Mux~36.IN8
timer[2] => Mux~38.IN8
timer[2] => Mux~40.IN8
timer[2] => Mux~42.IN8
timer[2] => Mux~46.IN8
timer[2] => Mux~47.IN8
timer[2] => Mux~51.IN8
timer[2] => Mux~52.IN8
timer[2] => Mux~55.IN8
timer[2] => Mux~56.IN8
timer[2] => Mux~59.IN8
timer[2] => Mux~62.IN8
timer[2] => Mux~64.IN8
timer[2] => Mux~67.IN8
timer[2] => Mux~69.IN8
timer[2] => Mux~70.IN8
timer[2] => Mux~73.IN8
timer[2] => Mux~74.IN8
timer[2] => Mux~77.IN8
timer[2] => Mux~79.IN8
timer[2] => Mux~81.IN8
timer[2] => Mux~83.IN8
timer[2] => Mux~84.IN8
timer[2] => Mux~85.IN8
timer[2] => Mux~87.IN8
timer[2] => Mux~88.IN8
timer[2] => Mux~90.IN8
instruction[0] => Mux~24.IN9
instruction[0] => Mux~24.IN10
instruction[0] => Mux~25.IN250
instruction[0] => Mux~25.IN251
instruction[0] => Mux~25.IN252
instruction[0] => Mux~25.IN253
instruction[0] => Mux~25.IN254
instruction[0] => Mux~25.IN255
instruction[0] => Mux~25.IN256
instruction[0] => Mux~25.IN257
instruction[0] => Mux~25.IN258
instruction[0] => Mux~25.IN259
instruction[0] => Mux~25.IN260
instruction[0] => Mux~25.IN261
instruction[0] => Mux~25.IN262
instruction[0] => Mux~25.IN263
instruction[0] => Mux~41.IN255
instruction[0] => Mux~41.IN256
instruction[0] => Mux~41.IN257
instruction[0] => Mux~41.IN258
instruction[0] => Mux~41.IN259
instruction[0] => Mux~41.IN260
instruction[0] => Mux~41.IN261
instruction[0] => Mux~41.IN262
instruction[0] => Mux~41.IN263
instruction[1] => Mux~22.IN9
instruction[1] => Mux~22.IN10
instruction[1] => Mux~23.IN250
instruction[1] => Mux~23.IN251
instruction[1] => Mux~23.IN252
instruction[1] => Mux~23.IN253
instruction[1] => Mux~23.IN254
instruction[1] => Mux~23.IN255
instruction[1] => Mux~23.IN256
instruction[1] => Mux~23.IN257
instruction[1] => Mux~23.IN258
instruction[1] => Mux~23.IN259
instruction[1] => Mux~23.IN260
instruction[1] => Mux~23.IN261
instruction[1] => Mux~23.IN262
instruction[1] => Mux~23.IN263
instruction[1] => Mux~39.IN255
instruction[1] => Mux~39.IN256
instruction[1] => Mux~39.IN257
instruction[1] => Mux~39.IN258
instruction[1] => Mux~39.IN259
instruction[1] => Mux~39.IN260
instruction[1] => Mux~39.IN261
instruction[1] => Mux~39.IN262
instruction[1] => Mux~39.IN263
instruction[2] => Mux~20.IN9
instruction[2] => Mux~20.IN10
instruction[2] => Mux~21.IN250
instruction[2] => Mux~21.IN251
instruction[2] => Mux~21.IN252
instruction[2] => Mux~21.IN253
instruction[2] => Mux~21.IN254
instruction[2] => Mux~21.IN255
instruction[2] => Mux~21.IN256
instruction[2] => Mux~21.IN257
instruction[2] => Mux~21.IN258
instruction[2] => Mux~21.IN259
instruction[2] => Mux~21.IN260
instruction[2] => Mux~21.IN261
instruction[2] => Mux~21.IN262
instruction[2] => Mux~21.IN263
instruction[2] => Mux~37.IN255
instruction[2] => Mux~37.IN256
instruction[2] => Mux~37.IN257
instruction[2] => Mux~37.IN258
instruction[2] => Mux~37.IN259
instruction[2] => Mux~37.IN260
instruction[2] => Mux~37.IN261
instruction[2] => Mux~37.IN262
instruction[2] => Mux~37.IN263
instruction[3] => Mux~18.IN9
instruction[3] => Mux~18.IN10
instruction[3] => Mux~19.IN250
instruction[3] => Mux~19.IN251
instruction[3] => Mux~19.IN252
instruction[3] => Mux~19.IN253
instruction[3] => Mux~19.IN254
instruction[3] => Mux~19.IN255
instruction[3] => Mux~19.IN256
instruction[3] => Mux~19.IN257
instruction[3] => Mux~19.IN258
instruction[3] => Mux~19.IN259
instruction[3] => Mux~19.IN260
instruction[3] => Mux~19.IN261
instruction[3] => Mux~19.IN262
instruction[3] => Mux~19.IN263
instruction[3] => Mux~35.IN255
instruction[3] => Mux~35.IN256
instruction[3] => Mux~35.IN257
instruction[3] => Mux~35.IN258
instruction[3] => Mux~35.IN259
instruction[3] => Mux~35.IN260
instruction[3] => Mux~35.IN261
instruction[3] => Mux~35.IN262
instruction[3] => Mux~35.IN263
instruction[4] => Mux~16.IN9
instruction[4] => Mux~16.IN10
instruction[4] => Mux~17.IN250
instruction[4] => Mux~17.IN251
instruction[4] => Mux~17.IN252
instruction[4] => Mux~17.IN253
instruction[4] => Mux~17.IN254
instruction[4] => Mux~17.IN255
instruction[4] => Mux~17.IN256
instruction[4] => Mux~17.IN257
instruction[4] => Mux~17.IN258
instruction[4] => Mux~17.IN259
instruction[4] => Mux~17.IN260
instruction[4] => Mux~17.IN261
instruction[4] => Mux~17.IN262
instruction[4] => Mux~17.IN263
instruction[4] => Mux~33.IN255
instruction[4] => Mux~33.IN256
instruction[4] => Mux~33.IN257
instruction[4] => Mux~33.IN258
instruction[4] => Mux~33.IN259
instruction[4] => Mux~33.IN260
instruction[4] => Mux~33.IN261
instruction[4] => Mux~33.IN262
instruction[4] => Mux~33.IN263
instruction[5] => Mux~14.IN9
instruction[5] => Mux~14.IN10
instruction[5] => Mux~15.IN250
instruction[5] => Mux~15.IN251
instruction[5] => Mux~15.IN252
instruction[5] => Mux~15.IN253
instruction[5] => Mux~15.IN254
instruction[5] => Mux~15.IN255
instruction[5] => Mux~15.IN256
instruction[5] => Mux~15.IN257
instruction[5] => Mux~15.IN258
instruction[5] => Mux~15.IN259
instruction[5] => Mux~15.IN260
instruction[5] => Mux~15.IN261
instruction[5] => Mux~15.IN262
instruction[5] => Mux~15.IN263
instruction[5] => Mux~31.IN255
instruction[5] => Mux~31.IN256
instruction[5] => Mux~31.IN257
instruction[5] => Mux~31.IN258
instruction[5] => Mux~31.IN259
instruction[5] => Mux~31.IN260
instruction[5] => Mux~31.IN261
instruction[5] => Mux~31.IN262
instruction[5] => Mux~31.IN263
instruction[6] => Mux~12.IN9
instruction[6] => Mux~12.IN10
instruction[6] => Mux~13.IN250
instruction[6] => Mux~13.IN251
instruction[6] => Mux~13.IN252
instruction[6] => Mux~13.IN253
instruction[6] => Mux~13.IN254
instruction[6] => Mux~13.IN255
instruction[6] => Mux~13.IN256
instruction[6] => Mux~13.IN257
instruction[6] => Mux~13.IN258
instruction[6] => Mux~13.IN259
instruction[6] => Mux~13.IN260
instruction[6] => Mux~13.IN261
instruction[6] => Mux~13.IN262
instruction[6] => Mux~13.IN263
instruction[6] => Mux~29.IN255
instruction[6] => Mux~29.IN256
instruction[6] => Mux~29.IN257
instruction[6] => Mux~29.IN258
instruction[6] => Mux~29.IN259
instruction[6] => Mux~29.IN260
instruction[6] => Mux~29.IN261
instruction[6] => Mux~29.IN262
instruction[6] => Mux~29.IN263
instruction[7] => Mux~8.IN9
instruction[7] => Mux~8.IN10
instruction[7] => Mux~9.IN250
instruction[7] => Mux~9.IN251
instruction[7] => Mux~9.IN252
instruction[7] => Mux~9.IN253
instruction[7] => Mux~9.IN254
instruction[7] => Mux~9.IN255
instruction[7] => Mux~9.IN256
instruction[7] => Mux~9.IN257
instruction[7] => Mux~9.IN258
instruction[7] => Mux~9.IN259
instruction[7] => Mux~9.IN260
instruction[7] => Mux~9.IN261
instruction[7] => Mux~9.IN262
instruction[7] => Mux~9.IN263
instruction[7] => Mux~27.IN255
instruction[7] => Mux~27.IN256
instruction[7] => Mux~27.IN257
instruction[7] => Mux~27.IN258
instruction[7] => Mux~27.IN259
instruction[7] => Mux~27.IN260
instruction[7] => Mux~27.IN261
instruction[7] => Mux~27.IN262
instruction[7] => Mux~27.IN263
instruction[8] => Mux~0.IN27
instruction[8] => Mux~1.IN30
instruction[8] => Mux~4.IN11
instruction[8] => Mux~5.IN11
instruction[8] => Mux~9.IN249
instruction[8] => Mux~10.IN263
instruction[8] => Mux~13.IN249
instruction[8] => Mux~15.IN249
instruction[8] => Mux~17.IN249
instruction[8] => Mux~19.IN249
instruction[8] => Mux~21.IN249
instruction[8] => Mux~23.IN249
instruction[8] => Mux~25.IN249
instruction[8] => Mux~27.IN254
instruction[8] => Mux~29.IN254
instruction[8] => Mux~31.IN254
instruction[8] => Mux~33.IN254
instruction[8] => Mux~35.IN254
instruction[8] => Mux~37.IN254
instruction[8] => Mux~39.IN254
instruction[8] => Mux~41.IN254
instruction[8] => Mux~45.IN263
instruction[8] => Mux~50.IN263
instruction[8] => Mux~53.IN263
instruction[8] => Mux~54.IN263
instruction[8] => Mux~57.IN263
instruction[8] => Mux~58.IN263
instruction[8] => Mux~60.IN260
instruction[8] => Mux~61.IN263
instruction[8] => Mux~63.IN263
instruction[8] => Mux~65.IN263
instruction[8] => Mux~66.IN263
instruction[8] => Mux~68.IN263
instruction[8] => Mux~71.IN263
instruction[8] => Mux~72.IN263
instruction[8] => Mux~75.IN263
instruction[8] => Mux~76.IN263
instruction[8] => Mux~78.IN263
instruction[8] => Mux~80.IN263
instruction[8] => Mux~82.IN263
instruction[9] => Mux~0.IN26
instruction[9] => Mux~1.IN29
instruction[9] => Mux~2.IN8
instruction[9] => Mux~4.IN10
instruction[9] => Mux~5.IN10
instruction[9] => Mux~9.IN248
instruction[9] => Mux~10.IN262
instruction[9] => Mux~13.IN248
instruction[9] => Mux~15.IN248
instruction[9] => Mux~17.IN248
instruction[9] => Mux~19.IN248
instruction[9] => Mux~21.IN248
instruction[9] => Mux~23.IN248
instruction[9] => Mux~25.IN248
instruction[9] => Mux~27.IN253
instruction[9] => Mux~29.IN253
instruction[9] => Mux~31.IN253
instruction[9] => Mux~33.IN253
instruction[9] => Mux~35.IN253
instruction[9] => Mux~37.IN253
instruction[9] => Mux~39.IN253
instruction[9] => Mux~41.IN253
instruction[9] => Mux~45.IN262
instruction[9] => Mux~48.IN134
instruction[9] => Mux~49.IN134
instruction[9] => Mux~50.IN262
instruction[9] => Mux~53.IN262
instruction[9] => Mux~54.IN262
instruction[9] => Mux~57.IN262
instruction[9] => Mux~58.IN262
instruction[9] => Mux~60.IN259
instruction[9] => Mux~61.IN262
instruction[9] => Mux~63.IN262
instruction[9] => Mux~65.IN262
instruction[9] => Mux~66.IN262
instruction[9] => Mux~68.IN262
instruction[9] => Mux~71.IN262
instruction[9] => Mux~72.IN262
instruction[9] => Mux~75.IN262
instruction[9] => Mux~76.IN262
instruction[9] => Mux~78.IN262
instruction[9] => Mux~80.IN262
instruction[9] => Mux~82.IN262
instruction[9] => Mux~86.IN134
instruction[10] => Mux~0.IN25
instruction[10] => Mux~1.IN28
instruction[10] => Mux~2.IN7
instruction[10] => Mux~3.IN6
instruction[10] => Mux~4.IN9
instruction[10] => Mux~5.IN9
instruction[10] => Mux~9.IN247
instruction[10] => Mux~10.IN261
instruction[10] => Mux~13.IN247
instruction[10] => Mux~15.IN247
instruction[10] => Mux~17.IN247
instruction[10] => Mux~19.IN247
instruction[10] => Mux~21.IN247
instruction[10] => Mux~23.IN247
instruction[10] => Mux~25.IN247
instruction[10] => Mux~27.IN252
instruction[10] => Mux~29.IN252
instruction[10] => Mux~31.IN252
instruction[10] => Mux~33.IN252
instruction[10] => Mux~35.IN252
instruction[10] => Mux~37.IN252
instruction[10] => Mux~39.IN252
instruction[10] => Mux~41.IN252
instruction[10] => Mux~43.IN69
instruction[10] => Mux~44.IN69
instruction[10] => Mux~45.IN261
instruction[10] => Mux~48.IN133
instruction[10] => Mux~49.IN133
instruction[10] => Mux~50.IN261
instruction[10] => Mux~53.IN261
instruction[10] => Mux~54.IN261
instruction[10] => Mux~57.IN261
instruction[10] => Mux~58.IN261
instruction[10] => Mux~60.IN258
instruction[10] => Mux~61.IN261
instruction[10] => Mux~63.IN261
instruction[10] => Mux~65.IN261
instruction[10] => Mux~66.IN261
instruction[10] => Mux~68.IN261
instruction[10] => Mux~71.IN261
instruction[10] => Mux~72.IN261
instruction[10] => Mux~75.IN261
instruction[10] => Mux~76.IN261
instruction[10] => Mux~78.IN261
instruction[10] => Mux~80.IN261
instruction[10] => Mux~82.IN261
instruction[10] => Mux~86.IN133
instruction[10] => Mux~89.IN69
instruction[11] => Mux~0.IN24
instruction[11] => Mux~1.IN27
instruction[11] => Mux~2.IN6
instruction[11] => Mux~3.IN5
instruction[11] => Mux~4.IN8
instruction[11] => Mux~5.IN8
instruction[11] => Mux~9.IN246
instruction[11] => Mux~10.IN260
instruction[11] => Mux~13.IN246
instruction[11] => Mux~15.IN246
instruction[11] => Mux~17.IN246
instruction[11] => Mux~19.IN246
instruction[11] => Mux~21.IN246
instruction[11] => Mux~23.IN246
instruction[11] => Mux~25.IN246
instruction[11] => Mux~27.IN251
instruction[11] => Mux~29.IN251
instruction[11] => Mux~31.IN251
instruction[11] => Mux~33.IN251
instruction[11] => Mux~35.IN251
instruction[11] => Mux~37.IN251
instruction[11] => Mux~39.IN251
instruction[11] => Mux~41.IN251
instruction[11] => Mux~43.IN68
instruction[11] => Mux~44.IN68
instruction[11] => Mux~45.IN260
instruction[11] => Mux~48.IN132
instruction[11] => Mux~49.IN132
instruction[11] => Mux~50.IN260
instruction[11] => Mux~53.IN260
instruction[11] => Mux~54.IN260
instruction[11] => Mux~57.IN260
instruction[11] => Mux~58.IN260
instruction[11] => Mux~60.IN257
instruction[11] => Mux~61.IN260
instruction[11] => Mux~63.IN260
instruction[11] => Mux~65.IN260
instruction[11] => Mux~66.IN260
instruction[11] => Mux~68.IN260
instruction[11] => Mux~71.IN260
instruction[11] => Mux~72.IN260
instruction[11] => Mux~75.IN260
instruction[11] => Mux~76.IN260
instruction[11] => Mux~78.IN260
instruction[11] => Mux~80.IN260
instruction[11] => Mux~82.IN260
instruction[11] => Mux~86.IN132
instruction[11] => Mux~89.IN68
instruction[12] => Mux~0.IN23
instruction[12] => Mux~1.IN26
instruction[12] => Mux~2.IN5
instruction[12] => Mux~3.IN4
instruction[12] => Mux~4.IN7
instruction[12] => Mux~5.IN7
instruction[12] => Mux~9.IN245
instruction[12] => Mux~10.IN259
instruction[12] => Mux~13.IN245
instruction[12] => Mux~15.IN245
instruction[12] => Mux~17.IN245
instruction[12] => Mux~19.IN245
instruction[12] => Mux~21.IN245
instruction[12] => Mux~23.IN245
instruction[12] => Mux~25.IN245
instruction[12] => Mux~27.IN250
instruction[12] => Mux~29.IN250
instruction[12] => Mux~31.IN250
instruction[12] => Mux~33.IN250
instruction[12] => Mux~35.IN250
instruction[12] => Mux~37.IN250
instruction[12] => Mux~39.IN250
instruction[12] => Mux~41.IN250
instruction[12] => Mux~43.IN67
instruction[12] => Mux~44.IN67
instruction[12] => Mux~45.IN259
instruction[12] => Mux~48.IN131
instruction[12] => Mux~49.IN131
instruction[12] => Mux~50.IN259
instruction[12] => Mux~53.IN259
instruction[12] => Mux~54.IN259
instruction[12] => Mux~57.IN259
instruction[12] => Mux~58.IN259
instruction[12] => Mux~60.IN256
instruction[12] => Mux~61.IN259
instruction[12] => Mux~63.IN259
instruction[12] => Mux~65.IN259
instruction[12] => Mux~66.IN259
instruction[12] => Mux~68.IN259
instruction[12] => Mux~71.IN259
instruction[12] => Mux~72.IN259
instruction[12] => Mux~75.IN259
instruction[12] => Mux~76.IN259
instruction[12] => Mux~78.IN259
instruction[12] => Mux~80.IN259
instruction[12] => Mux~82.IN259
instruction[12] => Mux~86.IN131
instruction[12] => Mux~89.IN67
instruction[13] => Mux~0.IN22
instruction[13] => Mux~1.IN25
instruction[13] => Mux~2.IN4
instruction[13] => Mux~3.IN3
instruction[13] => Mux~4.IN6
instruction[13] => Mux~5.IN6
instruction[13] => Mux~9.IN244
instruction[13] => Mux~10.IN258
instruction[13] => Mux~13.IN244
instruction[13] => Mux~15.IN244
instruction[13] => Mux~17.IN244
instruction[13] => Mux~19.IN244
instruction[13] => Mux~21.IN244
instruction[13] => Mux~23.IN244
instruction[13] => Mux~25.IN244
instruction[13] => Mux~27.IN249
instruction[13] => Mux~29.IN249
instruction[13] => Mux~31.IN249
instruction[13] => Mux~33.IN249
instruction[13] => Mux~35.IN249
instruction[13] => Mux~37.IN249
instruction[13] => Mux~39.IN249
instruction[13] => Mux~41.IN249
instruction[13] => Mux~43.IN66
instruction[13] => Mux~44.IN66
instruction[13] => Mux~45.IN258
instruction[13] => Mux~48.IN130
instruction[13] => Mux~49.IN130
instruction[13] => Mux~50.IN258
instruction[13] => Mux~53.IN258
instruction[13] => Mux~54.IN258
instruction[13] => Mux~57.IN258
instruction[13] => Mux~58.IN258
instruction[13] => Mux~60.IN255
instruction[13] => Mux~61.IN258
instruction[13] => Mux~63.IN258
instruction[13] => Mux~65.IN258
instruction[13] => Mux~66.IN258
instruction[13] => Mux~68.IN258
instruction[13] => Mux~71.IN258
instruction[13] => Mux~72.IN258
instruction[13] => Mux~75.IN258
instruction[13] => Mux~76.IN258
instruction[13] => Mux~78.IN258
instruction[13] => Mux~80.IN258
instruction[13] => Mux~82.IN258
instruction[13] => Mux~86.IN130
instruction[13] => Mux~89.IN66
instruction[14] => Mux~0.IN21
instruction[14] => Mux~1.IN24
instruction[14] => Mux~2.IN3
instruction[14] => Mux~3.IN2
instruction[14] => Mux~4.IN5
instruction[14] => Mux~5.IN5
instruction[14] => Mux~9.IN243
instruction[14] => Mux~10.IN257
instruction[14] => Mux~13.IN243
instruction[14] => Mux~15.IN243
instruction[14] => Mux~17.IN243
instruction[14] => Mux~19.IN243
instruction[14] => Mux~21.IN243
instruction[14] => Mux~23.IN243
instruction[14] => Mux~25.IN243
instruction[14] => Mux~27.IN248
instruction[14] => Mux~29.IN248
instruction[14] => Mux~31.IN248
instruction[14] => Mux~33.IN248
instruction[14] => Mux~35.IN248
instruction[14] => Mux~37.IN248
instruction[14] => Mux~39.IN248
instruction[14] => Mux~41.IN248
instruction[14] => Mux~43.IN65
instruction[14] => Mux~44.IN65
instruction[14] => Mux~45.IN257
instruction[14] => Mux~48.IN129
instruction[14] => Mux~49.IN129
instruction[14] => Mux~50.IN257
instruction[14] => Mux~53.IN257
instruction[14] => Mux~54.IN257
instruction[14] => Mux~57.IN257
instruction[14] => Mux~58.IN257
instruction[14] => Mux~60.IN254
instruction[14] => Mux~61.IN257
instruction[14] => Mux~63.IN257
instruction[14] => Mux~65.IN257
instruction[14] => Mux~66.IN257
instruction[14] => Mux~68.IN257
instruction[14] => Mux~71.IN257
instruction[14] => Mux~72.IN257
instruction[14] => Mux~75.IN257
instruction[14] => Mux~76.IN257
instruction[14] => Mux~78.IN257
instruction[14] => Mux~80.IN257
instruction[14] => Mux~82.IN257
instruction[14] => Mux~86.IN129
instruction[14] => Mux~89.IN65
instruction[15] => Mux~0.IN20
instruction[15] => Mux~1.IN23
instruction[15] => Mux~2.IN2
instruction[15] => Mux~3.IN1
instruction[15] => Mux~4.IN4
instruction[15] => Mux~5.IN4
instruction[15] => Mux~9.IN242
instruction[15] => Mux~10.IN256
instruction[15] => Mux~13.IN242
instruction[15] => Mux~15.IN242
instruction[15] => Mux~17.IN242
instruction[15] => Mux~19.IN242
instruction[15] => Mux~21.IN242
instruction[15] => Mux~23.IN242
instruction[15] => Mux~25.IN242
instruction[15] => Mux~27.IN247
instruction[15] => Mux~29.IN247
instruction[15] => Mux~31.IN247
instruction[15] => Mux~33.IN247
instruction[15] => Mux~35.IN247
instruction[15] => Mux~37.IN247
instruction[15] => Mux~39.IN247
instruction[15] => Mux~41.IN247
instruction[15] => Mux~43.IN64
instruction[15] => Mux~44.IN64
instruction[15] => Mux~45.IN256
instruction[15] => Mux~48.IN128
instruction[15] => Mux~49.IN128
instruction[15] => Mux~50.IN256
instruction[15] => Mux~53.IN256
instruction[15] => Mux~54.IN256
instruction[15] => Mux~57.IN256
instruction[15] => Mux~58.IN256
instruction[15] => Mux~60.IN253
instruction[15] => Mux~61.IN256
instruction[15] => Mux~63.IN256
instruction[15] => Mux~65.IN256
instruction[15] => Mux~66.IN256
instruction[15] => Mux~68.IN256
instruction[15] => Mux~71.IN256
instruction[15] => Mux~72.IN256
instruction[15] => Mux~75.IN256
instruction[15] => Mux~76.IN256
instruction[15] => Mux~78.IN256
instruction[15] => Mux~80.IN256
instruction[15] => Mux~82.IN256
instruction[15] => Mux~86.IN128
instruction[15] => Mux~89.IN64
c => Mux~0.IN28
c => Mux~60.IN261
c => Mux~0.IN17
c => Mux~60.IN17
z => Mux~0.IN29
z => Mux~60.IN262
z => Mux~0.IN18
z => Mux~60.IN18
v => ~NO_FANOUT~
s => Mux~0.IN30
s => Mux~60.IN263
s => Mux~0.IN19
s => Mux~60.IN19
dest_reg[0] <= dest_reg[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest_reg[1] <= dest_reg[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest_reg[2] <= dest_reg[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dest_reg[3] <= dest_reg[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
sour_reg[0] <= sour_reg[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
sour_reg[1] <= sour_reg[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
sour_reg[2] <= sour_reg[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
sour_reg[3] <= sour_reg[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[0] <= offset[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[4] <= offset[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[5] <= offset[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[6] <= offset[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
offset[7] <= offset[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
sst[0] <= sst[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
sst[1] <= sst[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
sci[0] <= sci[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
sci[1] <= sci[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rec[0] <= rec[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rec[1] <= rec[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_func[0] <= alu_func[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_func[1] <= alu_func[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_func[2] <= alu_func[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_in_sel[0] <= alu_in_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_in_sel[1] <= alu_in_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_in_sel[2] <= alu_in_sel[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
en_reg <= Mux~7.DB_MAX_OUTPUT_PORT_TYPE
en_pc <= Mux~6.DB_MAX_OUTPUT_PORT_TYPE
wr <= wr$latch.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|flag_reg:inst2
sst[0] => Mux~0.IN3
sst[0] => Mux~1.IN1
sst[0] => Mux~2.IN1
sst[0] => Mux~3.IN1
sst[1] => Mux~0.IN2
sst[1] => Mux~1.IN0
sst[1] => Mux~2.IN0
sst[1] => Mux~3.IN0
c => Mux~0.IN4
z => Mux~1.IN2
v => Mux~2.IN2
s => Mux~3.IN2
clk => flag_z~reg0.CLK
clk => flag_v~reg0.CLK
clk => flag_s~reg0.CLK
clk => flag_c~reg0.CLK
reset => flag_z~reg0.ACLR
reset => flag_v~reg0.ACLR
reset => flag_s~reg0.ACLR
reset => flag_c~reg0.ACLR
flag_c <= flag_c~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_z <= flag_z~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_v <= flag_v~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_s <= flag_s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|alu:inst
cin => add~1.IN32
cin => add~3.IN32
cin => add~4.IN16
alu_a[0] => add~0.IN16
alu_a[0] => temp2~0.IN0
alu_a[0] => temp2~16.IN0
alu_a[0] => temp2~32.IN0
alu_a[0] => LessThan~0.IN32
alu_a[0] => LessThan~1.IN16
alu_a[0] => add~2.IN16
alu_a[1] => add~0.IN15
alu_a[1] => temp2~1.IN0
alu_a[1] => temp2~17.IN0
alu_a[1] => temp2~33.IN0
alu_a[1] => LessThan~0.IN31
alu_a[1] => LessThan~1.IN15
alu_a[1] => add~2.IN15
alu_a[2] => add~0.IN14
alu_a[2] => temp2~2.IN0
alu_a[2] => temp2~18.IN0
alu_a[2] => temp2~34.IN0
alu_a[2] => LessThan~0.IN30
alu_a[2] => LessThan~1.IN14
alu_a[2] => add~2.IN14
alu_a[3] => add~0.IN13
alu_a[3] => temp2~3.IN0
alu_a[3] => temp2~19.IN0
alu_a[3] => temp2~35.IN0
alu_a[3] => LessThan~0.IN29
alu_a[3] => LessThan~1.IN13
alu_a[3] => add~2.IN13
alu_a[4] => add~0.IN12
alu_a[4] => temp2~4.IN0
alu_a[4] => temp2~20.IN0
alu_a[4] => temp2~36.IN0
alu_a[4] => LessThan~0.IN28
alu_a[4] => LessThan~1.IN12
alu_a[4] => add~2.IN12
alu_a[5] => add~0.IN11
alu_a[5] => temp2~5.IN0
alu_a[5] => temp2~21.IN0
alu_a[5] => temp2~37.IN0
alu_a[5] => LessThan~0.IN27
alu_a[5] => LessThan~1.IN11
alu_a[5] => add~2.IN11
alu_a[6] => add~0.IN10
alu_a[6] => temp2~6.IN0
alu_a[6] => temp2~22.IN0
alu_a[6] => temp2~38.IN0
alu_a[6] => LessThan~0.IN26
alu_a[6] => LessThan~1.IN10
alu_a[6] => add~2.IN10
alu_a[7] => add~0.IN9
alu_a[7] => temp2~7.IN0
alu_a[7] => temp2~23.IN0
alu_a[7] => temp2~39.IN0
alu_a[7] => LessThan~0.IN25
alu_a[7] => LessThan~1.IN9
alu_a[7] => add~2.IN9
alu_a[8] => add~0.IN8
alu_a[8] => temp2~8.IN0
alu_a[8] => temp2~24.IN0
alu_a[8] => temp2~40.IN0
alu_a[8] => LessThan~0.IN24
alu_a[8] => LessThan~1.IN8
alu_a[8] => add~2.IN8
alu_a[9] => add~0.IN7
alu_a[9] => temp2~9.IN0
alu_a[9] => temp2~25.IN0
alu_a[9] => temp2~41.IN0
alu_a[9] => LessThan~0.IN23
alu_a[9] => LessThan~1.IN7
alu_a[9] => add~2.IN7
alu_a[10] => add~0.IN6
alu_a[10] => temp2~10.IN0
alu_a[10] => temp2~26.IN0
alu_a[10] => temp2~42.IN0
alu_a[10] => LessThan~0.IN22
alu_a[10] => LessThan~1.IN6
alu_a[10] => add~2.IN6
alu_a[11] => add~0.IN5
alu_a[11] => temp2~11.IN0
alu_a[11] => temp2~27.IN0
alu_a[11] => temp2~43.IN0
alu_a[11] => LessThan~0.IN21
alu_a[11] => LessThan~1.IN5
alu_a[11] => add~2.IN5
alu_a[12] => add~0.IN4
alu_a[12] => temp2~12.IN0
alu_a[12] => temp2~28.IN0
alu_a[12] => temp2~44.IN0
alu_a[12] => LessThan~0.IN20
alu_a[12] => LessThan~1.IN4
alu_a[12] => add~2.IN4
alu_a[13] => add~0.IN3
alu_a[13] => temp2~13.IN0
alu_a[13] => temp2~29.IN0
alu_a[13] => temp2~45.IN0
alu_a[13] => LessThan~0.IN19
alu_a[13] => LessThan~1.IN3
alu_a[13] => add~2.IN3
alu_a[14] => add~0.IN2
alu_a[14] => temp2~14.IN0
alu_a[14] => temp2~30.IN0
alu_a[14] => temp2~46.IN0
alu_a[14] => LessThan~0.IN18
alu_a[14] => LessThan~1.IN2
alu_a[14] => add~2.IN2
alu_a[15] => add~0.IN1
alu_a[15] => temp2~15.IN0
alu_a[15] => temp2~31.IN0
alu_a[15] => temp2~47.IN0
alu_a[15] => LessThan~0.IN17
alu_a[15] => LessThan~1.IN1
alu_a[15] => add~2.IN1
alu_a[15] => process0~1.IN0
alu_b[0] => add~0.IN32
alu_b[0] => add~2.IN32
alu_b[0] => temp2~0.IN1
alu_b[0] => temp2~16.IN1
alu_b[0] => temp2~32.IN1
alu_b[0] => Mux~14.IN7
alu_b[0] => LessThan~1.IN32
alu_b[0] => Mux~17.IN7
alu_b[0] => add~4.IN32
alu_b[1] => add~0.IN31
alu_b[1] => add~2.IN31
alu_b[1] => temp2~1.IN1
alu_b[1] => temp2~17.IN1
alu_b[1] => temp2~33.IN1
alu_b[1] => Mux~13.IN7
alu_b[1] => Mux~15.IN7
alu_b[1] => LessThan~1.IN31
alu_b[1] => add~4.IN31
alu_b[2] => add~0.IN30
alu_b[2] => add~2.IN30
alu_b[2] => temp2~2.IN1
alu_b[2] => temp2~18.IN1
alu_b[2] => temp2~34.IN1
alu_b[2] => Mux~12.IN7
alu_b[2] => Mux~14.IN6
alu_b[2] => LessThan~1.IN30
alu_b[2] => add~4.IN30
alu_b[3] => add~0.IN29
alu_b[3] => add~2.IN29
alu_b[3] => temp2~3.IN1
alu_b[3] => temp2~19.IN1
alu_b[3] => temp2~35.IN1
alu_b[3] => Mux~11.IN7
alu_b[3] => Mux~13.IN6
alu_b[3] => LessThan~1.IN29
alu_b[3] => add~4.IN29
alu_b[4] => add~0.IN28
alu_b[4] => add~2.IN28
alu_b[4] => temp2~4.IN1
alu_b[4] => temp2~20.IN1
alu_b[4] => temp2~36.IN1
alu_b[4] => Mux~10.IN7
alu_b[4] => Mux~12.IN6
alu_b[4] => LessThan~1.IN28
alu_b[4] => add~4.IN28
alu_b[5] => add~0.IN27
alu_b[5] => add~2.IN27
alu_b[5] => temp2~5.IN1
alu_b[5] => temp2~21.IN1
alu_b[5] => temp2~37.IN1
alu_b[5] => Mux~9.IN7
alu_b[5] => Mux~11.IN6
alu_b[5] => LessThan~1.IN27
alu_b[5] => add~4.IN27
alu_b[6] => add~0.IN26
alu_b[6] => add~2.IN26
alu_b[6] => temp2~6.IN1
alu_b[6] => temp2~22.IN1
alu_b[6] => temp2~38.IN1
alu_b[6] => Mux~8.IN7
alu_b[6] => Mux~10.IN6
alu_b[6] => LessThan~1.IN26
alu_b[6] => add~4.IN26
alu_b[7] => add~0.IN25
alu_b[7] => add~2.IN25
alu_b[7] => temp2~7.IN1
alu_b[7] => temp2~23.IN1
alu_b[7] => temp2~39.IN1
alu_b[7] => Mux~7.IN7
alu_b[7] => Mux~9.IN6
alu_b[7] => LessThan~1.IN25
alu_b[7] => add~4.IN25
alu_b[8] => add~0.IN24
alu_b[8] => add~2.IN24
alu_b[8] => temp2~8.IN1
alu_b[8] => temp2~24.IN1
alu_b[8] => temp2~40.IN1
alu_b[8] => Mux~6.IN7
alu_b[8] => Mux~8.IN6
alu_b[8] => LessThan~1.IN24
alu_b[8] => add~4.IN24
alu_b[9] => add~0.IN23
alu_b[9] => add~2.IN23
alu_b[9] => temp2~9.IN1
alu_b[9] => temp2~25.IN1
alu_b[9] => temp2~41.IN1
alu_b[9] => Mux~5.IN7
alu_b[9] => Mux~7.IN6
alu_b[9] => LessThan~1.IN23
alu_b[9] => add~4.IN23
alu_b[10] => add~0.IN22
alu_b[10] => add~2.IN22
alu_b[10] => temp2~10.IN1
alu_b[10] => temp2~26.IN1
alu_b[10] => temp2~42.IN1
alu_b[10] => Mux~4.IN7
alu_b[10] => Mux~6.IN6
alu_b[10] => LessThan~1.IN22
alu_b[10] => add~4.IN22
alu_b[11] => add~0.IN21
alu_b[11] => add~2.IN21
alu_b[11] => temp2~11.IN1
alu_b[11] => temp2~27.IN1
alu_b[11] => temp2~43.IN1
alu_b[11] => Mux~3.IN7
alu_b[11] => Mux~5.IN6
alu_b[11] => LessThan~1.IN21
alu_b[11] => add~4.IN21
alu_b[12] => add~0.IN20
alu_b[12] => add~2.IN20
alu_b[12] => temp2~12.IN1
alu_b[12] => temp2~28.IN1
alu_b[12] => temp2~44.IN1
alu_b[12] => Mux~2.IN7
alu_b[12] => Mux~4.IN6
alu_b[12] => LessThan~1.IN20
alu_b[12] => add~4.IN20
alu_b[13] => add~0.IN19
alu_b[13] => add~2.IN19
alu_b[13] => temp2~13.IN1
alu_b[13] => temp2~29.IN1
alu_b[13] => temp2~45.IN1
alu_b[13] => Mux~1.IN7
alu_b[13] => Mux~3.IN6
alu_b[13] => LessThan~1.IN19
alu_b[13] => add~4.IN19
alu_b[14] => add~0.IN18
alu_b[14] => add~2.IN18
alu_b[14] => temp2~14.IN1
alu_b[14] => temp2~30.IN1
alu_b[14] => temp2~46.IN1
alu_b[14] => Mux~0.IN7
alu_b[14] => Mux~2.IN6
alu_b[14] => LessThan~1.IN18
alu_b[14] => add~4.IN18
alu_b[15] => add~0.IN17
alu_b[15] => add~2.IN17
alu_b[15] => temp2~15.IN1
alu_b[15] => temp2~31.IN1
alu_b[15] => temp2~47.IN1
alu_b[15] => Mux~1.IN6
alu_b[15] => LessThan~1.IN17
alu_b[15] => Mux~17.IN6
alu_b[15] => add~4.IN17
alu_b[15] => process0~1.IN1
alu_func[0] => Mux~0.IN10
alu_func[0] => Mux~1.IN10
alu_func[0] => Mux~2.IN10
alu_func[0] => Mux~3.IN10
alu_func[0] => Mux~4.IN10
alu_func[0] => Mux~5.IN10
alu_func[0] => Mux~6.IN10
alu_func[0] => Mux~7.IN10
alu_func[0] => Mux~8.IN10
alu_func[0] => Mux~9.IN10
alu_func[0] => Mux~10.IN10
alu_func[0] => Mux~11.IN10
alu_func[0] => Mux~12.IN10
alu_func[0] => Mux~13.IN10
alu_func[0] => Mux~14.IN10
alu_func[0] => Mux~15.IN10
alu_func[0] => Mux~17.IN10
alu_func[1] => Mux~0.IN9
alu_func[1] => Mux~1.IN9
alu_func[1] => Mux~2.IN9
alu_func[1] => Mux~3.IN9
alu_func[1] => Mux~4.IN9
alu_func[1] => Mux~5.IN9
alu_func[1] => Mux~6.IN9
alu_func[1] => Mux~7.IN9
alu_func[1] => Mux~8.IN9
alu_func[1] => Mux~9.IN9
alu_func[1] => Mux~10.IN9
alu_func[1] => Mux~11.IN9
alu_func[1] => Mux~12.IN9
alu_func[1] => Mux~13.IN9
alu_func[1] => Mux~14.IN9
alu_func[1] => Mux~15.IN9
alu_func[1] => Mux~16.IN5
alu_func[1] => Mux~17.IN9
alu_func[2] => Mux~0.IN8
alu_func[2] => Mux~1.IN8
alu_func[2] => Mux~2.IN8
alu_func[2] => Mux~3.IN8
alu_func[2] => Mux~4.IN8
alu_func[2] => Mux~5.IN8
alu_func[2] => Mux~6.IN8
alu_func[2] => Mux~7.IN8
alu_func[2] => Mux~8.IN8
alu_func[2] => Mux~9.IN8
alu_func[2] => Mux~10.IN8
alu_func[2] => Mux~11.IN8
alu_func[2] => Mux~12.IN8
alu_func[2] => Mux~13.IN8
alu_func[2] => Mux~14.IN8
alu_func[2] => Mux~15.IN8
alu_func[2] => Mux~16.IN4
alu_func[2] => Mux~17.IN8
alu_out[0] <= Mux~15.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= Mux~14.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= Mux~13.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= Mux~12.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= Mux~11.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= Mux~10.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= Mux~9.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= Mux~8.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= Mux~7.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= Mux~6.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= Mux~5.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= Mux~4.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= Mux~3.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= Mux~2.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= Mux~1.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= Mux~0.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux~17.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal~0.DB_MAX_OUTPUT_PORT_TYPE
v <= Mux~16.DB_MAX_OUTPUT_PORT_TYPE
s <= Mux~0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|t1:inst31
flag_c => Mux~0.IN3
sci[0] => Mux~0.IN5
sci[1] => Mux~0.IN4
alu_cin <= Mux~0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|bus_mux:inst28
alu_in_sel[0] => Mux~0.IN7
alu_in_sel[0] => Mux~1.IN7
alu_in_sel[0] => Mux~2.IN7
alu_in_sel[0] => Mux~3.IN7
alu_in_sel[0] => Mux~4.IN7
alu_in_sel[0] => Mux~5.IN7
alu_in_sel[0] => Mux~6.IN7
alu_in_sel[0] => Mux~7.IN7
alu_in_sel[0] => Mux~8.IN7
alu_in_sel[0] => Mux~9.IN7
alu_in_sel[0] => Mux~10.IN7
alu_in_sel[0] => Mux~11.IN7
alu_in_sel[0] => Mux~12.IN7
alu_in_sel[0] => Mux~13.IN7
alu_in_sel[0] => Mux~14.IN7
alu_in_sel[0] => Mux~15.IN7
alu_in_sel[0] => Mux~16.IN5
alu_in_sel[0] => Mux~17.IN5
alu_in_sel[0] => Mux~18.IN5
alu_in_sel[0] => Mux~19.IN5
alu_in_sel[0] => Mux~20.IN5
alu_in_sel[0] => Mux~21.IN5
alu_in_sel[0] => Mux~22.IN5
alu_in_sel[0] => Mux~23.IN5
alu_in_sel[0] => Mux~24.IN5
alu_in_sel[0] => Mux~25.IN5
alu_in_sel[0] => Mux~26.IN5
alu_in_sel[0] => Mux~27.IN5
alu_in_sel[0] => Mux~28.IN5
alu_in_sel[0] => Mux~29.IN5
alu_in_sel[0] => Mux~30.IN5
alu_in_sel[0] => Mux~31.IN5
alu_in_sel[1] => Mux~0.IN6
alu_in_sel[1] => Mux~1.IN6
alu_in_sel[1] => Mux~2.IN6
alu_in_sel[1] => Mux~3.IN6
alu_in_sel[1] => Mux~4.IN6
alu_in_sel[1] => Mux~5.IN6
alu_in_sel[1] => Mux~6.IN6
alu_in_sel[1] => Mux~7.IN6
alu_in_sel[1] => Mux~8.IN6
alu_in_sel[1] => Mux~9.IN6
alu_in_sel[1] => Mux~10.IN6
alu_in_sel[1] => Mux~11.IN6
alu_in_sel[1] => Mux~12.IN6
alu_in_sel[1] => Mux~13.IN6
alu_in_sel[1] => Mux~14.IN6
alu_in_sel[1] => Mux~15.IN6
alu_in_sel[1] => Mux~16.IN4
alu_in_sel[1] => Mux~17.IN4
alu_in_sel[1] => Mux~18.IN4
alu_in_sel[1] => Mux~19.IN4
alu_in_sel[1] => Mux~20.IN4
alu_in_sel[1] => Mux~21.IN4
alu_in_sel[1] => Mux~22.IN4
alu_in_sel[1] => Mux~23.IN4
alu_in_sel[1] => Mux~24.IN4
alu_in_sel[1] => Mux~25.IN4
alu_in_sel[1] => Mux~26.IN4
alu_in_sel[1] => Mux~27.IN4
alu_in_sel[1] => Mux~28.IN4
alu_in_sel[1] => Mux~29.IN4
alu_in_sel[1] => Mux~30.IN4
alu_in_sel[1] => Mux~31.IN4
alu_in_sel[2] => Mux~0.IN5
alu_in_sel[2] => Mux~1.IN5
alu_in_sel[2] => Mux~2.IN5
alu_in_sel[2] => Mux~3.IN5
alu_in_sel[2] => Mux~4.IN5
alu_in_sel[2] => Mux~5.IN5
alu_in_sel[2] => Mux~6.IN5
alu_in_sel[2] => Mux~7.IN5
alu_in_sel[2] => Mux~8.IN5
alu_in_sel[2] => Mux~9.IN5
alu_in_sel[2] => Mux~10.IN5
alu_in_sel[2] => Mux~11.IN5
alu_in_sel[2] => Mux~12.IN5
alu_in_sel[2] => Mux~13.IN5
alu_in_sel[2] => Mux~14.IN5
alu_in_sel[2] => Mux~15.IN5
alu_in_sel[2] => Mux~16.IN3
alu_in_sel[2] => Mux~17.IN3
alu_in_sel[2] => Mux~18.IN3
alu_in_sel[2] => Mux~19.IN3
alu_in_sel[2] => Mux~20.IN3
alu_in_sel[2] => Mux~21.IN3
alu_in_sel[2] => Mux~22.IN3
alu_in_sel[2] => Mux~23.IN3
alu_in_sel[2] => Mux~24.IN3
alu_in_sel[2] => Mux~25.IN3
alu_in_sel[2] => Mux~26.IN3
alu_in_sel[2] => Mux~27.IN3
alu_in_sel[2] => Mux~28.IN3
alu_in_sel[2] => Mux~29.IN3
alu_in_sel[2] => Mux~30.IN3
alu_in_sel[2] => Mux~31.IN3
data[0] => Mux~31.IN6
data[1] => Mux~30.IN6
data[2] => Mux~29.IN6
data[3] => Mux~28.IN6
data[4] => Mux~27.IN6
data[5] => Mux~26.IN6
data[6] => Mux~25.IN6
data[7] => Mux~24.IN6
data[8] => Mux~23.IN6
data[9] => Mux~22.IN6
data[10] => Mux~21.IN6
data[11] => Mux~20.IN6
data[12] => Mux~19.IN6
data[13] => Mux~18.IN6
data[14] => Mux~17.IN6
data[15] => Mux~16.IN6
pc[0] => Mux~31.IN7
pc[0] => Mux~31.IN8
pc[1] => Mux~30.IN7
pc[1] => Mux~30.IN8
pc[2] => Mux~29.IN7
pc[2] => Mux~29.IN8
pc[3] => Mux~28.IN7
pc[3] => Mux~28.IN8
pc[4] => Mux~27.IN7
pc[4] => Mux~27.IN8
pc[5] => Mux~26.IN7
pc[5] => Mux~26.IN8
pc[6] => Mux~25.IN7
pc[6] => Mux~25.IN8
pc[7] => Mux~24.IN7
pc[7] => Mux~24.IN8
pc[8] => Mux~23.IN7
pc[8] => Mux~23.IN8
pc[9] => Mux~22.IN7
pc[9] => Mux~22.IN8
pc[10] => Mux~21.IN7
pc[10] => Mux~21.IN8
pc[11] => Mux~20.IN7
pc[11] => Mux~20.IN8
pc[12] => Mux~19.IN7
pc[12] => Mux~19.IN8
pc[13] => Mux~18.IN7
pc[13] => Mux~18.IN8
pc[14] => Mux~17.IN7
pc[14] => Mux~17.IN8
pc[15] => Mux~16.IN7
pc[15] => Mux~16.IN8
offset[0] => Mux~15.IN8
offset[1] => Mux~14.IN8
offset[2] => Mux~13.IN8
offset[3] => Mux~12.IN8
offset[4] => Mux~11.IN8
offset[5] => Mux~10.IN8
offset[6] => Mux~9.IN8
offset[7] => Mux~8.IN8
offset[8] => Mux~7.IN8
offset[9] => Mux~6.IN8
offset[10] => Mux~5.IN8
offset[11] => Mux~4.IN8
offset[12] => Mux~3.IN8
offset[13] => Mux~2.IN8
offset[14] => Mux~1.IN8
offset[15] => Mux~0.IN8
sr[0] => Mux~15.IN9
sr[0] => Mux~15.IN10
sr[1] => Mux~14.IN9
sr[1] => Mux~14.IN10
sr[2] => Mux~13.IN9
sr[2] => Mux~13.IN10
sr[3] => Mux~12.IN9
sr[3] => Mux~12.IN10
sr[4] => Mux~11.IN9
sr[4] => Mux~11.IN10
sr[5] => Mux~10.IN9
sr[5] => Mux~10.IN10
sr[6] => Mux~9.IN9
sr[6] => Mux~9.IN10
sr[7] => Mux~8.IN9
sr[7] => Mux~8.IN10
sr[8] => Mux~7.IN9
sr[8] => Mux~7.IN10
sr[9] => Mux~6.IN9
sr[9] => Mux~6.IN10
sr[10] => Mux~5.IN9
sr[10] => Mux~5.IN10
sr[11] => Mux~4.IN9
sr[11] => Mux~4.IN10
sr[12] => Mux~3.IN9
sr[12] => Mux~3.IN10
sr[13] => Mux~2.IN9
sr[13] => Mux~2.IN10
sr[14] => Mux~1.IN9
sr[14] => Mux~1.IN10
sr[15] => Mux~0.IN9
sr[15] => Mux~0.IN10
dr[0] => Mux~31.IN9
dr[0] => Mux~31.IN10
dr[1] => Mux~30.IN9
dr[1] => Mux~30.IN10
dr[2] => Mux~29.IN9
dr[2] => Mux~29.IN10
dr[3] => Mux~28.IN9
dr[3] => Mux~28.IN10
dr[4] => Mux~27.IN9
dr[4] => Mux~27.IN10
dr[5] => Mux~26.IN9
dr[5] => Mux~26.IN10
dr[6] => Mux~25.IN9
dr[6] => Mux~25.IN10
dr[7] => Mux~24.IN9
dr[7] => Mux~24.IN10
dr[8] => Mux~23.IN9
dr[8] => Mux~23.IN10
dr[9] => Mux~22.IN9
dr[9] => Mux~22.IN10
dr[10] => Mux~21.IN9
dr[10] => Mux~21.IN10
dr[11] => Mux~20.IN9
dr[11] => Mux~20.IN10
dr[12] => Mux~19.IN9
dr[12] => Mux~19.IN10
dr[13] => Mux~18.IN9
dr[13] => Mux~18.IN10
dr[14] => Mux~17.IN9
dr[14] => Mux~17.IN10
dr[15] => Mux~16.IN9
dr[15] => Mux~16.IN10
alu_sr[0] <= Mux~15.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[1] <= Mux~14.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[2] <= Mux~13.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[3] <= Mux~12.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[4] <= Mux~11.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[5] <= Mux~10.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[6] <= Mux~9.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[7] <= Mux~8.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[8] <= Mux~7.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[9] <= Mux~6.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[10] <= Mux~5.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[11] <= Mux~4.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[12] <= Mux~3.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[13] <= Mux~2.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[14] <= Mux~1.DB_MAX_OUTPUT_PORT_TYPE
alu_sr[15] <= Mux~0.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[0] <= Mux~31.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[1] <= Mux~30.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[2] <= Mux~29.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[3] <= Mux~28.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[4] <= Mux~27.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[5] <= Mux~26.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[6] <= Mux~25.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[7] <= Mux~24.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[8] <= Mux~23.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[9] <= Mux~22.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[10] <= Mux~21.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[11] <= Mux~20.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[12] <= Mux~19.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[13] <= Mux~18.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[14] <= Mux~17.DB_MAX_OUTPUT_PORT_TYPE
alu_dr[15] <= Mux~16.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg_mux:inst27
reg_0[0] => Mux~15.IN0
reg_0[0] => Mux~47.IN0
reg_0[0] => Mux~63.IN0
reg_0[1] => Mux~14.IN0
reg_0[1] => Mux~46.IN0
reg_0[1] => Mux~62.IN0
reg_0[2] => Mux~13.IN0
reg_0[2] => Mux~45.IN0
reg_0[2] => Mux~61.IN0
reg_0[3] => Mux~12.IN0
reg_0[3] => Mux~44.IN0
reg_0[3] => Mux~60.IN0
reg_0[4] => Mux~11.IN0
reg_0[4] => Mux~43.IN0
reg_0[4] => Mux~59.IN0
reg_0[5] => Mux~10.IN0
reg_0[5] => Mux~42.IN0
reg_0[5] => Mux~58.IN0
reg_0[6] => Mux~9.IN0
reg_0[6] => Mux~41.IN0
reg_0[6] => Mux~57.IN0
reg_0[7] => Mux~8.IN0
reg_0[7] => Mux~40.IN0
reg_0[7] => Mux~56.IN0
reg_0[8] => Mux~7.IN0
reg_0[8] => Mux~39.IN0
reg_0[8] => Mux~55.IN0
reg_0[9] => Mux~6.IN0
reg_0[9] => Mux~38.IN0
reg_0[9] => Mux~54.IN0
reg_0[10] => Mux~5.IN0
reg_0[10] => Mux~37.IN0
reg_0[10] => Mux~53.IN0
reg_0[11] => Mux~4.IN0
reg_0[11] => Mux~36.IN0
reg_0[11] => Mux~52.IN0
reg_0[12] => Mux~3.IN0
reg_0[12] => Mux~35.IN0
reg_0[12] => Mux~51.IN0
reg_0[13] => Mux~2.IN0
reg_0[13] => Mux~34.IN0
reg_0[13] => Mux~50.IN0
reg_0[14] => Mux~1.IN0
reg_0[14] => Mux~33.IN0
reg_0[14] => Mux~49.IN0
reg_0[15] => Mux~0.IN0
reg_0[15] => Mux~32.IN0
reg_0[15] => Mux~48.IN0
reg_1[0] => Mux~15.IN1
reg_1[0] => Mux~47.IN1
reg_1[0] => Mux~63.IN1
reg_1[1] => Mux~14.IN1
reg_1[1] => Mux~46.IN1
reg_1[1] => Mux~62.IN1
reg_1[2] => Mux~13.IN1
reg_1[2] => Mux~45.IN1
reg_1[2] => Mux~61.IN1
reg_1[3] => Mux~12.IN1
reg_1[3] => Mux~44.IN1
reg_1[3] => Mux~60.IN1
reg_1[4] => Mux~11.IN1
reg_1[4] => Mux~43.IN1
reg_1[4] => Mux~59.IN1
reg_1[5] => Mux~10.IN1
reg_1[5] => Mux~42.IN1
reg_1[5] => Mux~58.IN1
reg_1[6] => Mux~9.IN1
reg_1[6] => Mux~41.IN1
reg_1[6] => Mux~57.IN1
reg_1[7] => Mux~8.IN1
reg_1[7] => Mux~40.IN1
reg_1[7] => Mux~56.IN1
reg_1[8] => Mux~7.IN1
reg_1[8] => Mux~39.IN1
reg_1[8] => Mux~55.IN1
reg_1[9] => Mux~6.IN1
reg_1[9] => Mux~38.IN1
reg_1[9] => Mux~54.IN1
reg_1[10] => Mux~5.IN1
reg_1[10] => Mux~37.IN1
reg_1[10] => Mux~53.IN1
reg_1[11] => Mux~4.IN1
reg_1[11] => Mux~36.IN1
reg_1[11] => Mux~52.IN1
reg_1[12] => Mux~3.IN1
reg_1[12] => Mux~35.IN1
reg_1[12] => Mux~51.IN1
reg_1[13] => Mux~2.IN1
reg_1[13] => Mux~34.IN1
reg_1[13] => Mux~50.IN1
reg_1[14] => Mux~1.IN1
reg_1[14] => Mux~33.IN1
reg_1[14] => Mux~49.IN1
reg_1[15] => Mux~0.IN1
reg_1[15] => Mux~32.IN1
reg_1[15] => Mux~48.IN1
reg_2[0] => Mux~15.IN2
reg_2[0] => Mux~47.IN2
reg_2[0] => Mux~63.IN2
reg_2[1] => Mux~14.IN2
reg_2[1] => Mux~46.IN2
reg_2[1] => Mux~62.IN2
reg_2[2] => Mux~13.IN2
reg_2[2] => Mux~45.IN2
reg_2[2] => Mux~61.IN2
reg_2[3] => Mux~12.IN2
reg_2[3] => Mux~44.IN2
reg_2[3] => Mux~60.IN2
reg_2[4] => Mux~11.IN2
reg_2[4] => Mux~43.IN2
reg_2[4] => Mux~59.IN2
reg_2[5] => Mux~10.IN2
reg_2[5] => Mux~42.IN2
reg_2[5] => Mux~58.IN2
reg_2[6] => Mux~9.IN2
reg_2[6] => Mux~41.IN2
reg_2[6] => Mux~57.IN2
reg_2[7] => Mux~8.IN2
reg_2[7] => Mux~40.IN2
reg_2[7] => Mux~56.IN2
reg_2[8] => Mux~7.IN2
reg_2[8] => Mux~39.IN2
reg_2[8] => Mux~55.IN2
reg_2[9] => Mux~6.IN2
reg_2[9] => Mux~38.IN2
reg_2[9] => Mux~54.IN2
reg_2[10] => Mux~5.IN2
reg_2[10] => Mux~37.IN2
reg_2[10] => Mux~53.IN2
reg_2[11] => Mux~4.IN2
reg_2[11] => Mux~36.IN2
reg_2[11] => Mux~52.IN2
reg_2[12] => Mux~3.IN2
reg_2[12] => Mux~35.IN2
reg_2[12] => Mux~51.IN2
reg_2[13] => Mux~2.IN2
reg_2[13] => Mux~34.IN2
reg_2[13] => Mux~50.IN2
reg_2[14] => Mux~1.IN2
reg_2[14] => Mux~33.IN2
reg_2[14] => Mux~49.IN2
reg_2[15] => Mux~0.IN2
reg_2[15] => Mux~32.IN2
reg_2[15] => Mux~48.IN2
reg_3[0] => Mux~15.IN3
reg_3[0] => Mux~47.IN3
reg_3[0] => Mux~63.IN3
reg_3[1] => Mux~14.IN3
reg_3[1] => Mux~46.IN3
reg_3[1] => Mux~62.IN3
reg_3[2] => Mux~13.IN3
reg_3[2] => Mux~45.IN3
reg_3[2] => Mux~61.IN3
reg_3[3] => Mux~12.IN3
reg_3[3] => Mux~44.IN3
reg_3[3] => Mux~60.IN3
reg_3[4] => Mux~11.IN3
reg_3[4] => Mux~43.IN3
reg_3[4] => Mux~59.IN3
reg_3[5] => Mux~10.IN3
reg_3[5] => Mux~42.IN3
reg_3[5] => Mux~58.IN3
reg_3[6] => Mux~9.IN3
reg_3[6] => Mux~41.IN3
reg_3[6] => Mux~57.IN3
reg_3[7] => Mux~8.IN3
reg_3[7] => Mux~40.IN3
reg_3[7] => Mux~56.IN3
reg_3[8] => Mux~7.IN3
reg_3[8] => Mux~39.IN3
reg_3[8] => Mux~55.IN3
reg_3[9] => Mux~6.IN3
reg_3[9] => Mux~38.IN3
reg_3[9] => Mux~54.IN3
reg_3[10] => Mux~5.IN3
reg_3[10] => Mux~37.IN3
reg_3[10] => Mux~53.IN3
reg_3[11] => Mux~4.IN3
reg_3[11] => Mux~36.IN3
reg_3[11] => Mux~52.IN3
reg_3[12] => Mux~3.IN3
reg_3[12] => Mux~35.IN3
reg_3[12] => Mux~51.IN3
reg_3[13] => Mux~2.IN3
reg_3[13] => Mux~34.IN3
reg_3[13] => Mux~50.IN3
reg_3[14] => Mux~1.IN3
reg_3[14] => Mux~33.IN3
reg_3[14] => Mux~49.IN3
reg_3[15] => Mux~0.IN3
reg_3[15] => Mux~32.IN3
reg_3[15] => Mux~48.IN3
reg_4[0] => Mux~15.IN4
reg_4[0] => Mux~47.IN4
reg_4[0] => Mux~63.IN4
reg_4[1] => Mux~14.IN4
reg_4[1] => Mux~46.IN4
reg_4[1] => Mux~62.IN4
reg_4[2] => Mux~13.IN4
reg_4[2] => Mux~45.IN4
reg_4[2] => Mux~61.IN4
reg_4[3] => Mux~12.IN4
reg_4[3] => Mux~44.IN4
reg_4[3] => Mux~60.IN4
reg_4[4] => Mux~11.IN4
reg_4[4] => Mux~43.IN4
reg_4[4] => Mux~59.IN4
reg_4[5] => Mux~10.IN4
reg_4[5] => Mux~42.IN4
reg_4[5] => Mux~58.IN4
reg_4[6] => Mux~9.IN4
reg_4[6] => Mux~41.IN4
reg_4[6] => Mux~57.IN4
reg_4[7] => Mux~8.IN4
reg_4[7] => Mux~40.IN4
reg_4[7] => Mux~56.IN4
reg_4[8] => Mux~7.IN4
reg_4[8] => Mux~39.IN4
reg_4[8] => Mux~55.IN4
reg_4[9] => Mux~6.IN4
reg_4[9] => Mux~38.IN4
reg_4[9] => Mux~54.IN4
reg_4[10] => Mux~5.IN4
reg_4[10] => Mux~37.IN4
reg_4[10] => Mux~53.IN4
reg_4[11] => Mux~4.IN4
reg_4[11] => Mux~36.IN4
reg_4[11] => Mux~52.IN4
reg_4[12] => Mux~3.IN4
reg_4[12] => Mux~35.IN4
reg_4[12] => Mux~51.IN4
reg_4[13] => Mux~2.IN4
reg_4[13] => Mux~34.IN4
reg_4[13] => Mux~50.IN4
reg_4[14] => Mux~1.IN4
reg_4[14] => Mux~33.IN4
reg_4[14] => Mux~49.IN4
reg_4[15] => Mux~0.IN4
reg_4[15] => Mux~32.IN4
reg_4[15] => Mux~48.IN4
reg_5[0] => Mux~15.IN5
reg_5[0] => Mux~47.IN5
reg_5[0] => Mux~63.IN5
reg_5[1] => Mux~14.IN5
reg_5[1] => Mux~46.IN5
reg_5[1] => Mux~62.IN5
reg_5[2] => Mux~13.IN5
reg_5[2] => Mux~45.IN5
reg_5[2] => Mux~61.IN5
reg_5[3] => Mux~12.IN5
reg_5[3] => Mux~44.IN5
reg_5[3] => Mux~60.IN5
reg_5[4] => Mux~11.IN5
reg_5[4] => Mux~43.IN5
reg_5[4] => Mux~59.IN5
reg_5[5] => Mux~10.IN5
reg_5[5] => Mux~42.IN5
reg_5[5] => Mux~58.IN5
reg_5[6] => Mux~9.IN5
reg_5[6] => Mux~41.IN5
reg_5[6] => Mux~57.IN5
reg_5[7] => Mux~8.IN5
reg_5[7] => Mux~40.IN5
reg_5[7] => Mux~56.IN5
reg_5[8] => Mux~7.IN5
reg_5[8] => Mux~39.IN5
reg_5[8] => Mux~55.IN5
reg_5[9] => Mux~6.IN5
reg_5[9] => Mux~38.IN5
reg_5[9] => Mux~54.IN5
reg_5[10] => Mux~5.IN5
reg_5[10] => Mux~37.IN5
reg_5[10] => Mux~53.IN5
reg_5[11] => Mux~4.IN5
reg_5[11] => Mux~36.IN5
reg_5[11] => Mux~52.IN5
reg_5[12] => Mux~3.IN5
reg_5[12] => Mux~35.IN5
reg_5[12] => Mux~51.IN5
reg_5[13] => Mux~2.IN5
reg_5[13] => Mux~34.IN5
reg_5[13] => Mux~50.IN5
reg_5[14] => Mux~1.IN5
reg_5[14] => Mux~33.IN5
reg_5[14] => Mux~49.IN5
reg_5[15] => Mux~0.IN5
reg_5[15] => Mux~32.IN5
reg_5[15] => Mux~48.IN5
reg_6[0] => Mux~15.IN6
reg_6[0] => Mux~47.IN6
reg_6[0] => Mux~63.IN6
reg_6[1] => Mux~14.IN6
reg_6[1] => Mux~46.IN6
reg_6[1] => Mux~62.IN6
reg_6[2] => Mux~13.IN6
reg_6[2] => Mux~45.IN6
reg_6[2] => Mux~61.IN6
reg_6[3] => Mux~12.IN6
reg_6[3] => Mux~44.IN6
reg_6[3] => Mux~60.IN6
reg_6[4] => Mux~11.IN6
reg_6[4] => Mux~43.IN6
reg_6[4] => Mux~59.IN6
reg_6[5] => Mux~10.IN6
reg_6[5] => Mux~42.IN6
reg_6[5] => Mux~58.IN6
reg_6[6] => Mux~9.IN6
reg_6[6] => Mux~41.IN6
reg_6[6] => Mux~57.IN6
reg_6[7] => Mux~8.IN6
reg_6[7] => Mux~40.IN6
reg_6[7] => Mux~56.IN6
reg_6[8] => Mux~7.IN6
reg_6[8] => Mux~39.IN6
reg_6[8] => Mux~55.IN6
reg_6[9] => Mux~6.IN6
reg_6[9] => Mux~38.IN6
reg_6[9] => Mux~54.IN6
reg_6[10] => Mux~5.IN6
reg_6[10] => Mux~37.IN6
reg_6[10] => Mux~53.IN6
reg_6[11] => Mux~4.IN6
reg_6[11] => Mux~36.IN6
reg_6[11] => Mux~52.IN6
reg_6[12] => Mux~3.IN6
reg_6[12] => Mux~35.IN6
reg_6[12] => Mux~51.IN6
reg_6[13] => Mux~2.IN6
reg_6[13] => Mux~34.IN6
reg_6[13] => Mux~50.IN6
reg_6[14] => Mux~1.IN6
reg_6[14] => Mux~33.IN6
reg_6[14] => Mux~49.IN6
reg_6[15] => Mux~0.IN6
reg_6[15] => Mux~32.IN6
reg_6[15] => Mux~48.IN6
reg_7[0] => Mux~15.IN7
reg_7[0] => Mux~47.IN7
reg_7[0] => Mux~63.IN7
reg_7[1] => Mux~14.IN7
reg_7[1] => Mux~46.IN7
reg_7[1] => Mux~62.IN7
reg_7[2] => Mux~13.IN7
reg_7[2] => Mux~45.IN7
reg_7[2] => Mux~61.IN7
reg_7[3] => Mux~12.IN7
reg_7[3] => Mux~44.IN7
reg_7[3] => Mux~60.IN7
reg_7[4] => Mux~11.IN7
reg_7[4] => Mux~43.IN7
reg_7[4] => Mux~59.IN7
reg_7[5] => Mux~10.IN7
reg_7[5] => Mux~42.IN7
reg_7[5] => Mux~58.IN7
reg_7[6] => Mux~9.IN7
reg_7[6] => Mux~41.IN7
reg_7[6] => Mux~57.IN7
reg_7[7] => Mux~8.IN7
reg_7[7] => Mux~40.IN7
reg_7[7] => Mux~56.IN7
reg_7[8] => Mux~7.IN7
reg_7[8] => Mux~39.IN7
reg_7[8] => Mux~55.IN7
reg_7[9] => Mux~6.IN7
reg_7[9] => Mux~38.IN7
reg_7[9] => Mux~54.IN7
reg_7[10] => Mux~5.IN7
reg_7[10] => Mux~37.IN7
reg_7[10] => Mux~53.IN7
reg_7[11] => Mux~4.IN7
reg_7[11] => Mux~36.IN7
reg_7[11] => Mux~52.IN7
reg_7[12] => Mux~3.IN7
reg_7[12] => Mux~35.IN7
reg_7[12] => Mux~51.IN7
reg_7[13] => Mux~2.IN7
reg_7[13] => Mux~34.IN7
reg_7[13] => Mux~50.IN7
reg_7[14] => Mux~1.IN7
reg_7[14] => Mux~33.IN7
reg_7[14] => Mux~49.IN7
reg_7[15] => Mux~0.IN7
reg_7[15] => Mux~32.IN7
reg_7[15] => Mux~48.IN7
reg_8[0] => Mux~15.IN8
reg_8[0] => Mux~47.IN8
reg_8[0] => Mux~63.IN8
reg_8[1] => Mux~14.IN8
reg_8[1] => Mux~46.IN8
reg_8[1] => Mux~62.IN8
reg_8[2] => Mux~13.IN8
reg_8[2] => Mux~45.IN8
reg_8[2] => Mux~61.IN8
reg_8[3] => Mux~12.IN8
reg_8[3] => Mux~44.IN8
reg_8[3] => Mux~60.IN8
reg_8[4] => Mux~11.IN8
reg_8[4] => Mux~43.IN8
reg_8[4] => Mux~59.IN8
reg_8[5] => Mux~10.IN8
reg_8[5] => Mux~42.IN8
reg_8[5] => Mux~58.IN8
reg_8[6] => Mux~9.IN8
reg_8[6] => Mux~41.IN8
reg_8[6] => Mux~57.IN8
reg_8[7] => Mux~8.IN8
reg_8[7] => Mux~40.IN8
reg_8[7] => Mux~56.IN8
reg_8[8] => Mux~7.IN8
reg_8[8] => Mux~39.IN8
reg_8[8] => Mux~55.IN8
reg_8[9] => Mux~6.IN8
reg_8[9] => Mux~38.IN8
reg_8[9] => Mux~54.IN8
reg_8[10] => Mux~5.IN8
reg_8[10] => Mux~37.IN8
reg_8[10] => Mux~53.IN8
reg_8[11] => Mux~4.IN8
reg_8[11] => Mux~36.IN8
reg_8[11] => Mux~52.IN8
reg_8[12] => Mux~3.IN8
reg_8[12] => Mux~35.IN8
reg_8[12] => Mux~51.IN8
reg_8[13] => Mux~2.IN8
reg_8[13] => Mux~34.IN8
reg_8[13] => Mux~50.IN8
reg_8[14] => Mux~1.IN8
reg_8[14] => Mux~33.IN8
reg_8[14] => Mux~49.IN8
reg_8[15] => Mux~0.IN8
reg_8[15] => Mux~32.IN8
reg_8[15] => Mux~48.IN8
reg_9[0] => Mux~15.IN9
reg_9[0] => Mux~47.IN9
reg_9[0] => Mux~63.IN9
reg_9[1] => Mux~14.IN9
reg_9[1] => Mux~46.IN9
reg_9[1] => Mux~62.IN9
reg_9[2] => Mux~13.IN9
reg_9[2] => Mux~45.IN9
reg_9[2] => Mux~61.IN9
reg_9[3] => Mux~12.IN9
reg_9[3] => Mux~44.IN9
reg_9[3] => Mux~60.IN9
reg_9[4] => Mux~11.IN9
reg_9[4] => Mux~43.IN9
reg_9[4] => Mux~59.IN9
reg_9[5] => Mux~10.IN9
reg_9[5] => Mux~42.IN9
reg_9[5] => Mux~58.IN9
reg_9[6] => Mux~9.IN9
reg_9[6] => Mux~41.IN9
reg_9[6] => Mux~57.IN9
reg_9[7] => Mux~8.IN9
reg_9[7] => Mux~40.IN9
reg_9[7] => Mux~56.IN9
reg_9[8] => Mux~7.IN9
reg_9[8] => Mux~39.IN9
reg_9[8] => Mux~55.IN9
reg_9[9] => Mux~6.IN9
reg_9[9] => Mux~38.IN9
reg_9[9] => Mux~54.IN9
reg_9[10] => Mux~5.IN9
reg_9[10] => Mux~37.IN9
reg_9[10] => Mux~53.IN9
reg_9[11] => Mux~4.IN9
reg_9[11] => Mux~36.IN9
reg_9[11] => Mux~52.IN9
reg_9[12] => Mux~3.IN9
reg_9[12] => Mux~35.IN9
reg_9[12] => Mux~51.IN9
reg_9[13] => Mux~2.IN9
reg_9[13] => Mux~34.IN9
reg_9[13] => Mux~50.IN9
reg_9[14] => Mux~1.IN9
reg_9[14] => Mux~33.IN9
reg_9[14] => Mux~49.IN9
reg_9[15] => Mux~0.IN9
reg_9[15] => Mux~32.IN9
reg_9[15] => Mux~48.IN9
reg_a[0] => Mux~15.IN10
reg_a[0] => Mux~47.IN10
reg_a[0] => Mux~63.IN10
reg_a[1] => Mux~14.IN10
reg_a[1] => Mux~46.IN10
reg_a[1] => Mux~62.IN10
reg_a[2] => Mux~13.IN10
reg_a[2] => Mux~45.IN10
reg_a[2] => Mux~61.IN10
reg_a[3] => Mux~12.IN10
reg_a[3] => Mux~44.IN10
reg_a[3] => Mux~60.IN10
reg_a[4] => Mux~11.IN10
reg_a[4] => Mux~43.IN10
reg_a[4] => Mux~59.IN10
reg_a[5] => Mux~10.IN10
reg_a[5] => Mux~42.IN10
reg_a[5] => Mux~58.IN10
reg_a[6] => Mux~9.IN10
reg_a[6] => Mux~41.IN10
reg_a[6] => Mux~57.IN10
reg_a[7] => Mux~8.IN10
reg_a[7] => Mux~40.IN10
reg_a[7] => Mux~56.IN10
reg_a[8] => Mux~7.IN10
reg_a[8] => Mux~39.IN10
reg_a[8] => Mux~55.IN10
reg_a[9] => Mux~6.IN10
reg_a[9] => Mux~38.IN10
reg_a[9] => Mux~54.IN10
reg_a[10] => Mux~5.IN10
reg_a[10] => Mux~37.IN10
reg_a[10] => Mux~53.IN10
reg_a[11] => Mux~4.IN10
reg_a[11] => Mux~36.IN10
reg_a[11] => Mux~52.IN10
reg_a[12] => Mux~3.IN10
reg_a[12] => Mux~35.IN10
reg_a[12] => Mux~51.IN10
reg_a[13] => Mux~2.IN10
reg_a[13] => Mux~34.IN10
reg_a[13] => Mux~50.IN10
reg_a[14] => Mux~1.IN10
reg_a[14] => Mux~33.IN10
reg_a[14] => Mux~49.IN10
reg_a[15] => Mux~0.IN10
reg_a[15] => Mux~32.IN10
reg_a[15] => Mux~48.IN10
reg_b[0] => Mux~15.IN11
reg_b[0] => Mux~47.IN11
reg_b[0] => Mux~63.IN11
reg_b[1] => Mux~14.IN11
reg_b[1] => Mux~46.IN11
reg_b[1] => Mux~62.IN11
reg_b[2] => Mux~13.IN11
reg_b[2] => Mux~45.IN11
reg_b[2] => Mux~61.IN11
reg_b[3] => Mux~12.IN11
reg_b[3] => Mux~44.IN11
reg_b[3] => Mux~60.IN11
reg_b[4] => Mux~11.IN11
reg_b[4] => Mux~43.IN11
reg_b[4] => Mux~59.IN11
reg_b[5] => Mux~10.IN11
reg_b[5] => Mux~42.IN11
reg_b[5] => Mux~58.IN11
reg_b[6] => Mux~9.IN11
reg_b[6] => Mux~41.IN11
reg_b[6] => Mux~57.IN11
reg_b[7] => Mux~8.IN11
reg_b[7] => Mux~40.IN11
reg_b[7] => Mux~56.IN11
reg_b[8] => Mux~7.IN11
reg_b[8] => Mux~39.IN11
reg_b[8] => Mux~55.IN11
reg_b[9] => Mux~6.IN11
reg_b[9] => Mux~38.IN11
reg_b[9] => Mux~54.IN11
reg_b[10] => Mux~5.IN11
reg_b[10] => Mux~37.IN11
reg_b[10] => Mux~53.IN11
reg_b[11] => Mux~4.IN11
reg_b[11] => Mux~36.IN11
reg_b[11] => Mux~52.IN11
reg_b[12] => Mux~3.IN11
reg_b[12] => Mux~35.IN11
reg_b[12] => Mux~51.IN11
reg_b[13] => Mux~2.IN11
reg_b[13] => Mux~34.IN11
reg_b[13] => Mux~50.IN11
reg_b[14] => Mux~1.IN11
reg_b[14] => Mux~33.IN11
reg_b[14] => Mux~49.IN11
reg_b[15] => Mux~0.IN11
reg_b[15] => Mux~32.IN11
reg_b[15] => Mux~48.IN11
reg_c[0] => Mux~15.IN12
reg_c[0] => Mux~47.IN12
reg_c[0] => Mux~63.IN12
reg_c[1] => Mux~14.IN12
reg_c[1] => Mux~46.IN12
reg_c[1] => Mux~62.IN12
reg_c[2] => Mux~13.IN12
reg_c[2] => Mux~45.IN12
reg_c[2] => Mux~61.IN12
reg_c[3] => Mux~12.IN12
reg_c[3] => Mux~44.IN12
reg_c[3] => Mux~60.IN12
reg_c[4] => Mux~11.IN12
reg_c[4] => Mux~43.IN12
reg_c[4] => Mux~59.IN12
reg_c[5] => Mux~10.IN12
reg_c[5] => Mux~42.IN12
reg_c[5] => Mux~58.IN12
reg_c[6] => Mux~9.IN12
reg_c[6] => Mux~41.IN12
reg_c[6] => Mux~57.IN12
reg_c[7] => Mux~8.IN12
reg_c[7] => Mux~40.IN12
reg_c[7] => Mux~56.IN12
reg_c[8] => Mux~7.IN12
reg_c[8] => Mux~39.IN12
reg_c[8] => Mux~55.IN12
reg_c[9] => Mux~6.IN12
reg_c[9] => Mux~38.IN12
reg_c[9] => Mux~54.IN12
reg_c[10] => Mux~5.IN12
reg_c[10] => Mux~37.IN12
reg_c[10] => Mux~53.IN12
reg_c[11] => Mux~4.IN12
reg_c[11] => Mux~36.IN12
reg_c[11] => Mux~52.IN12
reg_c[12] => Mux~3.IN12
reg_c[12] => Mux~35.IN12
reg_c[12] => Mux~51.IN12
reg_c[13] => Mux~2.IN12
reg_c[13] => Mux~34.IN12
reg_c[13] => Mux~50.IN12
reg_c[14] => Mux~1.IN12
reg_c[14] => Mux~33.IN12
reg_c[14] => Mux~49.IN12
reg_c[15] => Mux~0.IN12
reg_c[15] => Mux~32.IN12
reg_c[15] => Mux~48.IN12
reg_d[0] => Mux~15.IN13
reg_d[0] => Mux~47.IN13
reg_d[0] => Mux~63.IN13
reg_d[1] => Mux~14.IN13
reg_d[1] => Mux~46.IN13
reg_d[1] => Mux~62.IN13
reg_d[2] => Mux~13.IN13
reg_d[2] => Mux~45.IN13
reg_d[2] => Mux~61.IN13
reg_d[3] => Mux~12.IN13
reg_d[3] => Mux~44.IN13
reg_d[3] => Mux~60.IN13
reg_d[4] => Mux~11.IN13
reg_d[4] => Mux~43.IN13
reg_d[4] => Mux~59.IN13
reg_d[5] => Mux~10.IN13
reg_d[5] => Mux~42.IN13
reg_d[5] => Mux~58.IN13
reg_d[6] => Mux~9.IN13
reg_d[6] => Mux~41.IN13
reg_d[6] => Mux~57.IN13
reg_d[7] => Mux~8.IN13
reg_d[7] => Mux~40.IN13
reg_d[7] => Mux~56.IN13
reg_d[8] => Mux~7.IN13
reg_d[8] => Mux~39.IN13
reg_d[8] => Mux~55.IN13
reg_d[9] => Mux~6.IN13
reg_d[9] => Mux~38.IN13
reg_d[9] => Mux~54.IN13
reg_d[10] => Mux~5.IN13
reg_d[10] => Mux~37.IN13
reg_d[10] => Mux~53.IN13
reg_d[11] => Mux~4.IN13
reg_d[11] => Mux~36.IN13
reg_d[11] => Mux~52.IN13
reg_d[12] => Mux~3.IN13
reg_d[12] => Mux~35.IN13
reg_d[12] => Mux~51.IN13
reg_d[13] => Mux~2.IN13
reg_d[13] => Mux~34.IN13
reg_d[13] => Mux~50.IN13
reg_d[14] => Mux~1.IN13
reg_d[14] => Mux~33.IN13
reg_d[14] => Mux~49.IN13
reg_d[15] => Mux~0.IN13
reg_d[15] => Mux~32.IN13
reg_d[15] => Mux~48.IN13
reg_e[0] => Mux~15.IN14
reg_e[0] => Mux~47.IN14
reg_e[0] => Mux~63.IN14
reg_e[1] => Mux~14.IN14
reg_e[1] => Mux~46.IN14
reg_e[1] => Mux~62.IN14
reg_e[2] => Mux~13.IN14
reg_e[2] => Mux~45.IN14
reg_e[2] => Mux~61.IN14
reg_e[3] => Mux~12.IN14
reg_e[3] => Mux~44.IN14
reg_e[3] => Mux~60.IN14
reg_e[4] => Mux~11.IN14
reg_e[4] => Mux~43.IN14
reg_e[4] => Mux~59.IN14
reg_e[5] => Mux~10.IN14
reg_e[5] => Mux~42.IN14
reg_e[5] => Mux~58.IN14
reg_e[6] => Mux~9.IN14
reg_e[6] => Mux~41.IN14
reg_e[6] => Mux~57.IN14
reg_e[7] => Mux~8.IN14
reg_e[7] => Mux~40.IN14
reg_e[7] => Mux~56.IN14
reg_e[8] => Mux~7.IN14
reg_e[8] => Mux~39.IN14
reg_e[8] => Mux~55.IN14
reg_e[9] => Mux~6.IN14
reg_e[9] => Mux~38.IN14
reg_e[9] => Mux~54.IN14
reg_e[10] => Mux~5.IN14
reg_e[10] => Mux~37.IN14
reg_e[10] => Mux~53.IN14
reg_e[11] => Mux~4.IN14
reg_e[11] => Mux~36.IN14
reg_e[11] => Mux~52.IN14
reg_e[12] => Mux~3.IN14
reg_e[12] => Mux~35.IN14
reg_e[12] => Mux~51.IN14
reg_e[13] => Mux~2.IN14
reg_e[13] => Mux~34.IN14
reg_e[13] => Mux~50.IN14
reg_e[14] => Mux~1.IN14
reg_e[14] => Mux~33.IN14
reg_e[14] => Mux~49.IN14
reg_e[15] => Mux~0.IN14
reg_e[15] => Mux~32.IN14
reg_e[15] => Mux~48.IN14
reg_f[0] => Mux~15.IN15
reg_f[0] => Mux~47.IN15
reg_f[0] => Mux~63.IN15
reg_f[1] => Mux~14.IN15
reg_f[1] => Mux~46.IN15
reg_f[1] => Mux~62.IN15
reg_f[2] => Mux~13.IN15
reg_f[2] => Mux~45.IN15
reg_f[2] => Mux~61.IN15
reg_f[3] => Mux~12.IN15
reg_f[3] => Mux~44.IN15
reg_f[3] => Mux~60.IN15
reg_f[4] => Mux~11.IN15
reg_f[4] => Mux~43.IN15
reg_f[4] => Mux~59.IN15
reg_f[5] => Mux~10.IN15
reg_f[5] => Mux~42.IN15
reg_f[5] => Mux~58.IN15
reg_f[6] => Mux~9.IN15
reg_f[6] => Mux~41.IN15
reg_f[6] => Mux~57.IN15
reg_f[7] => Mux~8.IN15
reg_f[7] => Mux~40.IN15
reg_f[7] => Mux~56.IN15
reg_f[8] => Mux~7.IN15
reg_f[8] => Mux~39.IN15
reg_f[8] => Mux~55.IN15
reg_f[9] => Mux~6.IN15
reg_f[9] => Mux~38.IN15
reg_f[9] => Mux~54.IN15
reg_f[10] => Mux~5.IN15
reg_f[10] => Mux~37.IN15
reg_f[10] => Mux~53.IN15
reg_f[11] => Mux~4.IN15
reg_f[11] => Mux~36.IN15
reg_f[11] => Mux~52.IN15
reg_f[12] => Mux~3.IN15
reg_f[12] => Mux~35.IN15
reg_f[12] => Mux~51.IN15
reg_f[13] => Mux~2.IN15
reg_f[13] => Mux~34.IN15
reg_f[13] => Mux~50.IN15
reg_f[14] => Mux~1.IN15
reg_f[14] => Mux~33.IN15
reg_f[14] => Mux~49.IN15
reg_f[15] => Mux~0.IN15
reg_f[15] => Mux~32.IN15
reg_f[15] => Mux~48.IN15
dest_reg[0] => Mux~0.IN19
dest_reg[0] => Mux~1.IN19
dest_reg[0] => Mux~2.IN19
dest_reg[0] => Mux~3.IN19
dest_reg[0] => Mux~4.IN19
dest_reg[0] => Mux~5.IN19
dest_reg[0] => Mux~6.IN19
dest_reg[0] => Mux~7.IN19
dest_reg[0] => Mux~8.IN19
dest_reg[0] => Mux~9.IN19
dest_reg[0] => Mux~10.IN19
dest_reg[0] => Mux~11.IN19
dest_reg[0] => Mux~12.IN19
dest_reg[0] => Mux~13.IN19
dest_reg[0] => Mux~14.IN19
dest_reg[0] => Mux~15.IN19
dest_reg[0] => Mux~16.IN19
dest_reg[0] => Mux~17.IN19
dest_reg[0] => Mux~18.IN19
dest_reg[0] => Mux~19.IN19
dest_reg[0] => Mux~20.IN19
dest_reg[0] => Mux~21.IN19
dest_reg[0] => Mux~22.IN19
dest_reg[0] => Mux~23.IN19
dest_reg[0] => Mux~24.IN19
dest_reg[0] => Mux~25.IN19
dest_reg[0] => Mux~26.IN19
dest_reg[0] => Mux~27.IN19
dest_reg[0] => Mux~28.IN19
dest_reg[0] => Mux~29.IN19
dest_reg[0] => Mux~30.IN19
dest_reg[0] => Mux~31.IN19
dest_reg[1] => Mux~0.IN18
dest_reg[1] => Mux~1.IN18
dest_reg[1] => Mux~2.IN18
dest_reg[1] => Mux~3.IN18
dest_reg[1] => Mux~4.IN18
dest_reg[1] => Mux~5.IN18
dest_reg[1] => Mux~6.IN18
dest_reg[1] => Mux~7.IN18
dest_reg[1] => Mux~8.IN18
dest_reg[1] => Mux~9.IN18
dest_reg[1] => Mux~10.IN18
dest_reg[1] => Mux~11.IN18
dest_reg[1] => Mux~12.IN18
dest_reg[1] => Mux~13.IN18
dest_reg[1] => Mux~14.IN18
dest_reg[1] => Mux~15.IN18
dest_reg[1] => Mux~16.IN18
dest_reg[1] => Mux~17.IN18
dest_reg[1] => Mux~18.IN18
dest_reg[1] => Mux~19.IN18
dest_reg[1] => Mux~20.IN18
dest_reg[1] => Mux~21.IN18
dest_reg[1] => Mux~22.IN18
dest_reg[1] => Mux~23.IN18
dest_reg[1] => Mux~24.IN18
dest_reg[1] => Mux~25.IN18
dest_reg[1] => Mux~26.IN18
dest_reg[1] => Mux~27.IN18
dest_reg[1] => Mux~28.IN18
dest_reg[1] => Mux~29.IN18
dest_reg[1] => Mux~30.IN18
dest_reg[1] => Mux~31.IN18
dest_reg[2] => Mux~0.IN17
dest_reg[2] => Mux~1.IN17
dest_reg[2] => Mux~2.IN17
dest_reg[2] => Mux~3.IN17
dest_reg[2] => Mux~4.IN17
dest_reg[2] => Mux~5.IN17
dest_reg[2] => Mux~6.IN17
dest_reg[2] => Mux~7.IN17
dest_reg[2] => Mux~8.IN17
dest_reg[2] => Mux~9.IN17
dest_reg[2] => Mux~10.IN17
dest_reg[2] => Mux~11.IN17
dest_reg[2] => Mux~12.IN17
dest_reg[2] => Mux~13.IN17
dest_reg[2] => Mux~14.IN17
dest_reg[2] => Mux~15.IN17
dest_reg[2] => Mux~16.IN17
dest_reg[2] => Mux~17.IN17
dest_reg[2] => Mux~18.IN17
dest_reg[2] => Mux~19.IN17
dest_reg[2] => Mux~20.IN17
dest_reg[2] => Mux~21.IN17
dest_reg[2] => Mux~22.IN17
dest_reg[2] => Mux~23.IN17
dest_reg[2] => Mux~24.IN17
dest_reg[2] => Mux~25.IN17
dest_reg[2] => Mux~26.IN17
dest_reg[2] => Mux~27.IN17
dest_reg[2] => Mux~28.IN17
dest_reg[2] => Mux~29.IN17
dest_reg[2] => Mux~30.IN17
dest_reg[2] => Mux~31.IN17
dest_reg[3] => Mux~0.IN16
dest_reg[3] => Mux~1.IN16
dest_reg[3] => Mux~2.IN16
dest_reg[3] => Mux~3.IN16
dest_reg[3] => Mux~4.IN16
dest_reg[3] => Mux~5.IN16
dest_reg[3] => Mux~6.IN16
dest_reg[3] => Mux~7.IN16
dest_reg[3] => Mux~8.IN16
dest_reg[3] => Mux~9.IN16
dest_reg[3] => Mux~10.IN16
dest_reg[3] => Mux~11.IN16
dest_reg[3] => Mux~12.IN16
dest_reg[3] => Mux~13.IN16
dest_reg[3] => Mux~14.IN16
dest_reg[3] => Mux~15.IN16
dest_reg[3] => Mux~16.IN16
dest_reg[3] => Mux~17.IN16
dest_reg[3] => Mux~18.IN16
dest_reg[3] => Mux~19.IN16
dest_reg[3] => Mux~20.IN16
dest_reg[3] => Mux~21.IN16
dest_reg[3] => Mux~22.IN16
dest_reg[3] => Mux~23.IN16
dest_reg[3] => Mux~24.IN16
dest_reg[3] => Mux~25.IN16
dest_reg[3] => Mux~26.IN16
dest_reg[3] => Mux~27.IN16
dest_reg[3] => Mux~28.IN16
dest_reg[3] => Mux~29.IN16
dest_reg[3] => Mux~30.IN16
dest_reg[3] => Mux~31.IN16
sour_reg[0] => Mux~32.IN19
sour_reg[0] => Mux~33.IN19
sour_reg[0] => Mux~34.IN19
sour_reg[0] => Mux~35.IN19
sour_reg[0] => Mux~36.IN19
sour_reg[0] => Mux~37.IN19
sour_reg[0] => Mux~38.IN19
sour_reg[0] => Mux~39.IN19
sour_reg[0] => Mux~40.IN19
sour_reg[0] => Mux~41.IN19
sour_reg[0] => Mux~42.IN19
sour_reg[0] => Mux~43.IN19
sour_reg[0] => Mux~44.IN19
sour_reg[0] => Mux~45.IN19
sour_reg[0] => Mux~46.IN19
sour_reg[0] => Mux~47.IN19
sour_reg[1] => Mux~32.IN18
sour_reg[1] => Mux~33.IN18
sour_reg[1] => Mux~34.IN18
sour_reg[1] => Mux~35.IN18
sour_reg[1] => Mux~36.IN18
sour_reg[1] => Mux~37.IN18
sour_reg[1] => Mux~38.IN18
sour_reg[1] => Mux~39.IN18
sour_reg[1] => Mux~40.IN18
sour_reg[1] => Mux~41.IN18
sour_reg[1] => Mux~42.IN18
sour_reg[1] => Mux~43.IN18
sour_reg[1] => Mux~44.IN18
sour_reg[1] => Mux~45.IN18
sour_reg[1] => Mux~46.IN18
sour_reg[1] => Mux~47.IN18
sour_reg[2] => Mux~32.IN17
sour_reg[2] => Mux~33.IN17
sour_reg[2] => Mux~34.IN17
sour_reg[2] => Mux~35.IN17
sour_reg[2] => Mux~36.IN17
sour_reg[2] => Mux~37.IN17
sour_reg[2] => Mux~38.IN17
sour_reg[2] => Mux~39.IN17
sour_reg[2] => Mux~40.IN17
sour_reg[2] => Mux~41.IN17
sour_reg[2] => Mux~42.IN17
sour_reg[2] => Mux~43.IN17
sour_reg[2] => Mux~44.IN17
sour_reg[2] => Mux~45.IN17
sour_reg[2] => Mux~46.IN17
sour_reg[2] => Mux~47.IN17
sour_reg[3] => Mux~32.IN16
sour_reg[3] => Mux~33.IN16
sour_reg[3] => Mux~34.IN16
sour_reg[3] => Mux~35.IN16
sour_reg[3] => Mux~36.IN16
sour_reg[3] => Mux~37.IN16
sour_reg[3] => Mux~38.IN16
sour_reg[3] => Mux~39.IN16
sour_reg[3] => Mux~40.IN16
sour_reg[3] => Mux~41.IN16
sour_reg[3] => Mux~42.IN16
sour_reg[3] => Mux~43.IN16
sour_reg[3] => Mux~44.IN16
sour_reg[3] => Mux~45.IN16
sour_reg[3] => Mux~46.IN16
sour_reg[3] => Mux~47.IN16
reg_sel[0] => Mux~48.IN19
reg_sel[0] => Mux~49.IN19
reg_sel[0] => Mux~50.IN19
reg_sel[0] => Mux~51.IN19
reg_sel[0] => Mux~52.IN19
reg_sel[0] => Mux~53.IN19
reg_sel[0] => Mux~54.IN19
reg_sel[0] => Mux~55.IN19
reg_sel[0] => Mux~56.IN19
reg_sel[0] => Mux~57.IN19
reg_sel[0] => Mux~58.IN19
reg_sel[0] => Mux~59.IN19
reg_sel[0] => Mux~60.IN19
reg_sel[0] => Mux~61.IN19
reg_sel[0] => Mux~62.IN19
reg_sel[0] => Mux~63.IN19
reg_sel[1] => Mux~48.IN18
reg_sel[1] => Mux~49.IN18
reg_sel[1] => Mux~50.IN18
reg_sel[1] => Mux~51.IN18
reg_sel[1] => Mux~52.IN18
reg_sel[1] => Mux~53.IN18
reg_sel[1] => Mux~54.IN18
reg_sel[1] => Mux~55.IN18
reg_sel[1] => Mux~56.IN18
reg_sel[1] => Mux~57.IN18
reg_sel[1] => Mux~58.IN18
reg_sel[1] => Mux~59.IN18
reg_sel[1] => Mux~60.IN18
reg_sel[1] => Mux~61.IN18
reg_sel[1] => Mux~62.IN18
reg_sel[1] => Mux~63.IN18
reg_sel[2] => Mux~48.IN17
reg_sel[2] => Mux~49.IN17
reg_sel[2] => Mux~50.IN17
reg_sel[2] => Mux~51.IN17
reg_sel[2] => Mux~52.IN17
reg_sel[2] => Mux~53.IN17
reg_sel[2] => Mux~54.IN17
reg_sel[2] => Mux~55.IN17
reg_sel[2] => Mux~56.IN17
reg_sel[2] => Mux~57.IN17
reg_sel[2] => Mux~58.IN17
reg_sel[2] => Mux~59.IN17
reg_sel[2] => Mux~60.IN17
reg_sel[2] => Mux~61.IN17
reg_sel[2] => Mux~62.IN17
reg_sel[2] => Mux~63.IN17
reg_sel[3] => Mux~48.IN16
reg_sel[3] => Mux~49.IN16
reg_sel[3] => Mux~50.IN16
reg_sel[3] => Mux~51.IN16
reg_sel[3] => Mux~52.IN16
reg_sel[3] => Mux~53.IN16
reg_sel[3] => Mux~54.IN16
reg_sel[3] => Mux~55.IN16
reg_sel[3] => Mux~56.IN16
reg_sel[3] => Mux~57.IN16
reg_sel[3] => Mux~58.IN16
reg_sel[3] => Mux~59.IN16
reg_sel[3] => Mux~60.IN16
reg_sel[3] => Mux~61.IN16
reg_sel[3] => Mux~62.IN16
reg_sel[3] => Mux~63.IN16
en => temp~0.OUTPUTSELECT
en => temp~1.OUTPUTSELECT
en => temp~2.OUTPUTSELECT
en => temp~3.OUTPUTSELECT
en => temp~4.OUTPUTSELECT
en => temp~5.OUTPUTSELECT
en => temp~6.OUTPUTSELECT
en => temp~7.OUTPUTSELECT
en => temp~8.OUTPUTSELECT
en => temp~9.OUTPUTSELECT
en => temp~10.OUTPUTSELECT
en => temp~11.OUTPUTSELECT
en => temp~12.OUTPUTSELECT
en => temp~13.OUTPUTSELECT
en => temp~14.OUTPUTSELECT
en => temp~15.OUTPUTSELECT
en_0 <= temp~15.DB_MAX_OUTPUT_PORT_TYPE
en_1 <= temp~14.DB_MAX_OUTPUT_PORT_TYPE
en_2 <= temp~13.DB_MAX_OUTPUT_PORT_TYPE
en_3 <= temp~12.DB_MAX_OUTPUT_PORT_TYPE
en_4 <= temp~11.DB_MAX_OUTPUT_PORT_TYPE
en_5 <= temp~10.DB_MAX_OUTPUT_PORT_TYPE
en_6 <= temp~9.DB_MAX_OUTPUT_PORT_TYPE
en_7 <= temp~8.DB_MAX_OUTPUT_PORT_TYPE
en_8 <= temp~7.DB_MAX_OUTPUT_PORT_TYPE
en_9 <= temp~6.DB_MAX_OUTPUT_PORT_TYPE
en_a <= temp~5.DB_MAX_OUTPUT_PORT_TYPE
en_b <= temp~4.DB_MAX_OUTPUT_PORT_TYPE
en_c <= temp~3.DB_MAX_OUTPUT_PORT_TYPE
en_d <= temp~2.DB_MAX_OUTPUT_PORT_TYPE
en_e <= temp~1.DB_MAX_OUTPUT_PORT_TYPE
en_f <= temp~0.DB_MAX_OUTPUT_PORT_TYPE
dr[0] <= Mux~15.DB_MAX_OUTPUT_PORT_TYPE
dr[1] <= Mux~14.DB_MAX_OUTPUT_PORT_TYPE
dr[2] <= Mux~13.DB_MAX_OUTPUT_PORT_TYPE
dr[3] <= Mux~12.DB_MAX_OUTPUT_PORT_TYPE
dr[4] <= Mux~11.DB_MAX_OUTPUT_PORT_TYPE
dr[5] <= Mux~10.DB_MAX_OUTPUT_PORT_TYPE
dr[6] <= Mux~9.DB_MAX_OUTPUT_PORT_TYPE
dr[7] <= Mux~8.DB_MAX_OUTPUT_PORT_TYPE
dr[8] <= Mux~7.DB_MAX_OUTPUT_PORT_TYPE
dr[9] <= Mux~6.DB_MAX_OUTPUT_PORT_TYPE
dr[10] <= Mux~5.DB_MAX_OUTPUT_PORT_TYPE
dr[11] <= Mux~4.DB_MAX_OUTPUT_PORT_TYPE
dr[12] <= Mux~3.DB_MAX_OUTPUT_PORT_TYPE
dr[13] <= Mux~2.DB_MAX_OUTPUT_PORT_TYPE
dr[14] <= Mux~1.DB_MAX_OUTPUT_PORT_TYPE
dr[15] <= Mux~0.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= Mux~47.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= Mux~46.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= Mux~45.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= Mux~44.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= Mux~43.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= Mux~42.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= Mux~41.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= Mux~40.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= Mux~39.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= Mux~38.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= Mux~37.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= Mux~36.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= Mux~35.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= Mux~34.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= Mux~33.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= Mux~32.DB_MAX_OUTPUT_PORT_TYPE
reg_out[0] <= Mux~63.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= Mux~62.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= Mux~61.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= Mux~60.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= Mux~59.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= Mux~58.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= Mux~57.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= Mux~56.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= Mux~55.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= Mux~54.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= Mux~53.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= Mux~52.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= Mux~51.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= Mux~50.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= Mux~49.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= Mux~48.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst30
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst12
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst13
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst14
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst15
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst16
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst17
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst18
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst19
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst20
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst21
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst22
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst23
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst24
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst25
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg:inst26
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|t2:inst32
offset_8[0] => offset_16[0].DATAIN
offset_8[1] => offset_16[1].DATAIN
offset_8[2] => offset_16[2].DATAIN
offset_8[3] => offset_16[3].DATAIN
offset_8[4] => offset_16[4].DATAIN
offset_8[5] => offset_16[5].DATAIN
offset_8[6] => offset_16[6].DATAIN
offset_8[7] => offset_16[7].DATAIN
offset_8[7] => offset_16[15].DATAIN
offset_8[7] => offset_16[14].DATAIN
offset_8[7] => offset_16[13].DATAIN
offset_8[7] => offset_16[12].DATAIN
offset_8[7] => offset_16[11].DATAIN
offset_8[7] => offset_16[10].DATAIN
offset_8[7] => offset_16[9].DATAIN
offset_8[7] => offset_16[8].DATAIN
offset_16[0] <= offset_8[0].DB_MAX_OUTPUT_PORT_TYPE
offset_16[1] <= offset_8[1].DB_MAX_OUTPUT_PORT_TYPE
offset_16[2] <= offset_8[2].DB_MAX_OUTPUT_PORT_TYPE
offset_16[3] <= offset_8[3].DB_MAX_OUTPUT_PORT_TYPE
offset_16[4] <= offset_8[4].DB_MAX_OUTPUT_PORT_TYPE
offset_16[5] <= offset_8[5].DB_MAX_OUTPUT_PORT_TYPE
offset_16[6] <= offset_8[6].DB_MAX_OUTPUT_PORT_TYPE
offset_16[7] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[8] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[9] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[10] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[11] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[12] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[13] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[14] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE
offset_16[15] <= offset_8[7].DB_MAX_OUTPUT_PORT_TYPE


|cpu0|pc:inst10
alu_out[0] => q[0]~reg0.DATAIN
alu_out[1] => q[1]~reg0.DATAIN
alu_out[2] => q[2]~reg0.DATAIN
alu_out[3] => q[3]~reg0.DATAIN
alu_out[4] => q[4]~reg0.DATAIN
alu_out[5] => q[5]~reg0.DATAIN
alu_out[6] => q[6]~reg0.DATAIN
alu_out[7] => q[7]~reg0.DATAIN
alu_out[8] => q[8]~reg0.DATAIN
alu_out[9] => q[9]~reg0.DATAIN
alu_out[10] => q[10]~reg0.DATAIN
alu_out[11] => q[11]~reg0.DATAIN
alu_out[12] => q[12]~reg0.DATAIN
alu_out[13] => q[13]~reg0.DATAIN
alu_out[14] => q[14]~reg0.DATAIN
alu_out[15] => q[15]~reg0.DATAIN
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|ir:inst7
mem_data[0] => Mux~15.IN0
mem_data[1] => Mux~14.IN0
mem_data[2] => Mux~13.IN0
mem_data[3] => Mux~12.IN0
mem_data[4] => Mux~11.IN0
mem_data[5] => Mux~10.IN0
mem_data[6] => Mux~9.IN0
mem_data[7] => Mux~8.IN0
mem_data[8] => Mux~7.IN0
mem_data[9] => Mux~6.IN0
mem_data[10] => Mux~5.IN0
mem_data[11] => Mux~4.IN0
mem_data[12] => Mux~3.IN0
mem_data[13] => Mux~2.IN0
mem_data[14] => Mux~1.IN0
mem_data[15] => Mux~0.IN0
rec[0] => Mux~0.IN2
rec[0] => Mux~1.IN2
rec[0] => Mux~2.IN2
rec[0] => Mux~3.IN2
rec[0] => Mux~4.IN2
rec[0] => Mux~5.IN2
rec[0] => Mux~6.IN2
rec[0] => Mux~7.IN2
rec[0] => Mux~8.IN2
rec[0] => Mux~9.IN2
rec[0] => Mux~10.IN2
rec[0] => Mux~11.IN2
rec[0] => Mux~12.IN2
rec[0] => Mux~13.IN2
rec[0] => Mux~14.IN2
rec[0] => Mux~15.IN2
rec[1] => Mux~0.IN1
rec[1] => Mux~1.IN1
rec[1] => Mux~2.IN1
rec[1] => Mux~3.IN1
rec[1] => Mux~4.IN1
rec[1] => Mux~5.IN1
rec[1] => Mux~6.IN1
rec[1] => Mux~7.IN1
rec[1] => Mux~8.IN1
rec[1] => Mux~9.IN1
rec[1] => Mux~10.IN1
rec[1] => Mux~11.IN1
rec[1] => Mux~12.IN1
rec[1] => Mux~13.IN1
rec[1] => Mux~14.IN1
rec[1] => Mux~15.IN1
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|timer:inst6
clk => state~2.IN1
reset => state~3.IN1
ins[0] => ~NO_FANOUT~
ins[1] => ~NO_FANOUT~
ins[2] => ~NO_FANOUT~
ins[3] => ~NO_FANOUT~
ins[4] => ~NO_FANOUT~
ins[5] => ~NO_FANOUT~
ins[6] => ~NO_FANOUT~
ins[7] => ~NO_FANOUT~
ins[8] => ~NO_FANOUT~
ins[9] => ~NO_FANOUT~
ins[10] => ~NO_FANOUT~
ins[11] => ~NO_FANOUT~
ins[12] => ~NO_FANOUT~
ins[13] => ~NO_FANOUT~
ins[14] => ~NO_FANOUT~
ins[15] => state~1.DATAB
ins[15] => state~0.DATAB
output[0] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= reduce_or~1.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|ar:inst9
alu_out[0] => Mux~15.IN0
alu_out[1] => Mux~14.IN0
alu_out[2] => Mux~13.IN0
alu_out[3] => Mux~12.IN0
alu_out[4] => Mux~11.IN0
alu_out[5] => Mux~10.IN0
alu_out[6] => Mux~9.IN0
alu_out[7] => Mux~8.IN0
alu_out[8] => Mux~7.IN0
alu_out[9] => Mux~6.IN0
alu_out[10] => Mux~5.IN0
alu_out[11] => Mux~4.IN0
alu_out[12] => Mux~3.IN0
alu_out[13] => Mux~2.IN0
alu_out[14] => Mux~1.IN0
alu_out[15] => Mux~0.IN0
pc[0] => Mux~15.IN1
pc[1] => Mux~14.IN1
pc[2] => Mux~13.IN1
pc[3] => Mux~12.IN1
pc[4] => Mux~11.IN1
pc[5] => Mux~10.IN1
pc[6] => Mux~9.IN1
pc[7] => Mux~8.IN1
pc[8] => Mux~7.IN1
pc[9] => Mux~6.IN1
pc[10] => Mux~5.IN1
pc[11] => Mux~4.IN1
pc[12] => Mux~3.IN1
pc[13] => Mux~2.IN1
pc[14] => Mux~1.IN1
pc[15] => Mux~0.IN1
rec[0] => Mux~0.IN3
rec[0] => Mux~1.IN3
rec[0] => Mux~2.IN3
rec[0] => Mux~3.IN3
rec[0] => Mux~4.IN3
rec[0] => Mux~5.IN3
rec[0] => Mux~6.IN3
rec[0] => Mux~7.IN3
rec[0] => Mux~8.IN3
rec[0] => Mux~9.IN3
rec[0] => Mux~10.IN3
rec[0] => Mux~11.IN3
rec[0] => Mux~12.IN3
rec[0] => Mux~13.IN3
rec[0] => Mux~14.IN3
rec[0] => Mux~15.IN3
rec[1] => Mux~0.IN2
rec[1] => Mux~1.IN2
rec[1] => Mux~2.IN2
rec[1] => Mux~3.IN2
rec[1] => Mux~4.IN2
rec[1] => Mux~5.IN2
rec[1] => Mux~6.IN2
rec[1] => Mux~7.IN2
rec[1] => Mux~8.IN2
rec[1] => Mux~9.IN2
rec[1] => Mux~10.IN2
rec[1] => Mux~11.IN2
rec[1] => Mux~12.IN2
rec[1] => Mux~13.IN2
rec[1] => Mux~14.IN2
rec[1] => Mux~15.IN2
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|t3:inst4
wr => process0~0.OE
wr => process0~1.OE
wr => process0~2.OE
wr => process0~3.OE
wr => process0~4.OE
wr => process0~5.OE
wr => process0~6.OE
wr => process0~7.OE
wr => process0~8.OE
wr => process0~9.OE
wr => process0~10.OE
wr => process0~11.OE
wr => process0~12.OE
wr => process0~13.OE
wr => process0~14.OE
wr => process0~15.OE
alu_out[0] => process0~15.DATAIN
alu_out[1] => process0~14.DATAIN
alu_out[2] => process0~13.DATAIN
alu_out[3] => process0~12.DATAIN
alu_out[4] => process0~11.DATAIN
alu_out[5] => process0~10.DATAIN
alu_out[6] => process0~9.DATAIN
alu_out[7] => process0~8.DATAIN
alu_out[8] => process0~7.DATAIN
alu_out[9] => process0~6.DATAIN
alu_out[10] => process0~5.DATAIN
alu_out[11] => process0~4.DATAIN
alu_out[12] => process0~3.DATAIN
alu_out[13] => process0~2.DATAIN
alu_out[14] => process0~1.DATAIN
alu_out[15] => process0~0.DATAIN
output[0] <= process0~15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= process0~14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= process0~13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= process0~12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= process0~11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= process0~10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= process0~9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= process0~8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= process0~7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= process0~6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= process0~5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= process0~4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= process0~3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= process0~2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= process0~1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= process0~0.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg_out:inst33
ir[0] => Mux~31.IN14
ir[1] => Mux~30.IN14
ir[2] => Mux~29.IN14
ir[3] => Mux~28.IN14
ir[4] => Mux~27.IN14
ir[5] => Mux~26.IN14
ir[6] => Mux~25.IN14
ir[7] => Mux~24.IN14
ir[8] => Mux~23.IN14
ir[9] => Mux~22.IN14
ir[10] => Mux~21.IN14
ir[11] => Mux~20.IN14
ir[12] => Mux~19.IN14
ir[13] => Mux~18.IN14
ir[14] => Mux~17.IN14
ir[15] => Mux~16.IN14
pc[0] => Mux~31.IN15
pc[1] => Mux~30.IN15
pc[2] => Mux~29.IN15
pc[3] => Mux~28.IN15
pc[4] => Mux~27.IN15
pc[5] => Mux~26.IN15
pc[6] => Mux~25.IN15
pc[7] => Mux~24.IN15
pc[8] => Mux~23.IN15
pc[9] => Mux~22.IN15
pc[10] => Mux~21.IN15
pc[11] => Mux~20.IN15
pc[12] => Mux~19.IN15
pc[13] => Mux~18.IN15
pc[14] => Mux~17.IN15
pc[15] => Mux~16.IN15
reg_in[0] => Mux~47.IN3
reg_in[1] => Mux~46.IN3
reg_in[2] => Mux~45.IN3
reg_in[3] => Mux~44.IN3
reg_in[4] => Mux~43.IN3
reg_in[5] => Mux~42.IN3
reg_in[6] => Mux~41.IN3
reg_in[7] => Mux~40.IN3
reg_in[8] => Mux~39.IN3
reg_in[9] => Mux~38.IN3
reg_in[10] => Mux~37.IN3
reg_in[11] => Mux~36.IN3
reg_in[12] => Mux~35.IN3
reg_in[13] => Mux~34.IN3
reg_in[14] => Mux~33.IN3
reg_in[15] => Mux~32.IN3
offset[0] => Mux~15.IN11
offset[1] => Mux~14.IN11
offset[2] => Mux~13.IN11
offset[3] => Mux~12.IN11
offset[4] => Mux~11.IN11
offset[5] => Mux~10.IN11
offset[6] => Mux~9.IN11
offset[7] => Mux~8.IN11
offset[8] => Mux~7.IN11
offset[9] => Mux~6.IN11
offset[10] => Mux~5.IN11
offset[11] => Mux~4.IN11
offset[12] => Mux~3.IN11
offset[13] => Mux~2.IN11
offset[14] => Mux~1.IN11
offset[15] => Mux~0.IN11
alu_a[0] => Mux~15.IN12
alu_a[1] => Mux~14.IN12
alu_a[2] => Mux~13.IN12
alu_a[3] => Mux~12.IN12
alu_a[4] => Mux~11.IN12
alu_a[5] => Mux~10.IN12
alu_a[6] => Mux~9.IN12
alu_a[7] => Mux~8.IN12
alu_a[8] => Mux~7.IN12
alu_a[9] => Mux~6.IN12
alu_a[10] => Mux~5.IN12
alu_a[11] => Mux~4.IN12
alu_a[12] => Mux~3.IN12
alu_a[13] => Mux~2.IN12
alu_a[14] => Mux~1.IN12
alu_a[15] => Mux~0.IN12
alu_b[0] => Mux~15.IN13
alu_b[1] => Mux~14.IN13
alu_b[2] => Mux~13.IN13
alu_b[3] => Mux~12.IN13
alu_b[4] => Mux~11.IN13
alu_b[5] => Mux~10.IN13
alu_b[6] => Mux~9.IN13
alu_b[7] => Mux~8.IN13
alu_b[8] => Mux~7.IN13
alu_b[9] => Mux~6.IN13
alu_b[10] => Mux~5.IN13
alu_b[11] => Mux~4.IN13
alu_b[12] => Mux~3.IN13
alu_b[13] => Mux~2.IN13
alu_b[14] => Mux~1.IN13
alu_b[15] => Mux~0.IN13
alu_out[0] => Mux~15.IN14
alu_out[1] => Mux~14.IN14
alu_out[2] => Mux~13.IN14
alu_out[3] => Mux~12.IN14
alu_out[4] => Mux~11.IN14
alu_out[5] => Mux~10.IN14
alu_out[6] => Mux~9.IN14
alu_out[7] => Mux~8.IN14
alu_out[8] => Mux~7.IN14
alu_out[9] => Mux~6.IN14
alu_out[10] => Mux~5.IN14
alu_out[11] => Mux~4.IN14
alu_out[12] => Mux~3.IN14
alu_out[13] => Mux~2.IN14
alu_out[14] => Mux~1.IN14
alu_out[15] => Mux~0.IN14
reg_testa[0] => Mux~15.IN15
reg_testa[1] => Mux~14.IN15
reg_testa[2] => Mux~13.IN15
reg_testa[3] => Mux~12.IN15
reg_testa[4] => Mux~11.IN15
reg_testa[5] => Mux~10.IN15
reg_testa[6] => Mux~9.IN15
reg_testa[7] => Mux~8.IN15
reg_testa[8] => Mux~7.IN15
reg_testa[9] => Mux~6.IN15
reg_testa[10] => Mux~5.IN15
reg_testa[11] => Mux~4.IN15
reg_testa[12] => Mux~3.IN15
reg_testa[13] => Mux~2.IN15
reg_testa[14] => Mux~1.IN15
reg_testa[15] => Mux~0.IN15
reg_sel[0] => Mux~0.IN19
reg_sel[0] => Mux~1.IN19
reg_sel[0] => Mux~2.IN19
reg_sel[0] => Mux~3.IN19
reg_sel[0] => Mux~4.IN19
reg_sel[0] => Mux~5.IN19
reg_sel[0] => Mux~6.IN19
reg_sel[0] => Mux~7.IN19
reg_sel[0] => Mux~8.IN19
reg_sel[0] => Mux~9.IN19
reg_sel[0] => Mux~10.IN19
reg_sel[0] => Mux~11.IN19
reg_sel[0] => Mux~12.IN19
reg_sel[0] => Mux~13.IN19
reg_sel[0] => Mux~14.IN19
reg_sel[0] => Mux~15.IN19
reg_sel[0] => Mux~16.IN19
reg_sel[0] => Mux~17.IN19
reg_sel[0] => Mux~18.IN19
reg_sel[0] => Mux~19.IN19
reg_sel[0] => Mux~20.IN19
reg_sel[0] => Mux~21.IN19
reg_sel[0] => Mux~22.IN19
reg_sel[0] => Mux~23.IN19
reg_sel[0] => Mux~24.IN19
reg_sel[0] => Mux~25.IN19
reg_sel[0] => Mux~26.IN19
reg_sel[0] => Mux~27.IN19
reg_sel[0] => Mux~28.IN19
reg_sel[0] => Mux~29.IN19
reg_sel[0] => Mux~30.IN19
reg_sel[0] => Mux~31.IN19
reg_sel[1] => Mux~0.IN18
reg_sel[1] => Mux~1.IN18
reg_sel[1] => Mux~2.IN18
reg_sel[1] => Mux~3.IN18
reg_sel[1] => Mux~4.IN18
reg_sel[1] => Mux~5.IN18
reg_sel[1] => Mux~6.IN18
reg_sel[1] => Mux~7.IN18
reg_sel[1] => Mux~8.IN18
reg_sel[1] => Mux~9.IN18
reg_sel[1] => Mux~10.IN18
reg_sel[1] => Mux~11.IN18
reg_sel[1] => Mux~12.IN18
reg_sel[1] => Mux~13.IN18
reg_sel[1] => Mux~14.IN18
reg_sel[1] => Mux~15.IN18
reg_sel[1] => Mux~16.IN18
reg_sel[1] => Mux~17.IN18
reg_sel[1] => Mux~18.IN18
reg_sel[1] => Mux~19.IN18
reg_sel[1] => Mux~20.IN18
reg_sel[1] => Mux~21.IN18
reg_sel[1] => Mux~22.IN18
reg_sel[1] => Mux~23.IN18
reg_sel[1] => Mux~24.IN18
reg_sel[1] => Mux~25.IN18
reg_sel[1] => Mux~26.IN18
reg_sel[1] => Mux~27.IN18
reg_sel[1] => Mux~28.IN18
reg_sel[1] => Mux~29.IN18
reg_sel[1] => Mux~30.IN18
reg_sel[1] => Mux~31.IN18
reg_sel[2] => Mux~0.IN17
reg_sel[2] => Mux~1.IN17
reg_sel[2] => Mux~2.IN17
reg_sel[2] => Mux~3.IN17
reg_sel[2] => Mux~4.IN17
reg_sel[2] => Mux~5.IN17
reg_sel[2] => Mux~6.IN17
reg_sel[2] => Mux~7.IN17
reg_sel[2] => Mux~8.IN17
reg_sel[2] => Mux~9.IN17
reg_sel[2] => Mux~10.IN17
reg_sel[2] => Mux~11.IN17
reg_sel[2] => Mux~12.IN17
reg_sel[2] => Mux~13.IN17
reg_sel[2] => Mux~14.IN17
reg_sel[2] => Mux~15.IN17
reg_sel[2] => Mux~16.IN17
reg_sel[2] => Mux~17.IN17
reg_sel[2] => Mux~18.IN17
reg_sel[2] => Mux~19.IN17
reg_sel[2] => Mux~20.IN17
reg_sel[2] => Mux~21.IN17
reg_sel[2] => Mux~22.IN17
reg_sel[2] => Mux~23.IN17
reg_sel[2] => Mux~24.IN17
reg_sel[2] => Mux~25.IN17
reg_sel[2] => Mux~26.IN17
reg_sel[2] => Mux~27.IN17
reg_sel[2] => Mux~28.IN17
reg_sel[2] => Mux~29.IN17
reg_sel[2] => Mux~30.IN17
reg_sel[2] => Mux~31.IN17
reg_sel[3] => Mux~0.IN16
reg_sel[3] => Mux~1.IN16
reg_sel[3] => Mux~2.IN16
reg_sel[3] => Mux~3.IN16
reg_sel[3] => Mux~4.IN16
reg_sel[3] => Mux~5.IN16
reg_sel[3] => Mux~6.IN16
reg_sel[3] => Mux~7.IN16
reg_sel[3] => Mux~8.IN16
reg_sel[3] => Mux~9.IN16
reg_sel[3] => Mux~10.IN16
reg_sel[3] => Mux~11.IN16
reg_sel[3] => Mux~12.IN16
reg_sel[3] => Mux~13.IN16
reg_sel[3] => Mux~14.IN16
reg_sel[3] => Mux~15.IN16
reg_sel[3] => Mux~16.IN16
reg_sel[3] => Mux~17.IN16
reg_sel[3] => Mux~18.IN16
reg_sel[3] => Mux~19.IN16
reg_sel[3] => Mux~20.IN16
reg_sel[3] => Mux~21.IN16
reg_sel[3] => Mux~22.IN16
reg_sel[3] => Mux~23.IN16
reg_sel[3] => Mux~24.IN16
reg_sel[3] => Mux~25.IN16
reg_sel[3] => Mux~26.IN16
reg_sel[3] => Mux~27.IN16
reg_sel[3] => Mux~28.IN16
reg_sel[3] => Mux~29.IN16
reg_sel[3] => Mux~30.IN16
reg_sel[3] => Mux~31.IN16
sel[0] => Mux~32.IN5
sel[0] => Mux~33.IN5
sel[0] => Mux~34.IN5
sel[0] => Mux~35.IN5
sel[0] => Mux~36.IN5
sel[0] => Mux~37.IN5
sel[0] => Mux~38.IN5
sel[0] => Mux~39.IN5
sel[0] => Mux~40.IN5
sel[0] => Mux~41.IN5
sel[0] => Mux~42.IN5
sel[0] => Mux~43.IN5
sel[0] => Mux~44.IN5
sel[0] => Mux~45.IN5
sel[0] => Mux~46.IN5
sel[0] => Mux~47.IN5
sel[1] => Mux~32.IN4
sel[1] => Mux~33.IN4
sel[1] => Mux~34.IN4
sel[1] => Mux~35.IN4
sel[1] => Mux~36.IN4
sel[1] => Mux~37.IN4
sel[1] => Mux~38.IN4
sel[1] => Mux~39.IN4
sel[1] => Mux~40.IN4
sel[1] => Mux~41.IN4
sel[1] => Mux~42.IN4
sel[1] => Mux~43.IN4
sel[1] => Mux~44.IN4
sel[1] => Mux~45.IN4
sel[1] => Mux~46.IN4
sel[1] => Mux~47.IN4
reg_data[0] <= Mux~47.DB_MAX_OUTPUT_PORT_TYPE
reg_data[1] <= Mux~46.DB_MAX_OUTPUT_PORT_TYPE
reg_data[2] <= Mux~45.DB_MAX_OUTPUT_PORT_TYPE
reg_data[3] <= Mux~44.DB_MAX_OUTPUT_PORT_TYPE
reg_data[4] <= Mux~43.DB_MAX_OUTPUT_PORT_TYPE
reg_data[5] <= Mux~42.DB_MAX_OUTPUT_PORT_TYPE
reg_data[6] <= Mux~41.DB_MAX_OUTPUT_PORT_TYPE
reg_data[7] <= Mux~40.DB_MAX_OUTPUT_PORT_TYPE
reg_data[8] <= Mux~39.DB_MAX_OUTPUT_PORT_TYPE
reg_data[9] <= Mux~38.DB_MAX_OUTPUT_PORT_TYPE
reg_data[10] <= Mux~37.DB_MAX_OUTPUT_PORT_TYPE
reg_data[11] <= Mux~36.DB_MAX_OUTPUT_PORT_TYPE
reg_data[12] <= Mux~35.DB_MAX_OUTPUT_PORT_TYPE
reg_data[13] <= Mux~34.DB_MAX_OUTPUT_PORT_TYPE
reg_data[14] <= Mux~33.DB_MAX_OUTPUT_PORT_TYPE
reg_data[15] <= Mux~32.DB_MAX_OUTPUT_PORT_TYPE


|cpu0|reg_testa:inst1
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[15]~reg0.CLK
reset => q[14]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[0]~reg0.ACLR
reset => q[15]~reg0.ACLR
input_a[0] => q[12]~reg0.DATAIN
input_a[1] => q[13]~reg0.DATAIN
input_a[2] => q[14]~reg0.DATAIN
input_b[0] => q[8]~reg0.DATAIN
input_b[1] => q[9]~reg0.DATAIN
input_b[2] => q[10]~reg0.DATAIN
input_c[0] => q[4]~reg0.DATAIN
input_c[1] => q[5]~reg0.DATAIN
input_c[2] => q[6]~reg0.DATAIN
cin => q[7]~reg0.DATAIN
rec[0] => q[2]~reg0.DATAIN
rec[1] => q[3]~reg0.DATAIN
pc_en => q[1]~reg0.DATAIN
reg_en => q[0]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


