Simulator report for QUEUERAM
Tue Dec 03 10:45:32 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 239 nodes    ;
; Simulation Coverage         ;      65.69 % ;
; Total Number of Transitions ; 1449         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                        ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                     ; Timing        ;
; Start time                                                                                 ; 0 ns                                           ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                            ;               ;
; Vector input source                                                                        ; E:/thietkeluanliso/NEW/QUEUERAM/Waveform11.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                             ; On            ;
; Check outputs                                                                              ; Off                                            ; Off           ;
; Report simulation coverage                                                                 ; On                                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                                            ; Off           ;
; Detect glitches                                                                            ; Off                                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                           ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      65.69 % ;
; Total nodes checked                                 ; 239          ;
; Total output ports checked                          ; 239          ;
; Total output ports with complete 1/0-value coverage ; 157          ;
; Total output ports with no 1/0-value coverage       ; 4            ;
; Total output ports with no 1-value coverage         ; 38           ;
; Total output ports with no 0-value coverage         ; 48           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                ;
+----------------------------------------------------+----------------------------------------------------+------------------+
; Node Name                                          ; Output Port Name                                   ; Output Port Type ;
+----------------------------------------------------+----------------------------------------------------+------------------+
; |QUEUERAM|FULL                                     ; |QUEUERAM|FULL                                     ; pin_out          ;
; |QUEUERAM|inst6                                    ; |QUEUERAM|inst6                                    ; out0             ;
; |QUEUERAM|A[1]                                     ; |QUEUERAM|A[1]                                     ; pin_out          ;
; |QUEUERAM|A[0]                                     ; |QUEUERAM|A[0]                                     ; pin_out          ;
; |QUEUERAM|inst7                                    ; |QUEUERAM|inst7                                    ; out0             ;
; |QUEUERAM|POP                                      ; |QUEUERAM|POP                                      ; out              ;
; |QUEUERAM|EN                                       ; |QUEUERAM|EN                                       ; out              ;
; |QUEUERAM|CLK                                      ; |QUEUERAM|CLK                                      ; out              ;
; |QUEUERAM|B[1]                                     ; |QUEUERAM|B[1]                                     ; pin_out          ;
; |QUEUERAM|B[0]                                     ; |QUEUERAM|B[0]                                     ; pin_out          ;
; |QUEUERAM|inst5                                    ; |QUEUERAM|inst5                                    ; out0             ;
; |QUEUERAM|inst4                                    ; |QUEUERAM|inst4                                    ; out0             ;
; |QUEUERAM|EMPTY                                    ; |QUEUERAM|EMPTY                                    ; pin_out          ;
; |QUEUERAM|inst9                                    ; |QUEUERAM|inst9                                    ; out0             ;
; |QUEUERAM|O[7]                                     ; |QUEUERAM|O[7]                                     ; pin_out          ;
; |QUEUERAM|O[6]                                     ; |QUEUERAM|O[6]                                     ; pin_out          ;
; |QUEUERAM|O[5]                                     ; |QUEUERAM|O[5]                                     ; pin_out          ;
; |QUEUERAM|O[4]                                     ; |QUEUERAM|O[4]                                     ; pin_out          ;
; |QUEUERAM|O[3]                                     ; |QUEUERAM|O[3]                                     ; pin_out          ;
; |QUEUERAM|O[2]                                     ; |QUEUERAM|O[2]                                     ; pin_out          ;
; |QUEUERAM|O[1]                                     ; |QUEUERAM|O[1]                                     ; pin_out          ;
; |QUEUERAM|O[0]                                     ; |QUEUERAM|O[0]                                     ; pin_out          ;
; |QUEUERAM|IN[7]                                    ; |QUEUERAM|IN[7]                                    ; out              ;
; |QUEUERAM|IN[6]                                    ; |QUEUERAM|IN[6]                                    ; out              ;
; |QUEUERAM|IN[5]                                    ; |QUEUERAM|IN[5]                                    ; out              ;
; |QUEUERAM|IN[4]                                    ; |QUEUERAM|IN[4]                                    ; out              ;
; |QUEUERAM|IN[3]                                    ; |QUEUERAM|IN[3]                                    ; out              ;
; |QUEUERAM|IN[2]                                    ; |QUEUERAM|IN[2]                                    ; out              ;
; |QUEUERAM|IN[1]                                    ; |QUEUERAM|IN[1]                                    ; out              ;
; |QUEUERAM|IN[0]                                    ; |QUEUERAM|IN[0]                                    ; out              ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst|inst1     ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst|inst1     ; out0             ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst|inst3     ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst|inst3     ; out0             ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst1|inst1    ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst1|inst1    ; out0             ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst1|inst3    ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst1|inst3    ; out0             ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst1|inst     ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst1|inst     ; out0             ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst2|inst1    ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst2|inst1    ; out0             ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst2|inst3    ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst2|inst3    ; out0             ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst2|inst     ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst2|inst     ; out0             ;
; |QUEUERAM|RAM8X8:inst|DATA_OUT[7]                  ; |QUEUERAM|RAM8X8:inst|DATA_OUT[7]                  ; out0             ;
; |QUEUERAM|RAM8X8:inst|DATA_OUT[6]                  ; |QUEUERAM|RAM8X8:inst|DATA_OUT[6]                  ; out0             ;
; |QUEUERAM|RAM8X8:inst|DATA_OUT[5]                  ; |QUEUERAM|RAM8X8:inst|DATA_OUT[5]                  ; out0             ;
; |QUEUERAM|RAM8X8:inst|DATA_OUT[4]                  ; |QUEUERAM|RAM8X8:inst|DATA_OUT[4]                  ; out0             ;
; |QUEUERAM|RAM8X8:inst|DATA_OUT[3]                  ; |QUEUERAM|RAM8X8:inst|DATA_OUT[3]                  ; out0             ;
; |QUEUERAM|RAM8X8:inst|DATA_OUT[2]                  ; |QUEUERAM|RAM8X8:inst|DATA_OUT[2]                  ; out0             ;
; |QUEUERAM|RAM8X8:inst|DATA_OUT[1]                  ; |QUEUERAM|RAM8X8:inst|DATA_OUT[1]                  ; out0             ;
; |QUEUERAM|RAM8X8:inst|DATA_OUT[0]                  ; |QUEUERAM|RAM8X8:inst|DATA_OUT[0]                  ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst           ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst           ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|1              ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|1              ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst17         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst17         ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst1          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst1          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst2          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst2          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst3          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst3          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst4          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst4          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst5          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst5          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst6          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst6          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst7          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst7          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|1             ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|1             ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst17        ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst17        ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst1         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst1         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst2         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst2         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst3         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst3         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst4         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst4         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst5         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst5         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst6         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst6         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst7         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst7         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|1             ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|1             ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst17        ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst17        ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst1         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst1         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst2         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst2         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst3         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst3         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst4         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst4         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst5         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst5         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst6         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst6         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst7         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst7         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|1             ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|1             ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst17        ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst17        ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst1         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst1         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst3         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst3         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst5         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst5         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst6         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst6         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst7         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst7         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|1             ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|1             ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst17        ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst17        ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst1         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst1         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst3         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst3         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst4         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst4         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst5         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst5         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst6         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst6         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst7         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst7         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|1             ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|1             ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst17        ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst17        ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst1         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst1         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst3         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst3         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst4         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst4         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst5         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst5         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst6         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst6         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|1             ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|1             ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst17        ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst17        ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst1         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst1         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst2         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst2         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst3         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst3         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst4         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst4         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst5         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst5         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst6         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst6         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst7         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst7         ; out              ;
; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst10    ; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst10    ; out0             ;
; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst9     ; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst9     ; out0             ;
; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst8     ; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst8     ; out0             ;
; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst7     ; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst7     ; out0             ;
; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst6     ; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst6     ; out0             ;
; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst5     ; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst5     ; out0             ;
; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst4     ; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst4     ; out0             ;
; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst3     ; |QUEUERAM|RAM8X8:inst|DECODER3TO8:inst12|inst3     ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst          ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst          ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|1             ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|1             ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst17        ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst17        ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst2         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst2         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst3         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst3         ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst7         ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst7         ; out              ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|inst5           ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|inst5           ; regout           ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|inst7           ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|inst7           ; regout           ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst6|inst7 ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst6|inst7 ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst6|6     ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst6|6     ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst6|inst  ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst6|inst  ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst6|inst5 ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst6|inst5 ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst|inst7  ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst|inst7  ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst|6      ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst|6      ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst|inst   ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst|inst   ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst|inst5  ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst|inst5  ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst8|inst7 ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst8|inst7 ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst8|6     ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst8|6     ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst8|inst  ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst8|inst  ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst8|inst5 ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|HAS:inst8|inst5 ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|inst5           ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|inst5           ; regout           ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|inst7           ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|inst7           ; regout           ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst6|inst7 ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst6|inst7 ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst6|6     ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst6|6     ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst6|inst  ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst6|inst  ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst6|inst5 ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst6|inst5 ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst|inst7  ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst|inst7  ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst|6      ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst|6      ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst|inst   ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst|inst   ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst|inst5  ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst|inst5  ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst8|inst7 ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst8|inst7 ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst8|6     ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst8|6     ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst8|inst  ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst8|inst  ; out0             ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst8|inst5 ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|HAS:inst8|inst5 ; out0             ;
; |QUEUERAM|cmp:inst3|inst5                          ; |QUEUERAM|cmp:inst3|inst5                          ; out0             ;
; |QUEUERAM|cmp:inst3|inst                           ; |QUEUERAM|cmp:inst3|inst                           ; out0             ;
; |QUEUERAM|cmp:inst3|inst3                          ; |QUEUERAM|cmp:inst3|inst3                          ; out0             ;
; |QUEUERAM|cmp:inst3|inst4                          ; |QUEUERAM|cmp:inst3|inst4                          ; out0             ;
+----------------------------------------------------+----------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                     ;
+---------------------------------------------+---------------------------------------------+------------------+
; Node Name                                   ; Output Port Name                            ; Output Port Type ;
+---------------------------------------------+---------------------------------------------+------------------+
; |QUEUERAM|A[4]                              ; |QUEUERAM|A[4]                              ; pin_out          ;
; |QUEUERAM|A[3]                              ; |QUEUERAM|A[3]                              ; pin_out          ;
; |QUEUERAM|B[4]                              ; |QUEUERAM|B[4]                              ; pin_out          ;
; |QUEUERAM|B[3]                              ; |QUEUERAM|B[3]                              ; pin_out          ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst8  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst8  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst9  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst9  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst10 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst10 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst11 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst11 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst12 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst12 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst13 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst13 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst14 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst14 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst15 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst7|inst15 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst10 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst10 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst2  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst2  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst12 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst12 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst4  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst4  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst8  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst8  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst10 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst10 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst2  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst2  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst12 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst12 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst9  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst9  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst10 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst10 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst2  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst2  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst11 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst11 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst15 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst15 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst7  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst7  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst10 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst10 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst15 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst15 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst8  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst8  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst9  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst9  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst1  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst1  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst11 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst11 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst12 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst12 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst4  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst4  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst13 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst13 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst5  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst5  ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst14 ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst14 ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst6  ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst6  ; out              ;
+---------------------------------------------+---------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                         ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                              ; Output Port Type ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; |QUEUERAM|A[4]                                ; |QUEUERAM|A[4]                                ; pin_out          ;
; |QUEUERAM|A[3]                                ; |QUEUERAM|A[3]                                ; pin_out          ;
; |QUEUERAM|A[2]                                ; |QUEUERAM|A[2]                                ; pin_out          ;
; |QUEUERAM|B[4]                                ; |QUEUERAM|B[4]                                ; pin_out          ;
; |QUEUERAM|B[3]                                ; |QUEUERAM|B[3]                                ; pin_out          ;
; |QUEUERAM|B[2]                                ; |QUEUERAM|B[2]                                ; pin_out          ;
; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst|inst ; |QUEUERAM|MUX2TO13BIT:inst2|MUX2TO1:inst|inst ; out0             ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst8     ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst8     ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst9     ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst9     ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst10    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst10    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst11    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst11    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst12    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst12    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst13    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst13    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst14    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst14    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst15    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst|inst15    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst8    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst8    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst9    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst9    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst10   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst10   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst11   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst11   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst12   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst12   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst13   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst13   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst14   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst14   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst15   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst6|inst15   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst8    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst8    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst9    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst9    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst11   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst11   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst13   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst13   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst14   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst14   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst15   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst5|inst15   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst9    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst9    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst11   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst11   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst13   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst13   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst14   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst14   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst15   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst4|inst15   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst8    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst8    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst12   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst12   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst13   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst13   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst14   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst3|inst14   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst8    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst8    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst9    ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst9    ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst11   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst11   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst12   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst12   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst13   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst13   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst14   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst2|inst14   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst10   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst10   ; out              ;
; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst15   ; |QUEUERAM|RAM8X8:inst|WORD8BIT:inst1|inst15   ; out              ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|inst9      ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst13|inst9      ; regout           ;
; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|inst9      ; |QUEUERAM|UPDOWNCOUNTER4BIT:inst12|inst9      ; regout           ;
+-----------------------------------------------+-----------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 10:45:31 2024
Info: Command: quartus_sim --simulation_results_format=VWF QUEUERAM -c QUEUERAM
Info (324025): Using vector source file "E:/thietkeluanliso/NEW/QUEUERAM/Waveform11.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      65.69 %
Info (328052): Number of transitions in simulation is 1449
Info (324045): Vector file QUEUERAM.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4444 megabytes
    Info: Processing ended: Tue Dec 03 10:45:32 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


