// Seed: 954459403
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1
);
  logic   id_2;
  supply1 id_3;
  assign id_3[1] = id_2;
endmodule
