Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 72e4e661640e454491587381fe06aec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_tb_behav xil_defaultlib.lab3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Documents/UET Courses/4th semester/Digital Design/Lab/Lab 3/lab3/lab3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab3
Compiling module xil_defaultlib.lab3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_tb_behav
