Summary
======
Overall execution cycle = 18326367
Total execution cycles per core:
- Processor 0 = 16847776
- Processor 1 = 16517948
- Processor 2 = 18326367
- Processor 3 = 16610918
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 6417462
- Processor 1 = 6134672
- Processor 2 = 7896029
- Processor 3 = 6216014
======
Data cache miss rate for each core
- Processor 0 = 0.40620634120421295 (1014439/2497349)
- Processor 1 = 0.4060301116095449 (1011205/2490468)
- Processor 2 = 0.40871929174984867 (1025500/2509057)
- Processor 3 = 0.40596461945398693 (1016181/2503127)
======
Amount of Data traffic in bytes on the bus
= 642288
======
Number of invalidations or updates on the bus
= 10850
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2001827, numSharedAccess = 495522
- Cache 1: numPrivateAccess = 1999922, numSharedAccess = 490546
- Cache 2: numPrivateAccess = 2038410, numSharedAccess = 470647
- Cache 3: numPrivateAccess = 2005795, numSharedAccess = 497332
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 10
- Cache 3: numO = 15
