<stg><name>dense_layer.3</name>


<trans_list>

<trans id="470" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %n21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n21"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %p_read1121 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read1121"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %p_read120 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read120"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="64">
<![CDATA[
entry:3 %output_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_13"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="64">
<![CDATA[
entry:4 %output_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="64">
<![CDATA[
entry:5 %output_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="64">
<![CDATA[
entry:6 %output_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="64">
<![CDATA[
entry:7 %output_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="64">
<![CDATA[
entry:8 %output_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="64">
<![CDATA[
entry:9 %output_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="64">
<![CDATA[
entry:10 %output_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="64">
<![CDATA[
entry:11 %output_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="64">
<![CDATA[
entry:12 %output = alloca i64 1

]]></Node>
<StgValue><ssdm name="output"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="32">
<![CDATA[
entry:13 %trunc_ln18 = trunc i32 %p_read120

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="32">
<![CDATA[
entry:14 %trunc_ln18_1 = trunc i32 %p_read1121

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:15 %store_ln0 = store i4 0, i4 %n21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:16 %br_ln34 = br void %VITIS_LOOP_41_2.0.split.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:0 %n21_load = load i4 %n21

]]></Node>
<StgValue><ssdm name="n21_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:2 %zext_ln34 = zext i4 %n21_load

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:5 %p_ZL9golden_w3_0_addr = getelementptr i32 %p_ZL9golden_w3_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="p_ZL9golden_w3_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:6 %wt = load i4 %p_ZL9golden_w3_0_addr

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:99 %p_ZL9golden_w3_1_addr = getelementptr i32 %p_ZL9golden_w3_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="p_ZL9golden_w3_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:100 %wt_1 = load i4 %p_ZL9golden_w3_1_addr

]]></Node>
<StgValue><ssdm name="wt_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:199 %tmp_101 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %n21_load, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:200 %or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_101, i1 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:201 %zext_ln45 = zext i4 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:202 %p_ZL9golden_w3_0_addr_1 = getelementptr i32 %p_ZL9golden_w3_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL9golden_w3_0_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:203 %wt_2 = load i4 %p_ZL9golden_w3_0_addr_1

]]></Node>
<StgValue><ssdm name="wt_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:294 %p_ZL9golden_w3_1_addr_1 = getelementptr i32 %p_ZL9golden_w3_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL9golden_w3_1_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:295 %wt_3 = load i4 %p_ZL9golden_w3_1_addr_1

]]></Node>
<StgValue><ssdm name="wt_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:392 %switch_ln60 = switch i4 %n21_load, void %arrayidx17.12.case.9.i, i4 0, void %arrayidx17.12.case.1.i, i4 2, void %arrayidx17.12.case.3.i, i4 4, void %arrayidx17.12.case.5.i, i4 6, void %arrayidx17.12.case.7.i

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx17.12.exit.i:0 %n = add i4 %n21_load, i4 2

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx17.12.exit.i:1 %icmp_ln34 = icmp_ult  i4 %n, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx17.12.exit.i:2 %store_ln34 = store i4 %n, i4 %n21

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx17.12.exit.i:3 %br_ln34 = br i1 %icmp_ln34, void %dense_layer.3.exit, void %VITIS_LOOP_41_2.0.split.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:6 %wt = load i4 %p_ZL9golden_w3_0_addr

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:7 %xor_ln18 = xor i32 %p_read120, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:8 %xor_ln18_1 = xor i31 %trunc_ln18, i31 1431655765

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:9 %trunc_ln18_2 = trunc i32 %wt

]]></Node>
<StgValue><ssdm name="trunc_ln18_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:10 %xnr = xor i32 %wt, i32 %xor_ln18

]]></Node>
<StgValue><ssdm name="xnr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:11 %xor_ln46 = xor i31 %trunc_ln18_2, i31 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:13 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:14 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 26

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:15 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 24

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:16 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 22

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:17 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:18 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:19 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:20 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 14

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:21 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 12

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:22 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:23 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:24 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:25 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 4

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:26 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:27 %trunc_ln8 = trunc i31 %xor_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:28 %and_ln8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp, i1 0, i1 %tmp_1, i1 0, i1 %tmp_2, i1 0, i1 %tmp_3, i1 0, i1 %tmp_4, i1 0, i1 %tmp_5, i1 0, i1 %tmp_6, i1 0, i1 %tmp_7, i1 0, i1 %tmp_8, i1 0, i1 %tmp_9, i1 0, i1 %tmp_10, i1 0, i1 %tmp_11, i1 0, i1 %tmp_12, i1 0, i1 %tmp_13, i1 0, i1 %tmp_14, i1 0, i1 %trunc_ln8

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:29 %and_ln8_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1, i1 0, i1 %tmp_2, i1 0, i1 %tmp_3, i1 0, i1 %tmp_4, i1 0, i1 %tmp_5, i1 0, i1 %tmp_6, i1 0, i1 %tmp_7, i1 0, i1 %tmp_8, i1 0, i1 %tmp_9, i1 0, i1 %tmp_10, i1 0, i1 %tmp_11, i1 0, i1 %tmp_12, i1 0, i1 %tmp_13, i1 0, i1 %tmp_14, i1 0, i1 %trunc_ln8

]]></Node>
<StgValue><ssdm name="and_ln8_cast1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:30 %zext_ln8_8 = zext i29 %and_ln8_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_8"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:31 %zext_ln8 = zext i31 %and_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:32 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:33 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 29

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:34 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 27

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:35 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 25

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:36 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:37 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 21

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:38 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 19

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:39 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 17

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:40 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 15

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:41 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 13

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:42 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:43 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 9

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:44 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 7

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:45 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 5

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:46 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 3

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:47 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:48 %and_ln8_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_15, i1 0, i1 %tmp_16, i1 0, i1 %tmp_17, i1 0, i1 %tmp_18, i1 0, i1 %tmp_19, i1 0, i1 %tmp_20, i1 0, i1 %tmp_21, i1 0, i1 %tmp_22, i1 0, i1 %tmp_23, i1 0, i1 %tmp_24, i1 0, i1 %tmp_25, i1 0, i1 %tmp_26, i1 0, i1 %tmp_27, i1 0, i1 %tmp_28, i1 0, i1 %tmp_29, i1 0, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln8_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:49 %and_ln8_1_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_16, i1 0, i1 %tmp_17, i1 0, i1 %tmp_18, i1 0, i1 %tmp_19, i1 0, i1 %tmp_20, i1 0, i1 %tmp_21, i1 0, i1 %tmp_22, i1 0, i1 %tmp_23, i1 0, i1 %tmp_24, i1 0, i1 %tmp_25, i1 0, i1 %tmp_26, i1 0, i1 %tmp_27, i1 0, i1 %tmp_28, i1 0, i1 %tmp_29, i1 0, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln8_1_cast1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:50 %zext_ln8_9 = zext i29 %and_ln8_1_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_9"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:51 %zext_ln8_1 = zext i31 %and_ln8_1

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:52 %add_ln8_1 = add i29 %and_ln8_1_cast1, i29 %and_ln8_cast1

]]></Node>
<StgValue><ssdm name="add_ln8_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:53 %add_ln8 = add i30 %zext_ln8_9, i30 %zext_ln8_8

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:54 %s0 = add i32 %zext_ln8_1, i32 %zext_ln8

]]></Node>
<StgValue><ssdm name="s0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:55 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:56 %tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:57 %tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:58 %tmp_33 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:59 %tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:60 %tmp_35 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:61 %tmp_36 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:62 %trunc_ln9 = trunc i29 %add_ln8_1

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:67 %tmp_37 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:68 %tmp_38 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:69 %tmp_39 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:70 %tmp_40 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:71 %tmp_41 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:72 %tmp_42 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:73 %tmp_43 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:74 %tmp_44 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:100 %wt_1 = load i4 %p_ZL9golden_w3_1_addr

]]></Node>
<StgValue><ssdm name="wt_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:101 %xor_ln18_2 = xor i32 %p_read1121, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln18_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:102 %xor_ln18_4 = xor i31 %trunc_ln18_1, i31 1431655765

]]></Node>
<StgValue><ssdm name="xor_ln18_4"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:103 %trunc_ln18_3 = trunc i32 %wt_1

]]></Node>
<StgValue><ssdm name="trunc_ln18_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:104 %xnr_1 = xor i32 %wt_1, i32 %xor_ln18_2

]]></Node>
<StgValue><ssdm name="xnr_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:105 %xor_ln46_1 = xor i31 %trunc_ln18_3, i31 %xor_ln18_4

]]></Node>
<StgValue><ssdm name="xor_ln46_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:106 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:107 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:108 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:109 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:110 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 22

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:111 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 20

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:112 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 18

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:113 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:114 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 14

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:115 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:116 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:117 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:118 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:119 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:120 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:121 %trunc_ln8_1 = trunc i31 %xor_ln46_1

]]></Node>
<StgValue><ssdm name="trunc_ln8_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:122 %and_ln8_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_50, i1 0, i1 %tmp_51, i1 0, i1 %tmp_52, i1 0, i1 %tmp_53, i1 0, i1 %tmp_54, i1 0, i1 %tmp_55, i1 0, i1 %tmp_56, i1 0, i1 %tmp_57, i1 0, i1 %tmp_58, i1 0, i1 %tmp_59, i1 0, i1 %tmp_60, i1 0, i1 %tmp_61, i1 0, i1 %tmp_62, i1 0, i1 %tmp_63, i1 0, i1 %tmp_64, i1 0, i1 %trunc_ln8_1

]]></Node>
<StgValue><ssdm name="and_ln8_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:123 %and_ln8_2_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_51, i1 0, i1 %tmp_52, i1 0, i1 %tmp_53, i1 0, i1 %tmp_54, i1 0, i1 %tmp_55, i1 0, i1 %tmp_56, i1 0, i1 %tmp_57, i1 0, i1 %tmp_58, i1 0, i1 %tmp_59, i1 0, i1 %tmp_60, i1 0, i1 %tmp_61, i1 0, i1 %tmp_62, i1 0, i1 %tmp_63, i1 0, i1 %tmp_64, i1 0, i1 %trunc_ln8_1

]]></Node>
<StgValue><ssdm name="and_ln8_2_cast1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:124 %zext_ln8_10 = zext i29 %and_ln8_2_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_10"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:125 %zext_ln8_2 = zext i31 %and_ln8_2

]]></Node>
<StgValue><ssdm name="zext_ln8_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:126 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:127 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 29

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:128 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:129 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:130 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:131 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 21

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:132 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 19

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:133 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:134 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:135 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:136 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:137 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:138 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:139 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:140 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:141 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:142 %and_ln8_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_65, i1 0, i1 %tmp_66, i1 0, i1 %tmp_67, i1 0, i1 %tmp_68, i1 0, i1 %tmp_69, i1 0, i1 %tmp_70, i1 0, i1 %tmp_71, i1 0, i1 %tmp_72, i1 0, i1 %tmp_73, i1 0, i1 %tmp_74, i1 0, i1 %tmp_75, i1 0, i1 %tmp_76, i1 0, i1 %tmp_77, i1 0, i1 %tmp_78, i1 0, i1 %tmp_79, i1 0, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln8_3"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:143 %and_ln8_3_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_66, i1 0, i1 %tmp_67, i1 0, i1 %tmp_68, i1 0, i1 %tmp_69, i1 0, i1 %tmp_70, i1 0, i1 %tmp_71, i1 0, i1 %tmp_72, i1 0, i1 %tmp_73, i1 0, i1 %tmp_74, i1 0, i1 %tmp_75, i1 0, i1 %tmp_76, i1 0, i1 %tmp_77, i1 0, i1 %tmp_78, i1 0, i1 %tmp_79, i1 0, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln8_3_cast1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:144 %zext_ln8_11 = zext i29 %and_ln8_3_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_11"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:145 %zext_ln8_3 = zext i31 %and_ln8_3

]]></Node>
<StgValue><ssdm name="zext_ln8_3"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:146 %add_ln8_3 = add i29 %and_ln8_3_cast1, i29 %and_ln8_2_cast1

]]></Node>
<StgValue><ssdm name="add_ln8_3"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:147 %add_ln8_4 = add i30 %zext_ln8_11, i30 %zext_ln8_10

]]></Node>
<StgValue><ssdm name="add_ln8_4"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:148 %s0_1 = add i32 %zext_ln8_3, i32 %zext_ln8_2

]]></Node>
<StgValue><ssdm name="s0_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:149 %tmp_81 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_4, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:150 %tmp_82 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:151 %tmp_83 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:152 %tmp_84 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:153 %tmp_85 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:154 %tmp_86 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:155 %tmp_87 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:156 %trunc_ln9_1 = trunc i29 %add_ln8_3

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:161 %tmp_88 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_1, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:162 %tmp_89 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:163 %tmp_90 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:164 %tmp_91 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:165 %tmp_92 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:166 %tmp_93 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:167 %tmp_94 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:168 %tmp_95 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_3, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:203 %wt_2 = load i4 %p_ZL9golden_w3_0_addr_1

]]></Node>
<StgValue><ssdm name="wt_2"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:204 %trunc_ln18_4 = trunc i32 %wt_2

]]></Node>
<StgValue><ssdm name="trunc_ln18_4"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:205 %xnr_2 = xor i32 %wt_2, i32 %xor_ln18

]]></Node>
<StgValue><ssdm name="xnr_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:206 %xor_ln8 = xor i31 %trunc_ln18_4, i31 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:207 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 30

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:208 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 28

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:209 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 26

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:210 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 24

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:211 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:212 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 20

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:213 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 18

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:214 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:215 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 14

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:216 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:217 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:218 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 8

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:219 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 6

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:220 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 4

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:221 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8, i32 2

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:222 %trunc_ln8_2 = trunc i31 %xor_ln8

]]></Node>
<StgValue><ssdm name="trunc_ln8_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:223 %and_ln8_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_102, i1 0, i1 %tmp_103, i1 0, i1 %tmp_104, i1 0, i1 %tmp_105, i1 0, i1 %tmp_106, i1 0, i1 %tmp_107, i1 0, i1 %tmp_108, i1 0, i1 %tmp_109, i1 0, i1 %tmp_110, i1 0, i1 %tmp_111, i1 0, i1 %tmp_112, i1 0, i1 %tmp_113, i1 0, i1 %tmp_114, i1 0, i1 %tmp_115, i1 0, i1 %tmp_116, i1 0, i1 %trunc_ln8_2

]]></Node>
<StgValue><ssdm name="and_ln8_4"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:224 %and_ln8_4_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_103, i1 0, i1 %tmp_104, i1 0, i1 %tmp_105, i1 0, i1 %tmp_106, i1 0, i1 %tmp_107, i1 0, i1 %tmp_108, i1 0, i1 %tmp_109, i1 0, i1 %tmp_110, i1 0, i1 %tmp_111, i1 0, i1 %tmp_112, i1 0, i1 %tmp_113, i1 0, i1 %tmp_114, i1 0, i1 %tmp_115, i1 0, i1 %tmp_116, i1 0, i1 %trunc_ln8_2

]]></Node>
<StgValue><ssdm name="and_ln8_4_cast1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:225 %zext_ln8_12 = zext i29 %and_ln8_4_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_12"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:226 %zext_ln8_4 = zext i31 %and_ln8_4

]]></Node>
<StgValue><ssdm name="zext_ln8_4"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:227 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:228 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 29

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:229 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 27

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:230 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:231 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:232 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 21

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:233 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 19

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:234 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:235 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:236 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:237 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:238 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:239 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:240 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:241 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:242 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:243 %and_ln8_5 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_117, i1 0, i1 %tmp_118, i1 0, i1 %tmp_119, i1 0, i1 %tmp_120, i1 0, i1 %tmp_121, i1 0, i1 %tmp_122, i1 0, i1 %tmp_123, i1 0, i1 %tmp_124, i1 0, i1 %tmp_125, i1 0, i1 %tmp_126, i1 0, i1 %tmp_127, i1 0, i1 %tmp_128, i1 0, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132

]]></Node>
<StgValue><ssdm name="and_ln8_5"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:244 %and_ln8_5_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_118, i1 0, i1 %tmp_119, i1 0, i1 %tmp_120, i1 0, i1 %tmp_121, i1 0, i1 %tmp_122, i1 0, i1 %tmp_123, i1 0, i1 %tmp_124, i1 0, i1 %tmp_125, i1 0, i1 %tmp_126, i1 0, i1 %tmp_127, i1 0, i1 %tmp_128, i1 0, i1 %tmp_129, i1 0, i1 %tmp_130, i1 0, i1 %tmp_131, i1 0, i1 %tmp_132

]]></Node>
<StgValue><ssdm name="and_ln8_5_cast1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:245 %zext_ln8_13 = zext i29 %and_ln8_5_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_13"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:246 %zext_ln8_5 = zext i31 %and_ln8_5

]]></Node>
<StgValue><ssdm name="zext_ln8_5"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:247 %add_ln8_6 = add i29 %and_ln8_5_cast1, i29 %and_ln8_4_cast1

]]></Node>
<StgValue><ssdm name="add_ln8_6"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:248 %add_ln8_7 = add i30 %zext_ln8_13, i30 %zext_ln8_12

]]></Node>
<StgValue><ssdm name="add_ln8_7"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:249 %s0_2 = add i32 %zext_ln8_5, i32 %zext_ln8_4

]]></Node>
<StgValue><ssdm name="s0_2"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="2" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:250 %tmp_133 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_7, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:251 %tmp_134 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:252 %tmp_135 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:253 %tmp_136 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:254 %tmp_137 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:255 %tmp_138 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:256 %tmp_139 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:257 %trunc_ln9_2 = trunc i29 %add_ln8_6

]]></Node>
<StgValue><ssdm name="trunc_ln9_2"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:262 %tmp_140 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_2, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:263 %tmp_141 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:264 %tmp_142 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:265 %tmp_143 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:266 %tmp_144 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:267 %tmp_145 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:268 %tmp_146 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:269 %tmp_147 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_6, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:295 %wt_3 = load i4 %p_ZL9golden_w3_1_addr_1

]]></Node>
<StgValue><ssdm name="wt_3"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:296 %trunc_ln18_5 = trunc i32 %wt_3

]]></Node>
<StgValue><ssdm name="trunc_ln18_5"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:297 %xnr_3 = xor i32 %wt_3, i32 %xor_ln18_2

]]></Node>
<StgValue><ssdm name="xnr_3"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:298 %xor_ln8_1 = xor i31 %trunc_ln18_5, i31 %xor_ln18_4

]]></Node>
<StgValue><ssdm name="xor_ln8_1"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:299 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:300 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:301 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:302 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:303 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 22

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:304 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 20

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:305 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 18

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:306 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:307 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 14

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:308 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:309 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:310 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:311 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:312 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:313 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:314 %trunc_ln8_3 = trunc i31 %xor_ln8_1

]]></Node>
<StgValue><ssdm name="trunc_ln8_3"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:315 %and_ln8_6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_153, i1 0, i1 %tmp_154, i1 0, i1 %tmp_155, i1 0, i1 %tmp_156, i1 0, i1 %tmp_157, i1 0, i1 %tmp_158, i1 0, i1 %tmp_159, i1 0, i1 %tmp_160, i1 0, i1 %tmp_161, i1 0, i1 %tmp_162, i1 0, i1 %tmp_163, i1 0, i1 %tmp_164, i1 0, i1 %tmp_165, i1 0, i1 %tmp_166, i1 0, i1 %tmp_167, i1 0, i1 %trunc_ln8_3

]]></Node>
<StgValue><ssdm name="and_ln8_6"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:316 %and_ln8_6_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_154, i1 0, i1 %tmp_155, i1 0, i1 %tmp_156, i1 0, i1 %tmp_157, i1 0, i1 %tmp_158, i1 0, i1 %tmp_159, i1 0, i1 %tmp_160, i1 0, i1 %tmp_161, i1 0, i1 %tmp_162, i1 0, i1 %tmp_163, i1 0, i1 %tmp_164, i1 0, i1 %tmp_165, i1 0, i1 %tmp_166, i1 0, i1 %tmp_167, i1 0, i1 %trunc_ln8_3

]]></Node>
<StgValue><ssdm name="and_ln8_6_cast1"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:317 %zext_ln8_14 = zext i29 %and_ln8_6_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_14"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:318 %zext_ln8_6 = zext i31 %and_ln8_6

]]></Node>
<StgValue><ssdm name="zext_ln8_6"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:319 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:320 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 29

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:321 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 27

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:322 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:323 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:324 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 21

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:325 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 19

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:326 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 17

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:327 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:328 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:329 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:330 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:331 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:332 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:333 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:334 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:335 %and_ln8_7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_168, i1 0, i1 %tmp_169, i1 0, i1 %tmp_170, i1 0, i1 %tmp_171, i1 0, i1 %tmp_172, i1 0, i1 %tmp_173, i1 0, i1 %tmp_174, i1 0, i1 %tmp_175, i1 0, i1 %tmp_176, i1 0, i1 %tmp_177, i1 0, i1 %tmp_178, i1 0, i1 %tmp_179, i1 0, i1 %tmp_180, i1 0, i1 %tmp_181, i1 0, i1 %tmp_182, i1 0, i1 %tmp_183

]]></Node>
<StgValue><ssdm name="and_ln8_7"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:336 %and_ln8_7_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_169, i1 0, i1 %tmp_170, i1 0, i1 %tmp_171, i1 0, i1 %tmp_172, i1 0, i1 %tmp_173, i1 0, i1 %tmp_174, i1 0, i1 %tmp_175, i1 0, i1 %tmp_176, i1 0, i1 %tmp_177, i1 0, i1 %tmp_178, i1 0, i1 %tmp_179, i1 0, i1 %tmp_180, i1 0, i1 %tmp_181, i1 0, i1 %tmp_182, i1 0, i1 %tmp_183

]]></Node>
<StgValue><ssdm name="and_ln8_7_cast1"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="30" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:337 %zext_ln8_15 = zext i29 %and_ln8_7_cast1

]]></Node>
<StgValue><ssdm name="zext_ln8_15"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:338 %zext_ln8_7 = zext i31 %and_ln8_7

]]></Node>
<StgValue><ssdm name="zext_ln8_7"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:339 %add_ln8_9 = add i29 %and_ln8_7_cast1, i29 %and_ln8_6_cast1

]]></Node>
<StgValue><ssdm name="add_ln8_9"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:340 %add_ln8_10 = add i30 %zext_ln8_15, i30 %zext_ln8_14

]]></Node>
<StgValue><ssdm name="add_ln8_10"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:341 %s0_3 = add i32 %zext_ln8_7, i32 %zext_ln8_6

]]></Node>
<StgValue><ssdm name="s0_3"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="2" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:342 %tmp_184 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_10, i32 28, i32 29

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:343 %tmp_185 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 24, i32 25

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:344 %tmp_186 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 20, i32 21

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:345 %tmp_187 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:346 %tmp_188 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:347 %tmp_189 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:348 %tmp_190 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="29">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:349 %trunc_ln9_3 = trunc i29 %add_ln8_9

]]></Node>
<StgValue><ssdm name="trunc_ln9_3"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:354 %tmp_191 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_3, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:355 %tmp_192 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 26, i32 27

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:356 %tmp_193 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:357 %tmp_194 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:358 %tmp_195 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:359 %tmp_196 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:360 %tmp_197 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:361 %tmp_198 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_9, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:63 %and_ln9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_s, i2 0, i2 %tmp_31, i2 0, i2 %tmp_32, i2 0, i2 %tmp_33, i2 0, i2 %tmp_34, i2 0, i2 %tmp_35, i2 0, i2 %tmp_36, i2 0, i2 %trunc_ln9

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:64 %and_ln9_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_31, i2 0, i2 %tmp_32, i2 0, i2 %tmp_33, i2 0, i2 %tmp_34, i2 0, i2 %tmp_35, i2 0, i2 %tmp_36, i2 0, i2 %trunc_ln9

]]></Node>
<StgValue><ssdm name="and_ln9_cast1"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:65 %zext_ln9_8 = zext i26 %and_ln9_cast1

]]></Node>
<StgValue><ssdm name="zext_ln9_8"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:66 %zext_ln9 = zext i30 %and_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:75 %and_ln9_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_37, i2 0, i2 %tmp_38, i2 0, i2 %tmp_39, i2 0, i2 %tmp_40, i2 0, i2 %tmp_41, i2 0, i2 %tmp_42, i2 0, i2 %tmp_43, i2 0, i2 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln9_1"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:76 %and_ln9_1_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_38, i2 0, i2 %tmp_39, i2 0, i2 %tmp_40, i2 0, i2 %tmp_41, i2 0, i2 %tmp_42, i2 0, i2 %tmp_43, i2 0, i2 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln9_1_cast1"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:77 %zext_ln9_9 = zext i26 %and_ln9_1_cast1

]]></Node>
<StgValue><ssdm name="zext_ln9_9"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:78 %zext_ln9_1 = zext i30 %and_ln9_1

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:79 %add_ln9 = add i28 %zext_ln9_9, i28 %zext_ln9_8

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:80 %s1 = add i31 %zext_ln9_1, i31 %zext_ln9

]]></Node>
<StgValue><ssdm name="s1"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:81 %tmp_45 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="27">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:82 %zext_ln10 = zext i27 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:83 %add_ln10 = add i28 %zext_ln10, i28 %add_ln9

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:84 %tmp_46 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:85 %tmp_47 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:86 %trunc_ln10 = trunc i28 %add_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:90 %tmp_48 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:157 %and_ln9_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_81, i2 0, i2 %tmp_82, i2 0, i2 %tmp_83, i2 0, i2 %tmp_84, i2 0, i2 %tmp_85, i2 0, i2 %tmp_86, i2 0, i2 %tmp_87, i2 0, i2 %trunc_ln9_1

]]></Node>
<StgValue><ssdm name="and_ln9_2"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:158 %and_ln9_2_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_82, i2 0, i2 %tmp_83, i2 0, i2 %tmp_84, i2 0, i2 %tmp_85, i2 0, i2 %tmp_86, i2 0, i2 %tmp_87, i2 0, i2 %trunc_ln9_1

]]></Node>
<StgValue><ssdm name="and_ln9_2_cast1"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:159 %zext_ln9_10 = zext i26 %and_ln9_2_cast1

]]></Node>
<StgValue><ssdm name="zext_ln9_10"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:160 %zext_ln9_2 = zext i30 %and_ln9_2

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:169 %and_ln9_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_88, i2 0, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln9_3"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:170 %and_ln9_3_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_89, i2 0, i2 %tmp_90, i2 0, i2 %tmp_91, i2 0, i2 %tmp_92, i2 0, i2 %tmp_93, i2 0, i2 %tmp_94, i2 0, i2 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln9_3_cast1"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:171 %zext_ln9_11 = zext i26 %and_ln9_3_cast1

]]></Node>
<StgValue><ssdm name="zext_ln9_11"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:172 %zext_ln9_3 = zext i30 %and_ln9_3

]]></Node>
<StgValue><ssdm name="zext_ln9_3"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:173 %add_ln9_2 = add i28 %zext_ln9_11, i28 %zext_ln9_10

]]></Node>
<StgValue><ssdm name="add_ln9_2"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:174 %s1_1 = add i31 %zext_ln9_3, i31 %zext_ln9_2

]]></Node>
<StgValue><ssdm name="s1_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:175 %tmp_96 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_1, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="27">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:176 %zext_ln10_1 = zext i27 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:177 %add_ln10_1 = add i28 %zext_ln10_1, i28 %add_ln9_2

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:178 %tmp_97 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_1, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:179 %tmp_98 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_1, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:180 %trunc_ln10_1 = trunc i28 %add_ln10_1

]]></Node>
<StgValue><ssdm name="trunc_ln10_1"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:184 %tmp_99 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_1, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:258 %and_ln9_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_133, i2 0, i2 %tmp_134, i2 0, i2 %tmp_135, i2 0, i2 %tmp_136, i2 0, i2 %tmp_137, i2 0, i2 %tmp_138, i2 0, i2 %tmp_139, i2 0, i2 %trunc_ln9_2

]]></Node>
<StgValue><ssdm name="and_ln9_4"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:259 %and_ln9_4_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_134, i2 0, i2 %tmp_135, i2 0, i2 %tmp_136, i2 0, i2 %tmp_137, i2 0, i2 %tmp_138, i2 0, i2 %tmp_139, i2 0, i2 %trunc_ln9_2

]]></Node>
<StgValue><ssdm name="and_ln9_4_cast1"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:260 %zext_ln9_12 = zext i26 %and_ln9_4_cast1

]]></Node>
<StgValue><ssdm name="zext_ln9_12"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:261 %zext_ln9_4 = zext i30 %and_ln9_4

]]></Node>
<StgValue><ssdm name="zext_ln9_4"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:270 %and_ln9_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_140, i2 0, i2 %tmp_141, i2 0, i2 %tmp_142, i2 0, i2 %tmp_143, i2 0, i2 %tmp_144, i2 0, i2 %tmp_145, i2 0, i2 %tmp_146, i2 0, i2 %tmp_147

]]></Node>
<StgValue><ssdm name="and_ln9_5"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:271 %and_ln9_5_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_141, i2 0, i2 %tmp_142, i2 0, i2 %tmp_143, i2 0, i2 %tmp_144, i2 0, i2 %tmp_145, i2 0, i2 %tmp_146, i2 0, i2 %tmp_147

]]></Node>
<StgValue><ssdm name="and_ln9_5_cast1"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:272 %zext_ln9_13 = zext i26 %and_ln9_5_cast1

]]></Node>
<StgValue><ssdm name="zext_ln9_13"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:273 %zext_ln9_5 = zext i30 %and_ln9_5

]]></Node>
<StgValue><ssdm name="zext_ln9_5"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:274 %add_ln10_4 = add i28 %zext_ln9_13, i28 %zext_ln9_12

]]></Node>
<StgValue><ssdm name="add_ln10_4"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:275 %s1_2 = add i31 %zext_ln9_5, i31 %zext_ln9_4

]]></Node>
<StgValue><ssdm name="s1_2"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:276 %tmp_148 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_2, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="28" op_0_bw="27">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:277 %zext_ln10_2 = zext i27 %tmp_148

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:278 %add_ln10_2 = add i28 %zext_ln10_2, i28 %add_ln10_4

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:279 %tmp_149 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_2, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:280 %tmp_150 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_2, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:281 %trunc_ln11 = trunc i28 %add_ln10_2

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:285 %tmp_151 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_2, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:350 %and_ln9_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_184, i2 0, i2 %tmp_185, i2 0, i2 %tmp_186, i2 0, i2 %tmp_187, i2 0, i2 %tmp_188, i2 0, i2 %tmp_189, i2 0, i2 %tmp_190, i2 0, i2 %trunc_ln9_3

]]></Node>
<StgValue><ssdm name="and_ln9_6"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:351 %and_ln9_6_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_185, i2 0, i2 %tmp_186, i2 0, i2 %tmp_187, i2 0, i2 %tmp_188, i2 0, i2 %tmp_189, i2 0, i2 %tmp_190, i2 0, i2 %trunc_ln9_3

]]></Node>
<StgValue><ssdm name="and_ln9_6_cast1"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:352 %zext_ln9_14 = zext i26 %and_ln9_6_cast1

]]></Node>
<StgValue><ssdm name="zext_ln9_14"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:353 %zext_ln9_6 = zext i30 %and_ln9_6

]]></Node>
<StgValue><ssdm name="zext_ln9_6"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="30" op_0_bw="30" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:362 %and_ln9_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_191, i2 0, i2 %tmp_192, i2 0, i2 %tmp_193, i2 0, i2 %tmp_194, i2 0, i2 %tmp_195, i2 0, i2 %tmp_196, i2 0, i2 %tmp_197, i2 0, i2 %tmp_198

]]></Node>
<StgValue><ssdm name="and_ln9_7"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:363 %and_ln9_7_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_192, i2 0, i2 %tmp_193, i2 0, i2 %tmp_194, i2 0, i2 %tmp_195, i2 0, i2 %tmp_196, i2 0, i2 %tmp_197, i2 0, i2 %tmp_198

]]></Node>
<StgValue><ssdm name="and_ln9_7_cast1"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="28" op_0_bw="26">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:364 %zext_ln9_15 = zext i26 %and_ln9_7_cast1

]]></Node>
<StgValue><ssdm name="zext_ln9_15"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:365 %zext_ln9_7 = zext i30 %and_ln9_7

]]></Node>
<StgValue><ssdm name="zext_ln9_7"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:366 %add_ln10_5 = add i28 %zext_ln9_15, i28 %zext_ln9_14

]]></Node>
<StgValue><ssdm name="add_ln10_5"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:367 %s1_3 = add i31 %zext_ln9_7, i31 %zext_ln9_6

]]></Node>
<StgValue><ssdm name="s1_3"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:368 %tmp_199 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_3, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="28" op_0_bw="27">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:369 %zext_ln10_3 = zext i27 %tmp_199

]]></Node>
<StgValue><ssdm name="zext_ln10_3"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:370 %add_ln10_3 = add i28 %zext_ln10_3, i28 %add_ln10_5

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:371 %tmp_200 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_3, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:372 %tmp_201 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_3, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="28">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:373 %trunc_ln11_1 = trunc i28 %add_ln10_3

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:377 %tmp_202 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_3, i32 24, i32 27

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:87 %and_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_46, i4 0, i4 %tmp_47, i4 0, i4 %trunc_ln10

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:88 %zext_ln11_8 = zext i4 %trunc_ln10

]]></Node>
<StgValue><ssdm name="zext_ln11_8"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:89 %zext_ln11 = zext i20 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:91 %and_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_48, i4 0, i4 %tmp_46, i4 0, i4 %tmp_47

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:92 %zext_ln11_9 = zext i4 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln11_9"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:93 %zext_ln11_1 = zext i20 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:94 %add_ln11 = add i6 %zext_ln11_9, i6 %zext_ln11_8

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:95 %s3 = add i21 %zext_ln11_1, i21 %zext_ln11

]]></Node>
<StgValue><ssdm name="s3"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:96 %tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3, i32 16, i32 20

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:97 %zext_ln12 = zext i5 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:98 %s4 = add i6 %zext_ln12, i6 %add_ln11

]]></Node>
<StgValue><ssdm name="s4"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:181 %and_ln10_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_97, i4 0, i4 %tmp_98, i4 0, i4 %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="and_ln10_1"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:182 %zext_ln11_10 = zext i4 %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="zext_ln11_10"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:183 %zext_ln11_2 = zext i20 %and_ln10_1

]]></Node>
<StgValue><ssdm name="zext_ln11_2"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:185 %and_ln11_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_99, i4 0, i4 %tmp_97, i4 0, i4 %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln11_1"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:186 %zext_ln11_11 = zext i4 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln11_11"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:187 %zext_ln11_3 = zext i20 %and_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln11_3"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:188 %add_ln11_2 = add i6 %zext_ln11_11, i6 %zext_ln11_10

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:189 %s3_1 = add i21 %zext_ln11_3, i21 %zext_ln11_2

]]></Node>
<StgValue><ssdm name="s3_1"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:190 %tmp_100 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_1, i32 16, i32 20

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:191 %zext_ln12_1 = zext i5 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:192 %s4_1 = add i6 %zext_ln12_1, i6 %add_ln11_2

]]></Node>
<StgValue><ssdm name="s4_1"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:282 %and_ln11_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_149, i4 0, i4 %tmp_150, i4 0, i4 %trunc_ln11

]]></Node>
<StgValue><ssdm name="and_ln11_2"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:283 %zext_ln11_12 = zext i4 %trunc_ln11

]]></Node>
<StgValue><ssdm name="zext_ln11_12"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:284 %zext_ln11_4 = zext i20 %and_ln11_2

]]></Node>
<StgValue><ssdm name="zext_ln11_4"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:286 %and_ln11_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_151, i4 0, i4 %tmp_149, i4 0, i4 %tmp_150

]]></Node>
<StgValue><ssdm name="and_ln11_3"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:287 %zext_ln11_13 = zext i4 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln11_13"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:288 %zext_ln11_5 = zext i20 %and_ln11_3

]]></Node>
<StgValue><ssdm name="zext_ln11_5"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:289 %add_ln12 = add i6 %zext_ln11_13, i6 %zext_ln11_12

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:290 %s3_2 = add i21 %zext_ln11_5, i21 %zext_ln11_4

]]></Node>
<StgValue><ssdm name="s3_2"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:291 %tmp_152 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_2, i32 16, i32 20

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:292 %zext_ln12_2 = zext i5 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:293 %s4_2 = add i6 %zext_ln12_2, i6 %add_ln12

]]></Node>
<StgValue><ssdm name="s4_2"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:374 %and_ln11_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_200, i4 0, i4 %tmp_201, i4 0, i4 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="and_ln11_4"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:375 %zext_ln11_14 = zext i4 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln11_14"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:376 %zext_ln11_6 = zext i20 %and_ln11_4

]]></Node>
<StgValue><ssdm name="zext_ln11_6"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:378 %and_ln11_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_202, i4 0, i4 %tmp_200, i4 0, i4 %tmp_201

]]></Node>
<StgValue><ssdm name="and_ln11_5"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:379 %zext_ln11_15 = zext i4 %tmp_201

]]></Node>
<StgValue><ssdm name="zext_ln11_15"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="21" op_0_bw="20">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:380 %zext_ln11_7 = zext i20 %and_ln11_5

]]></Node>
<StgValue><ssdm name="zext_ln11_7"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:381 %add_ln12_2 = add i6 %zext_ln11_15, i6 %zext_ln11_14

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:382 %s3_3 = add i21 %zext_ln11_7, i21 %zext_ln11_6

]]></Node>
<StgValue><ssdm name="s3_3"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:383 %tmp_203 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_3, i32 16, i32 20

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:384 %zext_ln12_3 = zext i5 %tmp_203

]]></Node>
<StgValue><ssdm name="zext_ln12_3"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:385 %s4_3 = add i6 %zext_ln12_3, i6 %add_ln12_2

]]></Node>
<StgValue><ssdm name="s4_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:3 %specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln35"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:4 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:193 %zext_ln56 = zext i6 %s4

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:194 %zext_ln60 = zext i6 %s4_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:195 %add_ln60 = add i7 %zext_ln60, i7 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:196 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln60, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:197 %zext_ln60_1 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:198 %add_ln60_1 = add i9 %zext_ln60_1, i9 448

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:386 %zext_ln56_1 = zext i6 %s4_2

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:387 %zext_ln60_2 = zext i6 %s4_3

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:388 %add_ln60_2 = add i7 %zext_ln60_2, i7 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:389 %shl_ln60_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln60_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln60_1"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:390 %zext_ln60_3 = zext i8 %shl_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_41_2.0.split.i:391 %add_ln60_3 = add i9 %zext_ln60_3, i9 448

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.7.i:0 %store_ln60 = store i9 %add_ln60_1, i9 %output_10

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.7.i:1 %store_ln60 = store i9 %add_ln60_3, i9 %output_11

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17.12.case.7.i:2 %br_ln60 = br void %arrayidx17.12.exit.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.5.i:0 %store_ln60 = store i9 %add_ln60_1, i9 %output_8

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.5.i:1 %store_ln60 = store i9 %add_ln60_3, i9 %output_9

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17.12.case.5.i:2 %br_ln60 = br void %arrayidx17.12.exit.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.3.i:0 %store_ln60 = store i9 %add_ln60_1, i9 %output_6

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.3.i:1 %store_ln60 = store i9 %add_ln60_3, i9 %output_7

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17.12.case.3.i:2 %br_ln60 = br void %arrayidx17.12.exit.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.1.i:0 %store_ln60 = store i9 %add_ln60_1, i9 %output

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.1.i:1 %store_ln60 = store i9 %add_ln60_3, i9 %output_5

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17.12.case.1.i:2 %br_ln60 = br void %arrayidx17.12.exit.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="!0"/>
<literal name="n21_load" val="!2"/>
<literal name="n21_load" val="!4"/>
<literal name="n21_load" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.9.i:0 %store_ln60 = store i9 %add_ln60_1, i9 %output_12

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="!0"/>
<literal name="n21_load" val="!2"/>
<literal name="n21_load" val="!4"/>
<literal name="n21_load" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx17.12.case.9.i:1 %store_ln60 = store i9 %add_ln60_3, i9 %output_13

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n21_load" val="!0"/>
<literal name="n21_load" val="!2"/>
<literal name="n21_load" val="!4"/>
<literal name="n21_load" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17.12.case.9.i:2 %br_ln60 = br void %arrayidx17.12.exit.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:0 %output_13_load = load i9 %output_13

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:1 %output_12_load = load i9 %output_12

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:2 %output_11_load = load i9 %output_11

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:3 %output_10_load = load i9 %output_10

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:4 %output_9_load = load i9 %output_9

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:5 %output_8_load = load i9 %output_8

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:6 %output_7_load = load i9 %output_7

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:7 %output_6_load = load i9 %output_6

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:8 %output_5_load = load i9 %output_5

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
dense_layer.3.exit:9 %output_load = load i9 %output

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:10 %mrv = insertvalue i90 <undef>, i9 %output_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:11 %mrv_1 = insertvalue i90 %mrv, i9 %output_5_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:12 %mrv_2 = insertvalue i90 %mrv_1, i9 %output_6_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:13 %mrv_3 = insertvalue i90 %mrv_2, i9 %output_7_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:14 %mrv_4 = insertvalue i90 %mrv_3, i9 %output_8_load

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:15 %mrv_5 = insertvalue i90 %mrv_4, i9 %output_9_load

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:16 %mrv_6 = insertvalue i90 %mrv_5, i9 %output_10_load

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:17 %mrv_7 = insertvalue i90 %mrv_6, i9 %output_11_load

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:18 %mrv_8 = insertvalue i90 %mrv_7, i9 %output_12_load

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="90" op_0_bw="90" op_1_bw="9">
<![CDATA[
dense_layer.3.exit:19 %mrv_9 = insertvalue i90 %mrv_8, i9 %output_13_load

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="90">
<![CDATA[
dense_layer.3.exit:20 %ret_ln131 = ret i90 %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
