{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 18:55:55 2015 " "Info: Processing started: Sat Dec 05 18:55:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_adder_subtractor -c serial_adder_subtractor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serial_adder_subtractor -c serial_adder_subtractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Full_Adder/Full_Adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Full_Adder/Full_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-fa_arc " "Info: Found design unit 1: Full_Adder-fa_arc" {  } { { "../Full_Adder/Full_Adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/Full_Adder/Full_Adder.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Info: Found entity 1: Full_Adder" {  } { { "../Full_Adder/Full_Adder.vhd" "" { Text "D:/Quartus_Tests/askisi_4/Full_Adder/Full_Adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shift_reg_str/shift_reg_str.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file ../shift_reg_str/shift_reg_str.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-arc " "Info: Found design unit 1: D_FF-arc" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shift_reg_str-struct " "Info: Found design unit 2: shift_reg_str-struct" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 shift_reg_str " "Info: Found entity 2: shift_reg_str" {  } { { "../shift_reg_str/shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_adder_subtractor.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file serial_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pkg " "Info: Found design unit 1: my_pkg" {  } { { "serial_adder_subtractor.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder_subtractor/serial_adder_subtractor.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 serial_adder_subtractor-struct " "Info: Found design unit 2: serial_adder_subtractor-struct" {  } { { "serial_adder_subtractor.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder_subtractor/serial_adder_subtractor.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 serial_adder_subtractor " "Info: Found entity 1: serial_adder_subtractor" {  } { { "serial_adder_subtractor.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder_subtractor/serial_adder_subtractor.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_adder_subtractor " "Info: Elaborating entity \"serial_adder_subtractor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_str shift_reg_str:REG_A " "Info: Elaborating entity \"shift_reg_str\" for hierarchy \"shift_reg_str:REG_A\"" {  } { { "serial_adder_subtractor.vhd" "REG_A" { Text "D:/Quartus_Tests/askisi_4/serial_adder_subtractor/serial_adder_subtractor.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF shift_reg_str:REG_A\|D_FF:\\X:3:DFF " "Info: Elaborating entity \"D_FF\" for hierarchy \"shift_reg_str:REG_A\|D_FF:\\X:3:DFF\"" {  } { { "../shift_reg_str/shift_reg_str.vhd" "\\X:3:DFF" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Full_Adder:F_A " "Info: Elaborating entity \"Full_Adder\" for hierarchy \"Full_Adder:F_A\"" {  } { { "serial_adder_subtractor.vhd" "F_A" { Text "D:/Quartus_Tests/askisi_4/serial_adder_subtractor/serial_adder_subtractor.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "serial_adder_subtractor.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder_subtractor/serial_adder_subtractor.vhd" 54 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count\[2\] High " "Critical Warning: Register count\[2\] will power up to High" {  } { { "serial_adder_subtractor.vhd" "" { Text "D:/Quartus_Tests/askisi_4/serial_adder_subtractor/serial_adder_subtractor.vhd" 54 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Allocated 212 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 18:56:17 2015 " "Info: Processing ended: Sat Dec 05 18:56:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
