$date
	Sun Oct 23 05:47:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#875078
b11001 &
b11001 %
1$
b11001 !
1"
#875079
0"
#875082
b1001100 &
b1001100 %
#875086
b100110 &
b100110 %
#875090
b10011 &
b10011 %
#875094
b111010 &
b111010 %
#875098
b11101 &
b11101 %
#875102
b1011000 &
b1011000 %
#875106
b101100 &
b101100 %
#875110
b10110 &
b10110 %
#875114
b1011 &
b1011 %
#875118
b100010 &
b100010 %
#875122
b10001 &
b10001 %
#875126
b110100 &
b110100 %
#875130
b11010 &
b11010 %
#875134
b1101 &
b1101 %
#875138
b101000 &
b101000 %
#875142
b10100 &
b10100 %
#875146
b1010 &
b1010 %
#875150
b101 &
b101 %
#875154
b10000 &
b10000 %
#875158
b1000 &
b1000 %
#875162
b100 &
b100 %
#875166
b10 &
b10 %
#875170
b1 &
b1 %
1#
#875174
b0 &
0#
b0 %
0$
#1888348
b10 !
1"
#1888350
b10 &
b10 %
1$
#1888351
0"
#1888354
b1 &
b1 %
1#
#1888358
b0 &
0#
b0 %
0$
#2851479
b100 !
1"
#2851482
b100 &
b100 %
1$
#2851483
0"
#2851486
b10 &
b10 %
#2851490
b1 &
b1 %
1#
#2851494
b0 &
0#
b0 %
0$
#4500012
