library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity char_decoder is          
	port (BIN_IN   : in  std_logic;                
			HEX_OUT  : out std_logic_vector (6 downto 0));       
end entity;


architecture char_decoder_arch of char_decoder is


	begin	
	
	process (BIN_IN)
		begin
			case (BIN_IN) is
				when '0' 	=>		HEX_OUT <= "1000000";	-- when '1' print "1"
				when '1'		=>		HEX_OUT <= "1111001";	-- when '0' print "0"				
				when others =>		HEX_OUT <= "0000110";	-- when other print out E
			end case;
	end process;
	
	
end architecture;